{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 21:05:45 2023 " "Info: Processing started: Mon Sep 04 21:05:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "divide_by_10 clk50M_1hz.v(20) " "Warning (10238): Verilog Module Declaration warning at clk50M_1hz.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"divide_by_10\"" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk50m_1hz.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file src/clk50m_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1hz " "Info: Found entity 1: clk_1hz" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 divide_by_10 " "Info: Found entity 2: divide_by_10" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 divide_by_50 " "Info: Found entity 3: divide_by_50" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vendingmachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/vendingmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 VendingMachine " "Info: Found entity 1: VendingMachine" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ControlModule.v(89) " "Warning (10229): Verilog HDL Expression warning at ControlModule.v(89): truncated literal to match 4 bits" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlModule.v(36) " "Warning (10268): Verilog HDL information at ControlModule.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controlmodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/controlmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlModule " "Info: Found entity 1: ControlModule" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/displaymodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/displaymodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayModule " "Info: Found entity 1: DisplayModule" {  } { { "src/DisplayModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/DisplayModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hexbcdconvertmodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/hexbcdconvertmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexBCDconvertModule " "Info: Found entity 1: hexBCDconvertModule" {  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/hexBCDconvertModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "VendingMachine " "Info: Elaborating entity \"VendingMachine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1hz clk_1hz:clk_1hz_generator " "Info: Elaborating entity \"clk_1hz\" for hierarchy \"clk_1hz:clk_1hz_generator\"" {  } { { "src/VendingMachine.v" "clk_1hz_generator" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_50 clk_1hz:clk_1hz_generator\|divide_by_50:d6 " "Info: Elaborating entity \"divide_by_50\" for hierarchy \"clk_1hz:clk_1hz_generator\|divide_by_50:d6\"" {  } { { "src/clk50M_1hz.v" "d6" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_10 clk_1hz:clk_1hz_generator\|divide_by_10:d5 " "Info: Elaborating entity \"divide_by_10\" for hierarchy \"clk_1hz:clk_1hz_generator\|divide_by_10:d5\"" {  } { { "src/clk50M_1hz.v" "d5" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlModule ControlModule:controlModule " "Info: Elaborating entity \"ControlModule\" for hierarchy \"ControlModule:controlModule\"" {  } { { "src/VendingMachine.v" "controlModule" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlModule.v(98) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(98): truncated value with size 32 to match size of target (4)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlModule.v(104) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(104): truncated value with size 32 to match size of target (4)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlModule.v(110) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(110): truncated value with size 32 to match size of target (4)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlModule.v(116) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(116): truncated value with size 32 to match size of target (4)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ControlModule.v(160) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(160): truncated value with size 32 to match size of target (2)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ControlModule.v(148) " "Warning (10272): Verilog HDL Case Statement warning at ControlModule.v(148): case item expression covers a value already covered by a previous case item" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 148 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexBCDconvertModule hexBCDconvertModule:convert1 " "Info: Elaborating entity \"hexBCDconvertModule\" for hierarchy \"hexBCDconvertModule:convert1\"" {  } { { "src/VendingMachine.v" "convert1" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hexBCDconvertModule.v(4) " "Warning (10230): Verilog HDL assignment warning at hexBCDconvertModule.v(4): truncated value with size 32 to match size of target (4)" {  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/hexBCDconvertModule.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hexBCDconvertModule.v(5) " "Warning (10230): Verilog HDL assignment warning at hexBCDconvertModule.v(5): truncated value with size 32 to match size of target (4)" {  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/hexBCDconvertModule.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayModule DisplayModule:displayPrice1 " "Info: Elaborating entity \"DisplayModule\" for hierarchy \"DisplayModule:displayPrice1\"" {  } { { "src/VendingMachine.v" "displayPrice1" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hexBCDconvertModule:convert1\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hexBCDconvertModule:convert1\|Mod0\"" {  } { { "src/hexBCDconvertModule.v" "Mod0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/hexBCDconvertModule.v" 5 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hexBCDconvertModule:convert3\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hexBCDconvertModule:convert3\|Mod0\"" {  } { { "src/hexBCDconvertModule.v" "Mod0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/hexBCDconvertModule.v" 5 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hexBCDconvertModule:convert2\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hexBCDconvertModule:convert2\|Mod0\"" {  } { { "src/hexBCDconvertModule.v" "Mod0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/hexBCDconvertModule.v" 5 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hexBCDconvertModule:convert4\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hexBCDconvertModule:convert4\|Mod0\"" {  } { { "src/hexBCDconvertModule.v" "Mod0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/hexBCDconvertModule.v" 5 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hexBCDconvertModule:convert1\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"hexBCDconvertModule:convert1\|lpm_divide:Mod0\"" {  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/hexBCDconvertModule.v" 5 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hexBCDconvertModule:convert1\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"hexBCDconvertModule:convert1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/hexBCDconvertModule.v" 5 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_05m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_05m " "Info: Found entity 1: lpm_divide_05m" {  } { { "db/lpm_divide_05m.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/lpm_divide_05m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Info: Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Info: Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hexBCDconvertModule:convert3\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"hexBCDconvertModule:convert3\|lpm_divide:Mod0\"" {  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/hexBCDconvertModule.v" 5 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hexBCDconvertModule:convert3\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"hexBCDconvertModule:convert3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/hexBCDconvertModule.v" 5 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "price_7seg\[7\] GND " "Warning (13410): Pin \"price_7seg\[7\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "price_7seg\[8\] GND " "Warning (13410): Pin \"price_7seg\[8\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "price_7seg\[9\] GND " "Warning (13410): Pin \"price_7seg\[9\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "price_7seg\[10\] GND " "Warning (13410): Pin \"price_7seg\[10\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "price_7seg\[11\] GND " "Warning (13410): Pin \"price_7seg\[11\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "price_7seg\[12\] GND " "Warning (13410): Pin \"price_7seg\[12\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "price_7seg\[13\] VCC " "Warning (13410): Pin \"price_7seg\[13\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "change_7seg\[8\] GND " "Warning (13410): Pin \"change_7seg\[8\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "change_7seg\[9\] GND " "Warning (13410): Pin \"change_7seg\[9\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "coinBalance_7seg\[8\] GND " "Warning (13410): Pin \"coinBalance_7seg\[8\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "coinBalance_7seg\[9\] GND " "Warning (13410): Pin \"coinBalance_7seg\[9\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "total_7seg\[8\] GND " "Warning (13410): Pin \"total_7seg\[8\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "total_7seg\[9\] GND " "Warning (13410): Pin \"total_7seg\[9\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlModule:controlModule\|counter\[1\] " "Info: Register \"ControlModule:controlModule\|counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlModule:controlModule\|counter\[0\] " "Info: Register \"ControlModule:controlModule\|counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlModule:controlModule\|ITEM~6 " "Info: Register \"ControlModule:controlModule\|ITEM~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlModule:controlModule\|ITEM~7 " "Info: Register \"ControlModule:controlModule\|ITEM~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlModule:controlModule\|state~7 " "Info: Register \"ControlModule:controlModule\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/release/VendingMachine.map.smsg " "Info: Generated suppressed messages file C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/release/VendingMachine.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Info: Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Info: Implemented 61 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Info: Implemented 145 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 21:05:46 2023 " "Info: Processing ended: Mon Sep 04 21:05:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 21:05:47 2023 " "Info: Processing started: Mon Sep 04 21:05:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "VendingMachine EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"VendingMachine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 446 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 447 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 448 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "73 73 " "Critical Warning: No exact pin location assignment(s) for 73 pins of 73 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "price_7seg\[0\] " "Info: Pin price_7seg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { price_7seg[0] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { price_7seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "price_7seg\[1\] " "Info: Pin price_7seg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { price_7seg[1] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { price_7seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "price_7seg\[2\] " "Info: Pin price_7seg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { price_7seg[2] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { price_7seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "price_7seg\[3\] " "Info: Pin price_7seg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { price_7seg[3] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { price_7seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "price_7seg\[4\] " "Info: Pin price_7seg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { price_7seg[4] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { price_7seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "price_7seg\[5\] " "Info: Pin price_7seg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { price_7seg[5] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { price_7seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "price_7seg\[6\] " "Info: Pin price_7seg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { price_7seg[6] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { price_7seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "price_7seg\[7\] " "Info: Pin price_7seg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { price_7seg[7] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { price_7seg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "price_7seg\[8\] " "Info: Pin price_7seg\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { price_7seg[8] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { price_7seg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "price_7seg\[9\] " "Info: Pin price_7seg\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { price_7seg[9] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { price_7seg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "price_7seg\[10\] " "Info: Pin price_7seg\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { price_7seg[10] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { price_7seg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "price_7seg\[11\] " "Info: Pin price_7seg\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { price_7seg[11] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { price_7seg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "price_7seg\[12\] " "Info: Pin price_7seg\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { price_7seg[12] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { price_7seg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "price_7seg\[13\] " "Info: Pin price_7seg\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { price_7seg[13] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { price_7seg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change_7seg\[0\] " "Info: Pin change_7seg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { change_7seg[0] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_7seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change_7seg\[1\] " "Info: Pin change_7seg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { change_7seg[1] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_7seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change_7seg\[2\] " "Info: Pin change_7seg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { change_7seg[2] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_7seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change_7seg\[3\] " "Info: Pin change_7seg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { change_7seg[3] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_7seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change_7seg\[4\] " "Info: Pin change_7seg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { change_7seg[4] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_7seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change_7seg\[5\] " "Info: Pin change_7seg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { change_7seg[5] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_7seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change_7seg\[6\] " "Info: Pin change_7seg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { change_7seg[6] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_7seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change_7seg\[7\] " "Info: Pin change_7seg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { change_7seg[7] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_7seg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change_7seg\[8\] " "Info: Pin change_7seg\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { change_7seg[8] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_7seg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change_7seg\[9\] " "Info: Pin change_7seg\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { change_7seg[9] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_7seg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change_7seg\[10\] " "Info: Pin change_7seg\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { change_7seg[10] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_7seg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change_7seg\[11\] " "Info: Pin change_7seg\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { change_7seg[11] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_7seg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change_7seg\[12\] " "Info: Pin change_7seg\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { change_7seg[12] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_7seg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change_7seg\[13\] " "Info: Pin change_7seg\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { change_7seg[13] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_7seg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coinBalance_7seg\[0\] " "Info: Pin coinBalance_7seg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coinBalance_7seg[0] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coinBalance_7seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coinBalance_7seg\[1\] " "Info: Pin coinBalance_7seg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coinBalance_7seg[1] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coinBalance_7seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coinBalance_7seg\[2\] " "Info: Pin coinBalance_7seg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coinBalance_7seg[2] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coinBalance_7seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coinBalance_7seg\[3\] " "Info: Pin coinBalance_7seg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coinBalance_7seg[3] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coinBalance_7seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coinBalance_7seg\[4\] " "Info: Pin coinBalance_7seg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coinBalance_7seg[4] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coinBalance_7seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coinBalance_7seg\[5\] " "Info: Pin coinBalance_7seg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coinBalance_7seg[5] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coinBalance_7seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coinBalance_7seg\[6\] " "Info: Pin coinBalance_7seg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coinBalance_7seg[6] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coinBalance_7seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coinBalance_7seg\[7\] " "Info: Pin coinBalance_7seg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coinBalance_7seg[7] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coinBalance_7seg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coinBalance_7seg\[8\] " "Info: Pin coinBalance_7seg\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coinBalance_7seg[8] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coinBalance_7seg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coinBalance_7seg\[9\] " "Info: Pin coinBalance_7seg\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coinBalance_7seg[9] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coinBalance_7seg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coinBalance_7seg\[10\] " "Info: Pin coinBalance_7seg\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coinBalance_7seg[10] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coinBalance_7seg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coinBalance_7seg\[11\] " "Info: Pin coinBalance_7seg\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coinBalance_7seg[11] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coinBalance_7seg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coinBalance_7seg\[12\] " "Info: Pin coinBalance_7seg\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coinBalance_7seg[12] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coinBalance_7seg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coinBalance_7seg\[13\] " "Info: Pin coinBalance_7seg\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coinBalance_7seg[13] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coinBalance_7seg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_7seg\[0\] " "Info: Pin total_7seg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { total_7seg[0] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_7seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_7seg\[1\] " "Info: Pin total_7seg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { total_7seg[1] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_7seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_7seg\[2\] " "Info: Pin total_7seg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { total_7seg[2] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_7seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_7seg\[3\] " "Info: Pin total_7seg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { total_7seg[3] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_7seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_7seg\[4\] " "Info: Pin total_7seg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { total_7seg[4] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_7seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_7seg\[5\] " "Info: Pin total_7seg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { total_7seg[5] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_7seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_7seg\[6\] " "Info: Pin total_7seg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { total_7seg[6] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_7seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_7seg\[7\] " "Info: Pin total_7seg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { total_7seg[7] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_7seg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_7seg\[8\] " "Info: Pin total_7seg\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { total_7seg[8] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_7seg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_7seg\[9\] " "Info: Pin total_7seg\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { total_7seg[9] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_7seg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_7seg\[10\] " "Info: Pin total_7seg\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { total_7seg[10] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_7seg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_7seg\[11\] " "Info: Pin total_7seg\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { total_7seg[11] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_7seg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_7seg\[12\] " "Info: Pin total_7seg\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { total_7seg[12] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_7seg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_7seg\[13\] " "Info: Pin total_7seg\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { total_7seg[13] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_7seg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selectItem\[0\] " "Info: Pin selectItem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { selectItem[0] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { selectItem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selectItem\[1\] " "Info: Pin selectItem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { selectItem[1] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { selectItem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selectItem\[2\] " "Info: Pin selectItem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { selectItem[2] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { selectItem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selectItem\[3\] " "Info: Pin selectItem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { selectItem[3] } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { selectItem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alarm " "Info: Pin alarm not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alarm } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alarm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select5 " "Info: Pin select5 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { select5 } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { select5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select1 " "Info: Pin select1 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { select1 } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { select1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select2 " "Info: Pin select2 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { select2 } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { select2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resetTotal " "Info: Pin resetTotal not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resetTotal } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetTotal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "confirm " "Info: Pin confirm not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { confirm } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { confirm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coin1 " "Info: Pin coin1 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coin1 } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coin2 " "Info: Pin coin2 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coin2 } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coin5 " "Info: Pin coin5 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coin5 } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coin10 " "Info: Pin coin10 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { coin10 } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select10 " "Info: Pin select10 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { select10 } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { select10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q  " "Info: Automatically promoted node clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~0 " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~0" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 371 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q  " "Info: Automatically promoted node clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q~0 " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q~0" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 403 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q  " "Info: Automatically promoted node clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q~0 " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q~0" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 407 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q  " "Info: Automatically promoted node clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q~0 " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q~0" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 411 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q  " "Info: Automatically promoted node clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q~0 " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q~0" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 415 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q  " "Info: Automatically promoted node clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q~0 " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q~0" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 419 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q  " "Info: Automatically promoted node clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q~0 " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q~0" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 423 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN T3 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node rst (placed in PIN T3 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlModule:controlModule\|total\[3\]~3 " "Info: Destination node ControlModule:controlModule\|total\[3\]~3" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlModule:controlModule|total[3]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 362 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlModule:controlModule\|change_\[3\]~8 " "Info: Destination node ControlModule:controlModule\|change_\[3\]~8" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlModule:controlModule|change_[3]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 376 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlModule:controlModule\|ITEM.00~2 " "Info: Destination node ControlModule:controlModule\|ITEM.00~2" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlModule:controlModule|ITEM.00~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 401 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/" 0 { } { { 0 { 0 ""} 0 152 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "71 unused 3.3V 10 61 0 " "Info: Number of I/O pins in group: 71 (unused VREF, 3.3V VCCIO, 10 input, 61 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 83 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.707 ns register register " "Info: Estimated most critical path is register to register delay of 0.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|count\[2\] 1 REG LAB_X49_Y1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X49_Y1; Fanout = 4; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 0.623 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q~0 2 COMB LAB_X49_Y1 1 " "Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = LAB_X49_Y1; Fanout = 1; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.707 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 3 REG LAB_X49_Y1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.707 ns; Loc. = LAB_X49_Y1; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 33.10 % ) " "Info: Total cell delay = 0.234 ns ( 33.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.473 ns ( 66.90 % ) " "Info: Total interconnect delay = 0.473 ns ( 66.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X60_Y39 X71_Y51 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X60_Y39 to location X71_Y51" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "61 " "Warning: Found 61 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[0\] 0 " "Info: Pin \"price_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[1\] 0 " "Info: Pin \"price_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[2\] 0 " "Info: Pin \"price_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[3\] 0 " "Info: Pin \"price_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[4\] 0 " "Info: Pin \"price_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[5\] 0 " "Info: Pin \"price_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[6\] 0 " "Info: Pin \"price_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[7\] 0 " "Info: Pin \"price_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[8\] 0 " "Info: Pin \"price_7seg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[9\] 0 " "Info: Pin \"price_7seg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[10\] 0 " "Info: Pin \"price_7seg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[11\] 0 " "Info: Pin \"price_7seg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[12\] 0 " "Info: Pin \"price_7seg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[13\] 0 " "Info: Pin \"price_7seg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[0\] 0 " "Info: Pin \"change_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[1\] 0 " "Info: Pin \"change_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[2\] 0 " "Info: Pin \"change_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[3\] 0 " "Info: Pin \"change_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[4\] 0 " "Info: Pin \"change_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[5\] 0 " "Info: Pin \"change_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[6\] 0 " "Info: Pin \"change_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[7\] 0 " "Info: Pin \"change_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[8\] 0 " "Info: Pin \"change_7seg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[9\] 0 " "Info: Pin \"change_7seg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[10\] 0 " "Info: Pin \"change_7seg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[11\] 0 " "Info: Pin \"change_7seg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[12\] 0 " "Info: Pin \"change_7seg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[13\] 0 " "Info: Pin \"change_7seg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[0\] 0 " "Info: Pin \"coinBalance_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[1\] 0 " "Info: Pin \"coinBalance_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[2\] 0 " "Info: Pin \"coinBalance_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[3\] 0 " "Info: Pin \"coinBalance_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[4\] 0 " "Info: Pin \"coinBalance_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[5\] 0 " "Info: Pin \"coinBalance_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[6\] 0 " "Info: Pin \"coinBalance_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[7\] 0 " "Info: Pin \"coinBalance_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[8\] 0 " "Info: Pin \"coinBalance_7seg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[9\] 0 " "Info: Pin \"coinBalance_7seg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[10\] 0 " "Info: Pin \"coinBalance_7seg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[11\] 0 " "Info: Pin \"coinBalance_7seg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[12\] 0 " "Info: Pin \"coinBalance_7seg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[13\] 0 " "Info: Pin \"coinBalance_7seg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[0\] 0 " "Info: Pin \"total_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[1\] 0 " "Info: Pin \"total_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[2\] 0 " "Info: Pin \"total_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[3\] 0 " "Info: Pin \"total_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[4\] 0 " "Info: Pin \"total_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[5\] 0 " "Info: Pin \"total_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[6\] 0 " "Info: Pin \"total_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[7\] 0 " "Info: Pin \"total_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[8\] 0 " "Info: Pin \"total_7seg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[9\] 0 " "Info: Pin \"total_7seg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[10\] 0 " "Info: Pin \"total_7seg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[11\] 0 " "Info: Pin \"total_7seg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[12\] 0 " "Info: Pin \"total_7seg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[13\] 0 " "Info: Pin \"total_7seg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "selectItem\[0\] 0 " "Info: Pin \"selectItem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "selectItem\[1\] 0 " "Info: Pin \"selectItem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "selectItem\[2\] 0 " "Info: Pin \"selectItem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "selectItem\[3\] 0 " "Info: Pin \"selectItem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alarm 0 " "Info: Pin \"alarm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Info: Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 21:05:54 2023 " "Info: Processing ended: Mon Sep 04 21:05:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 21:05:55 2023 " "Info: Processing started: Mon Sep 04 21:05:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Info: Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 21:05:57 2023 " "Info: Processing ended: Mon Sep 04 21:05:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 21:05:58 2023 " "Info: Processing started: Mon Sep 04 21:05:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clk_1hz:clk_1hz_generator\|divide_by_10:d1\|count\[2\] register clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 219.83 MHz 4.549 ns Internal " "Info: Clock \"clk\" has Internal fmax of 219.83 MHz between source register \"clk_1hz:clk_1hz_generator\|divide_by_10:d1\|count\[2\]\" and destination register \"clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q\" (period= 4.549 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.551 ns + Longest register register " "Info: + Longest register to register delay is 0.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|count\[2\] 1 REG LCFF_X49_Y1_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y1_N11; Fanout = 4; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.150 ns) 0.467 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q~0 2 COMB LCCOMB_X49_Y1_N30 1 " "Info: 2: + IC(0.317 ns) + CELL(0.150 ns) = 0.467 ns; Loc. = LCCOMB_X49_Y1_N30; Fanout = 1; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.551 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 3 REG LCFF_X49_Y1_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.551 ns; Loc. = LCFF_X49_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.47 % ) " "Info: Total cell delay = 0.234 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.317 ns ( 57.53 % ) " "Info: Total interconnect delay = 0.317 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.551 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} } { 0.000ns 0.317ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.784 ns - Smallest " "Info: - Smallest clock skew is -3.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.443 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.787 ns) 2.114 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X1_Y25_N21 3 " "Info: 2: + IC(0.338 ns) + CELL(0.787 ns) = 2.114 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.788 ns) + CELL(0.787 ns) 5.689 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X48_Y2_N31 3 " "Info: 3: + IC(2.788 ns) + CELL(0.787 ns) = 5.689 ns; Loc. = LCFF_X48_Y2_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.787 ns) 6.933 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X49_Y2_N7 3 " "Info: 4: + IC(0.457 ns) + CELL(0.787 ns) = 6.933 ns; Loc. = LCFF_X49_Y2_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 8.211 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X50_Y2_N17 3 " "Info: 5: + IC(0.491 ns) + CELL(0.787 ns) = 8.211 ns; Loc. = LCFF_X50_Y2_N17; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 9.470 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(0.472 ns) + CELL(0.787 ns) = 9.470 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.537 ns) 10.443 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N31 3 " "Info: 7: + IC(0.436 ns) + CELL(0.537 ns) = 10.443 ns; Loc. = LCFF_X49_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.461 ns ( 52.29 % ) " "Info: Total cell delay = 5.461 ns ( 52.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.982 ns ( 47.71 % ) " "Info: Total interconnect delay = 4.982 ns ( 47.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.443 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.443 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.227 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 14.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.787 ns) 2.114 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X1_Y25_N21 3 " "Info: 2: + IC(0.338 ns) + CELL(0.787 ns) = 2.114 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.788 ns) + CELL(0.787 ns) 5.689 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X48_Y2_N31 3 " "Info: 3: + IC(2.788 ns) + CELL(0.787 ns) = 5.689 ns; Loc. = LCFF_X48_Y2_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.787 ns) 6.933 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X49_Y2_N7 3 " "Info: 4: + IC(0.457 ns) + CELL(0.787 ns) = 6.933 ns; Loc. = LCFF_X49_Y2_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 8.211 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X50_Y2_N17 3 " "Info: 5: + IC(0.491 ns) + CELL(0.787 ns) = 8.211 ns; Loc. = LCFF_X50_Y2_N17; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 9.470 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(0.472 ns) + CELL(0.787 ns) = 9.470 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.996 ns) + CELL(0.000 ns) 12.466 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q~clkctrl 7 COMB CLKCTRL_G8 3 " "Info: 7: + IC(2.996 ns) + CELL(0.000 ns) = 12.466 ns; Loc. = CLKCTRL_G8; Fanout = 3; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.537 ns) 14.227 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|count\[2\] 8 REG LCFF_X49_Y1_N11 4 " "Info: 8: + IC(1.224 ns) + CELL(0.537 ns) = 14.227 ns; Loc. = LCFF_X49_Y1_N11; Fanout = 4; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.461 ns ( 38.38 % ) " "Info: Total cell delay = 5.461 ns ( 38.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.766 ns ( 61.62 % ) " "Info: Total interconnect delay = 8.766 ns ( 61.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.227 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.227 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl {} clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 2.996ns 1.224ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.443 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.443 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.227 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.227 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl {} clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 2.996ns 1.224ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.551 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} } { 0.000ns 0.317ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.443 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.443 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.227 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.227 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl {} clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 2.996ns 1.224ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ControlModule:controlModule\|change\[1\] coin2 clk -4.233 ns register " "Info: tsu for register \"ControlModule:controlModule\|change\[1\]\" (data pin = \"coin2\", clock pin = \"clk\") is -4.233 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.417 ns + Longest pin register " "Info: + Longest pin to register delay is 10.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns coin2 1 PIN PIN_D22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D22; Fanout = 6; PIN Node = 'coin2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin2 } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.681 ns) + CELL(0.371 ns) 6.892 ns ControlModule:controlModule\|change_\[3\]~4 2 COMB LCCOMB_X65_Y44_N30 4 " "Info: 2: + IC(5.681 ns) + CELL(0.371 ns) = 6.892 ns; Loc. = LCCOMB_X65_Y44_N30; Fanout = 4; COMB Node = 'ControlModule:controlModule\|change_\[3\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.052 ns" { coin2 ControlModule:controlModule|change_[3]~4 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.413 ns) 8.040 ns ControlModule:controlModule\|change_\[3\]~5 3 COMB LCCOMB_X63_Y44_N12 2 " "Info: 3: + IC(0.735 ns) + CELL(0.413 ns) = 8.040 ns; Loc. = LCCOMB_X63_Y44_N12; Fanout = 2; COMB Node = 'ControlModule:controlModule\|change_\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { ControlModule:controlModule|change_[3]~4 ControlModule:controlModule|change_[3]~5 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.275 ns) 9.038 ns ControlModule:controlModule\|change\[3\]~6 4 COMB LCCOMB_X66_Y44_N6 8 " "Info: 4: + IC(0.723 ns) + CELL(0.275 ns) = 9.038 ns; Loc. = LCCOMB_X66_Y44_N6; Fanout = 8; COMB Node = 'ControlModule:controlModule\|change\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { ControlModule:controlModule|change_[3]~5 ControlModule:controlModule|change[3]~6 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.660 ns) 10.417 ns ControlModule:controlModule\|change\[1\] 5 REG LCFF_X65_Y45_N27 4 " "Info: 5: + IC(0.719 ns) + CELL(0.660 ns) = 10.417 ns; Loc. = LCFF_X65_Y45_N27; Fanout = 4; REG Node = 'ControlModule:controlModule\|change\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { ControlModule:controlModule|change[3]~6 ControlModule:controlModule|change[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.559 ns ( 24.57 % ) " "Info: Total cell delay = 2.559 ns ( 24.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.858 ns ( 75.43 % ) " "Info: Total interconnect delay = 7.858 ns ( 75.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.417 ns" { coin2 ControlModule:controlModule|change_[3]~4 ControlModule:controlModule|change_[3]~5 ControlModule:controlModule|change[3]~6 ControlModule:controlModule|change[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.417 ns" { coin2 {} coin2~combout {} ControlModule:controlModule|change_[3]~4 {} ControlModule:controlModule|change_[3]~5 {} ControlModule:controlModule|change[3]~6 {} ControlModule:controlModule|change[1] {} } { 0.000ns 0.000ns 5.681ns 0.735ns 0.723ns 0.719ns } { 0.000ns 0.840ns 0.371ns 0.413ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.614 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 14.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.787 ns) 2.114 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X1_Y25_N21 3 " "Info: 2: + IC(0.338 ns) + CELL(0.787 ns) = 2.114 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.788 ns) + CELL(0.787 ns) 5.689 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X48_Y2_N31 3 " "Info: 3: + IC(2.788 ns) + CELL(0.787 ns) = 5.689 ns; Loc. = LCFF_X48_Y2_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.787 ns) 6.933 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X49_Y2_N7 3 " "Info: 4: + IC(0.457 ns) + CELL(0.787 ns) = 6.933 ns; Loc. = LCFF_X49_Y2_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 8.211 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X50_Y2_N17 3 " "Info: 5: + IC(0.491 ns) + CELL(0.787 ns) = 8.211 ns; Loc. = LCFF_X50_Y2_N17; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 9.470 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(0.472 ns) + CELL(0.787 ns) = 9.470 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 10.693 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N31 3 " "Info: 7: + IC(0.436 ns) + CELL(0.787 ns) = 10.693 ns; Loc. = LCFF_X49_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.787 ns) 11.947 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X48_Y1_N17 2 " "Info: 8: + IC(0.467 ns) + CELL(0.787 ns) = 11.947 ns; Loc. = LCFF_X48_Y1_N17; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.000 ns) 12.825 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G14 37 " "Info: 9: + IC(0.878 ns) + CELL(0.000 ns) = 12.825 ns; Loc. = CLKCTRL_G14; Fanout = 37; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.537 ns) 14.614 ns ControlModule:controlModule\|change\[1\] 10 REG LCFF_X65_Y45_N27 4 " "Info: 10: + IC(1.252 ns) + CELL(0.537 ns) = 14.614 ns; Loc. = LCFF_X65_Y45_N27; Fanout = 4; REG Node = 'ControlModule:controlModule\|change\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|change[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.035 ns ( 48.14 % ) " "Info: Total cell delay = 7.035 ns ( 48.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.579 ns ( 51.86 % ) " "Info: Total interconnect delay = 7.579 ns ( 51.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.614 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|change[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.614 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|change[1] {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns 0.467ns 0.878ns 1.252ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.417 ns" { coin2 ControlModule:controlModule|change_[3]~4 ControlModule:controlModule|change_[3]~5 ControlModule:controlModule|change[3]~6 ControlModule:controlModule|change[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.417 ns" { coin2 {} coin2~combout {} ControlModule:controlModule|change_[3]~4 {} ControlModule:controlModule|change_[3]~5 {} ControlModule:controlModule|change[3]~6 {} ControlModule:controlModule|change[1] {} } { 0.000ns 0.000ns 5.681ns 0.735ns 0.723ns 0.719ns } { 0.000ns 0.840ns 0.371ns 0.413ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.614 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|change[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.614 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|change[1] {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns 0.467ns 0.878ns 1.252ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk change_7seg\[0\] ControlModule:controlModule\|change\[1\] 23.348 ns register " "Info: tco from clock \"clk\" to destination pin \"change_7seg\[0\]\" through register \"ControlModule:controlModule\|change\[1\]\" is 23.348 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.614 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 14.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.787 ns) 2.114 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X1_Y25_N21 3 " "Info: 2: + IC(0.338 ns) + CELL(0.787 ns) = 2.114 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.788 ns) + CELL(0.787 ns) 5.689 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X48_Y2_N31 3 " "Info: 3: + IC(2.788 ns) + CELL(0.787 ns) = 5.689 ns; Loc. = LCFF_X48_Y2_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.787 ns) 6.933 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X49_Y2_N7 3 " "Info: 4: + IC(0.457 ns) + CELL(0.787 ns) = 6.933 ns; Loc. = LCFF_X49_Y2_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 8.211 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X50_Y2_N17 3 " "Info: 5: + IC(0.491 ns) + CELL(0.787 ns) = 8.211 ns; Loc. = LCFF_X50_Y2_N17; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 9.470 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(0.472 ns) + CELL(0.787 ns) = 9.470 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 10.693 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N31 3 " "Info: 7: + IC(0.436 ns) + CELL(0.787 ns) = 10.693 ns; Loc. = LCFF_X49_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.787 ns) 11.947 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X48_Y1_N17 2 " "Info: 8: + IC(0.467 ns) + CELL(0.787 ns) = 11.947 ns; Loc. = LCFF_X48_Y1_N17; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.000 ns) 12.825 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G14 37 " "Info: 9: + IC(0.878 ns) + CELL(0.000 ns) = 12.825 ns; Loc. = CLKCTRL_G14; Fanout = 37; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.537 ns) 14.614 ns ControlModule:controlModule\|change\[1\] 10 REG LCFF_X65_Y45_N27 4 " "Info: 10: + IC(1.252 ns) + CELL(0.537 ns) = 14.614 ns; Loc. = LCFF_X65_Y45_N27; Fanout = 4; REG Node = 'ControlModule:controlModule\|change\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|change[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.035 ns ( 48.14 % ) " "Info: Total cell delay = 7.035 ns ( 48.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.579 ns ( 51.86 % ) " "Info: Total interconnect delay = 7.579 ns ( 51.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.614 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|change[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.614 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|change[1] {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns 0.467ns 0.878ns 1.252ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.484 ns + Longest register pin " "Info: + Longest register to pin delay is 8.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlModule:controlModule\|change\[1\] 1 REG LCFF_X65_Y45_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X65_Y45_N27; Fanout = 4; REG Node = 'ControlModule:controlModule\|change\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlModule:controlModule|change[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.393 ns) 1.166 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[1\]~1 2 COMB LCCOMB_X61_Y45_N22 2 " "Info: 2: + IC(0.773 ns) + CELL(0.393 ns) = 1.166 ns; Loc. = LCCOMB_X61_Y45_N22; Fanout = 2; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { ControlModule:controlModule|change[1] hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.237 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~3 3 COMB LCCOMB_X61_Y45_N24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.237 ns; Loc. = LCCOMB_X61_Y45_N24; Fanout = 2; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.308 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~5 4 COMB LCCOMB_X61_Y45_N26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.308 ns; Loc. = LCCOMB_X61_Y45_N26; Fanout = 1; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.718 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~6 5 COMB LCCOMB_X61_Y45_N28 3 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.718 ns; Loc. = LCCOMB_X61_Y45_N28; Fanout = 3; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.393 ns) 2.799 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[13\]~0 6 COMB LCCOMB_X65_Y45_N24 7 " "Info: 6: + IC(0.688 ns) + CELL(0.393 ns) = 2.799 ns; Loc. = LCCOMB_X65_Y45_N24; Fanout = 7; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[13\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~0 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.406 ns) 3.976 ns DisplayModule:displayChange2\|WideOr6~0 7 COMB LCCOMB_X61_Y45_N20 1 " "Info: 7: + IC(0.771 ns) + CELL(0.406 ns) = 3.976 ns; Loc. = LCCOMB_X61_Y45_N20; Fanout = 1; COMB Node = 'DisplayModule:displayChange2\|WideOr6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~0 DisplayModule:displayChange2|WideOr6~0 } "NODE_NAME" } } { "src/DisplayModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/DisplayModule.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(2.672 ns) 8.484 ns change_7seg\[0\] 8 PIN PIN_C30 0 " "Info: 8: + IC(1.836 ns) + CELL(2.672 ns) = 8.484 ns; Loc. = PIN_C30; Fanout = 0; PIN Node = 'change_7seg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.508 ns" { DisplayModule:displayChange2|WideOr6~0 change_7seg[0] } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.416 ns ( 52.05 % ) " "Info: Total cell delay = 4.416 ns ( 52.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.068 ns ( 47.95 % ) " "Info: Total interconnect delay = 4.068 ns ( 47.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.484 ns" { ControlModule:controlModule|change[1] hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~0 DisplayModule:displayChange2|WideOr6~0 change_7seg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.484 ns" { ControlModule:controlModule|change[1] {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~0 {} DisplayModule:displayChange2|WideOr6~0 {} change_7seg[0] {} } { 0.000ns 0.773ns 0.000ns 0.000ns 0.000ns 0.688ns 0.771ns 1.836ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.393ns 0.406ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.614 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|change[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.614 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|change[1] {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns 0.467ns 0.878ns 1.252ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.484 ns" { ControlModule:controlModule|change[1] hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~0 DisplayModule:displayChange2|WideOr6~0 change_7seg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.484 ns" { ControlModule:controlModule|change[1] {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~0 {} DisplayModule:displayChange2|WideOr6~0 {} change_7seg[0] {} } { 0.000ns 0.773ns 0.000ns 0.000ns 0.000ns 0.688ns 0.771ns 1.836ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.393ns 0.406ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ControlModule:controlModule\|ITEM.00 rst clk 10.046 ns register " "Info: th for register \"ControlModule:controlModule\|ITEM.00\" (data pin = \"rst\", clock pin = \"clk\") is 10.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.614 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.787 ns) 2.114 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X1_Y25_N21 3 " "Info: 2: + IC(0.338 ns) + CELL(0.787 ns) = 2.114 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.788 ns) + CELL(0.787 ns) 5.689 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X48_Y2_N31 3 " "Info: 3: + IC(2.788 ns) + CELL(0.787 ns) = 5.689 ns; Loc. = LCFF_X48_Y2_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.787 ns) 6.933 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X49_Y2_N7 3 " "Info: 4: + IC(0.457 ns) + CELL(0.787 ns) = 6.933 ns; Loc. = LCFF_X49_Y2_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 8.211 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X50_Y2_N17 3 " "Info: 5: + IC(0.491 ns) + CELL(0.787 ns) = 8.211 ns; Loc. = LCFF_X50_Y2_N17; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 9.470 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(0.472 ns) + CELL(0.787 ns) = 9.470 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 10.693 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N31 3 " "Info: 7: + IC(0.436 ns) + CELL(0.787 ns) = 10.693 ns; Loc. = LCFF_X49_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.787 ns) 11.947 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X48_Y1_N17 2 " "Info: 8: + IC(0.467 ns) + CELL(0.787 ns) = 11.947 ns; Loc. = LCFF_X48_Y1_N17; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.000 ns) 12.825 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G14 37 " "Info: 9: + IC(0.878 ns) + CELL(0.000 ns) = 12.825 ns; Loc. = CLKCTRL_G14; Fanout = 37; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.537 ns) 14.614 ns ControlModule:controlModule\|ITEM.00 10 REG LCFF_X65_Y45_N3 1 " "Info: 10: + IC(1.252 ns) + CELL(0.537 ns) = 14.614 ns; Loc. = LCFF_X65_Y45_N3; Fanout = 1; REG Node = 'ControlModule:controlModule\|ITEM.00'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.035 ns ( 48.14 % ) " "Info: Total cell delay = 7.035 ns ( 48.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.579 ns ( 51.86 % ) " "Info: Total interconnect delay = 7.579 ns ( 51.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.614 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.614 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|ITEM.00 {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns 0.467ns 0.878ns 1.252ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.834 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns rst 1 PIN PIN_T3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T3; Fanout = 4; PIN Node = 'rst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.803 ns) + CELL(0.150 ns) 3.942 ns ControlModule:controlModule\|ITEM.00~2 2 COMB LCCOMB_X65_Y45_N30 4 " "Info: 2: + IC(2.803 ns) + CELL(0.150 ns) = 3.942 ns; Loc. = LCCOMB_X65_Y45_N30; Fanout = 4; COMB Node = 'ControlModule:controlModule\|ITEM.00~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { rst ControlModule:controlModule|ITEM.00~2 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.660 ns) 4.834 ns ControlModule:controlModule\|ITEM.00 3 REG LCFF_X65_Y45_N3 1 " "Info: 3: + IC(0.232 ns) + CELL(0.660 ns) = 4.834 ns; Loc. = LCFF_X65_Y45_N3; Fanout = 1; REG Node = 'ControlModule:controlModule\|ITEM.00'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { ControlModule:controlModule|ITEM.00~2 ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 37.22 % ) " "Info: Total cell delay = 1.799 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.035 ns ( 62.78 % ) " "Info: Total interconnect delay = 3.035 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { rst ControlModule:controlModule|ITEM.00~2 ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.834 ns" { rst {} rst~combout {} ControlModule:controlModule|ITEM.00~2 {} ControlModule:controlModule|ITEM.00 {} } { 0.000ns 0.000ns 2.803ns 0.232ns } { 0.000ns 0.989ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.614 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.614 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|ITEM.00 {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns 0.467ns 0.878ns 1.252ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { rst ControlModule:controlModule|ITEM.00~2 ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.834 ns" { rst {} rst~combout {} ControlModule:controlModule|ITEM.00~2 {} ControlModule:controlModule|ITEM.00 {} } { 0.000ns 0.000ns 2.803ns 0.232ns } { 0.000ns 0.989ns 0.150ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 21:05:58 2023 " "Info: Processing ended: Mon Sep 04 21:05:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Info: Quartus II Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
