{"vcs1":{"timestamp_begin":1684243354.966996524, "rt":1.39, "ut":0.36, "st":0.22}}
{"vcselab":{"timestamp_begin":1684243356.445866863, "rt":1.63, "ut":0.48, "st":0.16}}
{"link":{"timestamp_begin":1684243358.145370333, "rt":0.55, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684243354.313176703}
{"VCS_COMP_START_TIME": 1684243354.313176703}
{"VCS_COMP_END_TIME": 1684243360.599995122}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330288}}
{"stitch_vcselab": {"peak_mem": 211884}}
