{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673381955723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673381955723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 21:19:15 2023 " "Processing started: Tue Jan 10 21:19:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673381955723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1673381955723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rproc_MD_MI_C_ModSecu_relI_PreSecu -c Rproc_MD_MI_C_ModSecu_relI_PreSecu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rproc_MD_MI_C_ModSecu_relI_PreSecu -c Rproc_MD_MI_C_ModSecu_relI_PreSecu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1673381955723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1673381955933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1673381955933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_cntl_seg_pkg " "Found design unit 1: retardos_cntl_seg_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_cntl_seg_C_pkg " "Found design unit 1: retardos_cntl_seg_C_pkg" {  } { { "../../../PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos_constan_memoria_I_pkg " "Found design unit 1: tipos_constan_memoria_I_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_secuenciamiento_pkg " "Found design unit 1: componentes_secuenciamiento_pkg" {  } { { "../../../../LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_secuenciamiento_pkg " "Found design unit 1: Rcomponentes_secuenciamiento_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_secuenciamiento_C_pkg " "Found design unit 1: Rcomponentes_secuenciamiento_C_pkg" {  } { { "../../../PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_ModSecu_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_ModSecu_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_secuenciamiento_C_ModSecu_pkg " "Found design unit 1: Rcomponentes_secuenciamiento_C_ModSecu_pkg" {  } { { "../../../PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_ModSecu_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_ModSecu_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_ModSecu_relI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_ModSecu_relI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_secuenciamiento_C_ModSecu_relI_pkg " "Found design unit 1: Rcomponentes_secuenciamiento_C_ModSecu_relI_pkg" {  } { { "../../../PROC_SEG_ModSecu_relI/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_ModSecu_relI_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_ModSecu_relI_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_PreSecu_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_PreSecu_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_secuenciamiento_PreSecu_pkg " "Found design unit 1: componentes_secuenciamiento_PreSecu_pkg" {  } { { "../../PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_PreSecu_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_PreSecu_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_PreSecu_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_PreSecu_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_secuenciamiento_PreSecu_pkg " "Found design unit 1: Rcomponentes_secuenciamiento_PreSecu_pkg" {  } { { "../../PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_PreSecu_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_PreSecu_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_cam_datos_pkg " "Found design unit 1: componentes_cam_datos_pkg" {  } { { "../../../../LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_cam_datos_pkg " "Found design unit 1: Rcomponentes_cam_datos_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_cam_datos_C_pkg " "Found design unit 1: Rcomponentes_cam_datos_C_pkg" {  } { { "../../../PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decodificador_pkg " "Found design unit 1: componentes_decodificador_pkg" {  } { { "../../../../LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_ModSecu_relI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_ModSecu_relI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decodificador_ModSecu_relI_pkg " "Found design unit 1: componentes_decodificador_ModSecu_relI_pkg" {  } { { "../../../PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_ModSecu_relI_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_ModSecu_relI_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_ModSecu_relI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_ModSecu_relI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_decodificador_ModSecu_relI_pkg " "Found design unit 1: Rcomponentes_decodificador_ModSecu_relI_pkg" {  } { { "../../../PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_ModSecu_relI_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_ModSecu_relI_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_MD_pkg " "Found design unit 1: componentes_MD_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_MD_pkg " "Found design unit 1: Rcomponentes_MD_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_MD_C_pkg " "Found design unit 1: Rcomponentes_MD_C_pkg" {  } { { "../../../PROC_SEG_CORTOS/MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos_constan_memoria_pkg " "Found design unit 1: tipos_constan_memoria_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv32_coop_funct_pkg " "Found design unit 1: riscv32_coop_funct_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_pkg " "Found design unit 1: retardos_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_even_pkg " "Found design unit 1: retardos_even_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_RegDes_pkg " "Found design unit 1: retardos_RegDes_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_UF_pkg " "Found design unit 1: cte_tipos_UF_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_deco_camino_pkg " "Found design unit 1: cte_tipos_deco_camino_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/tipos_constantes_pkg/cte_tipos_deco_camino_ModSecu_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/tipos_constantes_pkg/cte_tipos_deco_camino_ModSecu_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_deco_camino_ModSecu_pkg " "Found design unit 1: cte_tipos_deco_camino_ModSecu_pkg" {  } { { "../../../PROC_SEG_ModSecu/tipos_constantes_pkg/cte_tipos_deco_camino_ModSecu_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/tipos_constantes_pkg/cte_tipos_deco_camino_ModSecu_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/tipos_constantes_pkg/cte_tipos_deco_camino_ModSecu_relI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/tipos_constantes_pkg/cte_tipos_deco_camino_ModSecu_relI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_deco_camino_ModSecu_relI_pkg " "Found design unit 1: cte_tipos_deco_camino_ModSecu_relI_pkg" {  } { { "../../../PROC_SEG_ModSecu_relI/tipos_constantes_pkg/cte_tipos_deco_camino_ModSecu_relI_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/tipos_constantes_pkg/cte_tipos_deco_camino_ModSecu_relI_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_disenyo_pkg " "Found design unit 1: param_disenyo_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_pkg " "Found design unit 1: componentes_control_seg_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_ModSecu_relI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_ModSecu_relI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_ModSecu_relI_pkg " "Found design unit 1: componentes_control_seg_ModSecu_relI_pkg" {  } { { "../../../PROC_SEG_ModSecu_relI/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_ModSecu_relI_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_ModSecu_relI_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_ModSecu_relI_PreSecu_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_ModSecu_relI_PreSecu_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_ModSecu_relI_PreSecu_pkg " "Found design unit 1: componentes_control_seg_ModSecu_relI_PreSecu_pkg" {  } { { "../../CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_ModSecu_relI_PreSecu_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_ModSecu_relI_PreSecu_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_C_pkg " "Found design unit 1: componentes_control_seg_C_pkg" {  } { { "../../../PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_ModSecu_relI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_ModSecu_relI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_C_ModSecu_relI_pkg " "Found design unit 1: componentes_control_seg_C_ModSecu_relI_pkg" {  } { { "../../../PROC_SEG_ModSecu_relI/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_ModSecu_relI_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_ModSecu_relI_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_ModSecu_relI_PreSecu_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_ModSecu_relI_PreSecu_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_C_ModSecu_relI_PreSecu_pkg " "Found design unit 1: componentes_control_seg_C_ModSecu_relI_PreSecu_pkg" {  } { { "../../CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_ModSecu_relI_PreSecu_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_ModSecu_relI_PreSecu_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDes_pkg " "Found design unit 1: RegDes_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_MI_pkg " "Found design unit 1: componentes_MI_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_MI_pkg " "Found design unit 1: Rcomponentes_MI_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_cortos_pkg " "Found design unit 1: componentes_cortos_pkg" {  } { { "../../../PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_cortos_pkg " "Found design unit 1: Rcomponentes_cortos_pkg" {  } { { "../../../PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_proc_MD_MI_pkg " "Found design unit 1: Rcomponentes_proc_MD_MI_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_proc_MD_MI_C_pkg " "Found design unit 1: Rcomponentes_proc_MD_MI_C_pkg" {  } { { "../../../PROC_SEG_CORTOS/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_ModSecu_relI_PreSecu_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_ModSecu_relI_PreSecu_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_proc_MD_MI_C_ModSecu_relI_PreSecu_pkg " "Found design unit 1: Rcomponentes_proc_MD_MI_C_ModSecu_relI_PreSecu_pkg" {  } { { "../../componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_ModSecu_relI_PreSecu_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_ModSecu_relI_PreSecu_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inicializa_mem_I_pkg " "Found design unit 1: inicializa_mem_I_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 inicializa_mem_I_pkg-body " "Found design unit 2: inicializa_mem_I_pkg-body" {  } { { "../../../../LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inicializa_mem_pkg " "Found design unit 1: inicializa_mem_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965401 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 inicializa_mem_pkg-body " "Found design unit 2: inicializa_mem_pkg-body" {  } { { "../../../../LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rproc_MD_MI_C_ModSecu_relI_PreSecu-estructural " "Found design unit 1: Rproc_MD_MI_C_ModSecu_relI_PreSecu-estructural" {  } { { "../CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965403 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rproc_MD_MI_C_ModSecu_relI_PreSecu " "Found entity 1: Rproc_MD_MI_C_ModSecu_relI_PreSecu" {  } { { "../CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673381965403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rproc_MD_MI_C_ModSecu_relI_PreSecu " "Elaborating entity \"Rproc_MD_MI_C_ModSecu_relI_PreSecu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1673381965532 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RregCP-comportamiento " "Found design unit 1: RregCP-comportamiento" {  } { { "RregCP.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965543 ""} { "Info" "ISGN_ENTITY_NAME" "1 RregCP " "Found entity 1: RregCP" {  } { { "RregCP.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965543 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RregCP RregCP:regis_CP " "Elaborating entity \"RregCP\" for hierarchy \"RregCP:regis_CP\"" {  } { { "../CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd" "regis_CP" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965545 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcam_MEM_INST_INY_Pcero-estructural " "Found design unit 1: Rcam_MEM_INST_INY_Pcero-estructural" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965556 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcam_MEM_INST_INY_Pcero " "Found entity 1: Rcam_MEM_INST_INY_Pcero" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcam_MEM_INST_INY_Pcero Rcam_MEM_INST_INY_Pcero:Mem_INST " "Elaborating entity \"Rcam_MEM_INST_INY_Pcero\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\"" {  } { { "../CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd" "Mem_INST" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965558 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxIns-comportamiento " "Found design unit 1: muxIns-comportamiento" {  } { { "muxIns.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965568 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxIns " "Found entity 1: muxIns" {  } { { "muxIns.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965568 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxIns Rcam_MEM_INST_INY_Pcero:Mem_INST\|muxIns:mux_inst " "Elaborating entity \"muxIns\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\|muxIns:mux_inst\"" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "mux_inst" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcam_MEM_INST-estruc " "Found design unit 1: Rcam_MEM_INST-estruc" {  } { { "Rcam_MEM_INST.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965581 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcam_MEM_INST " "Found entity 1: Rcam_MEM_INST" {  } { { "Rcam_MEM_INST.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965581 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcam_MEM_INST Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR " "Elaborating entity \"Rcam_MEM_INST\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR\"" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "Mem_INSTR" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965584 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RMI-rtl " "Found design unit 1: RMI-rtl" {  } { { "RMI.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965593 ""} { "Info" "ISGN_ENTITY_NAME" "1 RMI " "Found entity 1: RMI" {  } { { "RMI.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RMI Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR\|RMI:mem_inst " "Elaborating entity \"RMI\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR\|RMI:mem_inst\"" {  } { { "Rcam_MEM_INST.vhd" "mem_inst" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965594 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu-estructural " "Found design unit 1: RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu-estructural" {  } { { "RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965608 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu " "Found entity 1: RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu" {  } { { "RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965608 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa " "Elaborating entity \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\"" {  } { { "../CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd" "procesa" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965612 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador_ModSecu_relI.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador_ModSecu_relI.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rdecodificador_ModSecu_relI-estructural " "Found design unit 1: Rdecodificador_ModSecu_relI-estructural" {  } { { "Rdecodificador_ModSecu_relI.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador_ModSecu_relI.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965622 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rdecodificador_ModSecu_relI " "Found entity 1: Rdecodificador_ModSecu_relI" {  } { { "Rdecodificador_ModSecu_relI.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador_ModSecu_relI.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rdecodificador_ModSecu_relI RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco " "Elaborating entity \"Rdecodificador_ModSecu_relI\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco\"" {  } { { "RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu.vhd" "deco" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965625 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDB_DL_N-comportamiento " "Found design unit 1: RDB_DL_N-comportamiento" {  } { { "RDB_DL_N.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965634 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDB_DL_N " "Found entity 1: RDB_DL_N" {  } { { "RDB_DL_N.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965634 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_DL_N RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco\|RDB_DL_N:RDL3_instr " "Elaborating entity \"RDB_DL_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco\|RDB_DL_N:RDL3_instr\"" {  } { { "Rdecodificador_ModSecu_relI.vhd" "RDL3_instr" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador_ModSecu_relI.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965636 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu_relI.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu_relI.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador_ModSecu_relI-estructural " "Found design unit 1: decodificador_ModSecu_relI-estructural" {  } { { "decodificador_ModSecu_relI.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu_relI.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965646 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador_ModSecu_relI " "Found entity 1: decodificador_ModSecu_relI" {  } { { "decodificador_ModSecu_relI.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu_relI.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965646 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_ModSecu_relI RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco\|decodificador_ModSecu_relI:R_deco " "Elaborating entity \"decodificador_ModSecu_relI\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco\|decodificador_ModSecu_relI:R_deco\"" {  } { { "Rdecodificador_ModSecu_relI.vhd" "R_deco" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador_ModSecu_relI.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965649 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino_ModSecu_relI.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino_ModSecu_relI.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decocamino_ModSecu_relI-comportamiento " "Found design unit 1: decocamino_ModSecu_relI-comportamiento" {  } { { "decocamino_ModSecu_relI.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino_ModSecu_relI.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965659 ""} { "Info" "ISGN_ENTITY_NAME" "1 decocamino_ModSecu_relI " "Found entity 1: decocamino_ModSecu_relI" {  } { { "decocamino_ModSecu_relI.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino_ModSecu_relI.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965659 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decocamino_ModSecu_relI RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco\|decodificador_ModSecu_relI:R_deco\|decocamino_ModSecu_relI:camino " "Elaborating entity \"decocamino_ModSecu_relI\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco\|decodificador_ModSecu_relI:R_deco\|decocamino_ModSecu_relI:camino\"" {  } { { "decodificador_ModSecu_relI.vhd" "camino" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu_relI.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965661 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopALU-comportamiento " "Found design unit 1: decoopALU-comportamiento" {  } { { "decoopALU.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965673 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopALU " "Found entity 1: decoopALU" {  } { { "decoopALU.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopALU RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco\|decodificador_ModSecu_relI:R_deco\|decoopALU:ALU " "Elaborating entity \"decoopALU\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco\|decodificador_ModSecu_relI:R_deco\|decoopALU:ALU\"" {  } { { "decodificador_ModSecu_relI.vhd" "ALU" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu_relI.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965675 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopMD-comportamiento " "Found design unit 1: decoopMD-comportamiento" {  } { { "decoopMD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965685 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopMD " "Found entity 1: decoopMD" {  } { { "decoopMD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965685 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopMD RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco\|decodificador_ModSecu_relI:R_deco\|decoopMD:MEMORIA " "Elaborating entity \"decoopMD\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco\|decodificador_ModSecu_relI:R_deco\|decoopMD:MEMORIA\"" {  } { { "decodificador_ModSecu_relI.vhd" "MEMORIA" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu_relI.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965687 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC_relI.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC_relI.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopSEC_relI-comportamiento " "Found design unit 1: decoopSEC_relI-comportamiento" {  } { { "decoopSEC_relI.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC_relI.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965697 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopSEC_relI " "Found entity 1: decoopSEC_relI" {  } { { "decoopSEC_relI.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC_relI.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965697 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopSEC_relI RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco\|decodificador_ModSecu_relI:R_deco\|decoopSEC_relI:SECUEN " "Elaborating entity \"decoopSEC_relI\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco\|decodificador_ModSecu_relI:R_deco\|decoopSEC_relI:SECUEN\"" {  } { { "decodificador_ModSecu_relI.vhd" "SECUEN" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu_relI.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965699 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_excep-comportamiento " "Found design unit 1: deco_excep-comportamiento" {  } { { "deco_excep.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965709 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_excep " "Found entity 1: deco_excep" {  } { { "deco_excep.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_excep RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco\|decodificador_ModSecu_relI:R_deco\|deco_excep:Inst_ERR " "Elaborating entity \"deco_excep\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rdecodificador_ModSecu_relI:deco\|decodificador_ModSecu_relI:R_deco\|deco_excep:Inst_ERR\"" {  } { { "decodificador_ModSecu_relI.vhd" "Inst_ERR" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu_relI.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965710 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcamino_datos_C-estructural " "Found design unit 1: Rcamino_datos_C-estructural" {  } { { "Rcamino_datos_C.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965723 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcamino_datos_C " "Found entity 1: Rcamino_datos_C" {  } { { "Rcamino_datos_C.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965723 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcamino_datos_C RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos " "Elaborating entity \"Rcamino_datos_C\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\"" {  } { { "RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu.vhd" "cam_datos" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965726 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTD-estructural " "Found design unit 1: RFMTD-estructural" {  } { { "RFMTD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965737 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTD " "Found entity 1: RFMTD" {  } { { "RFMTD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTD RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat " "Elaborating entity \"RFMTD\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\"" {  } { { "Rcamino_datos_C.vhd" "form_dat" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965739 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDB_N-comportamiento " "Found design unit 1: RDB_N-comportamiento" {  } { { "RDB_N.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965749 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDB_N " "Found entity 1: RDB_N" {  } { { "RDB_N.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965749 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_N RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|RDB_N:RDL3_FMTD " "Elaborating entity \"RDB_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|RDB_N:RDL3_FMTD\"" {  } { { "RFMTD.vhd" "RDL3_FMTD" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965751 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTD-compor " "Found design unit 1: FMTD-compor" {  } { { "FMTD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965761 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTD " "Found entity 1: FMTD" {  } { { "FMTD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTD RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|FMTD:R_FMTD " "Elaborating entity \"FMTD\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|FMTD:R_FMTD\"" {  } { { "RFMTD.vhd" "R_FMTD" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RBR-compor " "Found design unit 1: RBR-compor" {  } { { "RBR.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965774 ""} { "Info" "ISGN_ENTITY_NAME" "1 RBR " "Found entity 1: RBR" {  } { { "RBR.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965774 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RBR RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros " "Elaborating entity \"RBR\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\"" {  } { { "Rcamino_datos_C.vhd" "banco_registros" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_N RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDB_N:RDL3_IDL1 " "Elaborating entity \"RDB_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDB_N:RDL3_IDL1\"" {  } { { "RBR.vhd" "RDL3_IDL1" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_N-comportamiento " "Found design unit 1: RD_N-comportamiento" {  } { { "RD_N.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965791 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_N " "Found entity 1: RD_N" {  } { { "RD_N.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965791 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_N:RA4_IDE " "Elaborating entity \"RD_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_N:RA4_IDE\"" {  } { { "RBR.vhd" "RA4_IDE" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965793 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDI_1-comportamiento " "Found design unit 1: RDI_1-comportamiento" {  } { { "RDI_1.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965806 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDI_1 " "Found entity 1: RDI_1" {  } { { "RDI_1.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_1 RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDI_1:RA4_PE " "Elaborating entity \"RDI_1\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDI_1:RA4_PE\"" {  } { { "RBR.vhd" "RA4_PE" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965808 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_1-comportamiento " "Found design unit 1: RD_1-comportamiento" {  } { { "RD_1.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965820 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_1 " "Found entity 1: RD_1" {  } { { "RD_1.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_1 RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_1:RM5_PE " "Elaborating entity \"RD_1\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_1:RM5_PE\"" {  } { { "RBR.vhd" "RM5_PE" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965822 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR-compor " "Found design unit 1: BR-compor" {  } { { "BR.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965834 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "BR.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965834 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR " "Elaborating entity \"BR\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\"" {  } { { "RBR.vhd" "R_BR" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965836 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RcortosDL-estructural " "Found design unit 1: RcortosDL-estructural" {  } { { "RcortosDL.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965849 ""} { "Info" "ISGN_ENTITY_NAME" "1 RcortosDL " "Found entity 1: RcortosDL" {  } { { "RcortosDL.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965849 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RcortosDL RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto " "Elaborating entity \"RcortosDL\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\"" {  } { { "Rcamino_datos_C.vhd" "BR_L1_corto" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|RD_N:R7_ES " "Elaborating entity \"RD_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|RD_N:R7_ES\"" {  } { { "RcortosDL.vhd" "R7_ES" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cortos-estructural " "Found design unit 1: cortos-estructural" {  } { { "cortos.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965867 ""} { "Info" "ISGN_ENTITY_NAME" "1 cortos " "Found entity 1: cortos" {  } { { "cortos.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965867 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortos RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU " "Elaborating entity \"cortos\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU\"" {  } { { "RcortosDL.vhd" "RcorALU" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965869 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-comportamiento " "Found design unit 1: mux2-comportamiento" {  } { { "mux2.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965881 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965881 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU\|mux2:mcorto2 " "Elaborating entity \"mux2\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU\|mux2:mcorto2\"" {  } { { "cortos.vhd" "mcorto2" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965884 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosALU.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RcortosALU-estructural " "Found design unit 1: RcortosALU-estructural" {  } { { "RcortosALU.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosALU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965908 ""} { "Info" "ISGN_ENTITY_NAME" "1 RcortosALU " "Found entity 1: RcortosALU" {  } { { "RcortosALU.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosALU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RcortosALU RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosALU:ALU_L1_corto " "Elaborating entity \"RcortosALU\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosALU:ALU_L1_corto\"" {  } { { "Rcamino_datos_C.vhd" "ALU_L1_corto" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965910 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmL1_C-estructural " "Found design unit 1: RmL1_C-estructural" {  } { { "RmL1_C.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965941 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmL1_C " "Found entity 1: RmL1_C" {  } { { "RmL1_C.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965941 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmL1_C RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1 " "Elaborating entity \"RmL1_C\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\"" {  } { { "Rcamino_datos_C.vhd" "muxL1" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDI_N-comportamiento " "Found design unit 1: RDI_N-comportamiento" {  } { { "RDI_N.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965959 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDI_N " "Found entity 1: RDI_N" {  } { { "RDI_N.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965959 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|RDI_N:RA4_mL1 " "Elaborating entity \"RDI_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|RDI_N:RA4_mL1\"" {  } { { "RmL1_C.vhd" "RA4_mL1" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-comportamiento " "Found design unit 1: mux3-comportamiento" {  } { { "mux3.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965972 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965972 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|mux3:muxRmL1 " "Elaborating entity \"mux3\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|mux3:muxRmL1\"" {  } { { "RmL1_C.vhd" "muxRmL1" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965974 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2_C.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmL2_C-estructural " "Found design unit 1: RmL2_C-estructural" {  } { { "RmL2_C.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2_C.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965985 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmL2_C " "Found entity 1: RmL2_C" {  } { { "RmL2_C.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2_C.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381965986 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381965985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmL2_C RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL2_C:muxL2 " "Elaborating entity \"RmL2_C\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL2_C:muxL2\"" {  } { { "Rcamino_datos_C.vhd" "muxL2" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381965988 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ralu-compor " "Found design unit 1: Ralu-compor" {  } { { "Ralu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966003 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ralu " "Found entity 1: Ralu" {  } { { "Ralu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966003 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ralu RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map " "Elaborating entity \"Ralu\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\"" {  } { { "Rcamino_datos_C.vhd" "alu_map" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|RDI_N:RA4_opALU " "Elaborating entity \"RDI_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|RDI_N:RA4_opALU\"" {  } { { "Ralu.vhd" "RA4_opALU" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-compor " "Found design unit 1: alu-compor" {  } { { "alu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966018 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966018 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|alu:R_alu " "Elaborating entity \"alu\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|alu:R_alu\"" {  } { { "Ralu.vhd" "R_alu" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966020 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmES-estructural " "Found design unit 1: RmES-estructural" {  } { { "RmES.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966032 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmES " "Found entity 1: RmES" {  } { { "RmES.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966032 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmES RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES " "Elaborating entity \"RmES\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\"" {  } { { "Rcamino_datos_C.vhd" "muxmES" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_N:RM5_mES " "Elaborating entity \"RD_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_N:RM5_mES\"" {  } { { "RmES.vhd" "RM5_mES" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966039 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_D-comportamiento " "Found design unit 1: RD_D-comportamiento" {  } { { "RD_D.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966051 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_D " "Found entity 1: RD_D" {  } { { "RD_D.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966051 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_D RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_D:RM5_alu " "Elaborating entity \"RD_D\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_D:RM5_alu\"" {  } { { "RmES.vhd" "RM5_alu" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966053 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS_PreSecu.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS_PreSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDECS_PreSecu-estructural " "Found design unit 1: RDECS_PreSecu-estructural" {  } { { "RDECS_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS_PreSecu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966076 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDECS_PreSecu " "Found entity 1: RDECS_PreSecu" {  } { { "RDECS_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS_PreSecu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966076 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDECS_PreSecu RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|RDECS_PreSecu:control " "Elaborating entity \"RDECS_PreSecu\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|RDECS_PreSecu:control\"" {  } { { "RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu.vhd" "control" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|RDECS_PreSecu:control\|RDI_N:RA4_opSEC " "Elaborating entity \"RDI_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|RDECS_PreSecu:control\|RDI_N:RA4_opSEC\"" {  } { { "RDECS_PreSecu.vhd" "RA4_opSEC" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS_PreSecu.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966081 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS_PreSecu.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS_PreSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECS_PreSecu-comporta " "Found design unit 1: DECS_PreSecu-comporta" {  } { { "DECS_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS_PreSecu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966092 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECS_PreSecu " "Found entity 1: DECS_PreSecu" {  } { { "DECS_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS_PreSecu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966092 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECS_PreSecu RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|RDECS_PreSecu:control\|DECS_PreSecu:R_DECS " "Elaborating entity \"DECS_PreSecu\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|RDECS_PreSecu:control\|DECS_PreSecu:R_DECS\"" {  } { { "RDECS_PreSecu.vhd" "R_DECS" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS_PreSecu.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966094 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcamino_secuen_C_ModSecu_relI_PreSecu-estructural " "Found design unit 1: Rcamino_secuen_C_ModSecu_relI_PreSecu-estructural" {  } { { "Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966107 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcamino_secuen_C_ModSecu_relI_PreSecu " "Found entity 1: Rcamino_secuen_C_ModSecu_relI_PreSecu" {  } { { "Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966107 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcamino_secuen_C_ModSecu_relI_PreSecu RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen " "Elaborating entity \"Rcamino_secuen_C_ModSecu_relI_PreSecu\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\"" {  } { { "RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu.vhd" "cam_secuen" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966111 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuatro-comportamiento " "Found design unit 1: cuatro-comportamiento" {  } { { "cuatro.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966122 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuatro " "Found entity 1: cuatro" {  } { { "cuatro.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966122 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cuatro RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|cuatro:ctecuatro " "Elaborating entity \"cuatro\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|cuatro:ctecuatro\"" {  } { { "Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" "ctecuatro" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966124 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-comportamiento " "Found design unit 1: sumador-comportamiento" {  } { { "sumador.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966134 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966134 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|sumador:sumcuatro " "Elaborating entity \"sumador\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|sumador:sumcuatro\"" {  } { { "Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" "sumcuatro" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966135 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTS-estructural " "Found design unit 1: RFMTS-estructural" {  } { { "RFMTS.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966146 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTS " "Found entity 1: RFMTS" {  } { { "RFMTS.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966146 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTS RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|RFMTS:formatearS " "Elaborating entity \"RFMTS\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|RFMTS:formatearS\"" {  } { { "Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" "formatearS" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966149 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTS-compor " "Found design unit 1: FMTS-compor" {  } { { "FMTS.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966160 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTS " "Found entity 1: FMTS" {  } { { "FMTS.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966160 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTS RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|RFMTS:formatearS\|FMTS:R_FMTS " "Elaborating entity \"FMTS\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|RFMTS:formatearS\|FMTS:R_FMTS\"" {  } { { "RFMTS.vhd" "R_FMTS" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966162 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_rel.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_rel.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rsum_secu_rel-estructural " "Found design unit 1: Rsum_secu_rel-estructural" {  } { { "Rsum_secu_rel.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_rel.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966176 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rsum_secu_rel " "Found entity 1: Rsum_secu_rel" {  } { { "Rsum_secu_rel.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_rel.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966176 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rsum_secu_rel RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|Rsum_secu_rel:sumrelat " "Elaborating entity \"Rsum_secu_rel\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|Rsum_secu_rel:sumrelat\"" {  } { { "Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" "sumrelat" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966179 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_index.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_index.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rsum_secu_index-estructural " "Found design unit 1: Rsum_secu_index-estructural" {  } { { "Rsum_secu_index.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_index.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966194 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rsum_secu_index " "Found entity 1: Rsum_secu_index" {  } { { "Rsum_secu_index.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_index.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966194 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rsum_secu_index RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|Rsum_secu_index:sumindex " "Elaborating entity \"Rsum_secu_index\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|Rsum_secu_index:sumindex\"" {  } { { "Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" "sumindex" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966197 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_index.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_index.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_index-comportamiento " "Found design unit 1: sum_index-comportamiento" {  } { { "sum_index.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_index.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966210 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_index " "Found entity 1: sum_index" {  } { { "sum_index.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_index.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966210 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_index RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|Rsum_secu_index:sumindex\|sum_index:sum_secu_ind " "Elaborating entity \"sum_index\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|Rsum_secu_index:sumindex\|sum_index:sum_secu_ind\"" {  } { { "Rsum_secu_index.vhd" "sum_secu_ind" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_index.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966213 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C_ModSecu.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C_ModSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rmuxdirec_C_ModSecu-comportamiento " "Found design unit 1: Rmuxdirec_C_ModSecu-comportamiento" {  } { { "Rmuxdirec_C_ModSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C_ModSecu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966225 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rmuxdirec_C_ModSecu " "Found entity 1: Rmuxdirec_C_ModSecu" {  } { { "Rmuxdirec_C_ModSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C_ModSecu.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966225 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rmuxdirec_C_ModSecu RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|Rmuxdirec_C_ModSecu:muxrelatindex " "Elaborating entity \"Rmuxdirec_C_ModSecu\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|Rmuxdirec_C_ModSecu:muxrelatindex\"" {  } { { "Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" "muxrelatindex" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966227 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxdirec-comportamiento " "Found design unit 1: muxdirec-comportamiento" {  } { { "muxdirec.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966241 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxdirec " "Found entity 1: muxdirec" {  } { { "muxdirec.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxdirec RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|Rmuxdirec_C_ModSecu:muxrelatindex\|muxdirec:R_mSI " "Elaborating entity \"muxdirec\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|Rmuxdirec_C_ModSecu:muxrelatindex\|muxdirec:R_mSI\"" {  } { { "Rmuxdirec_C_ModSecu.vhd" "R_mSI" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C_ModSecu.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966243 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eval-comport " "Found design unit 1: eval-comport" {  } { { "eval.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966255 ""} { "Info" "ISGN_ENTITY_NAME" "1 eval " "Found entity 1: eval" {  } { { "eval.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eval RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|eval:evaluar " "Elaborating entity \"eval\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|eval:evaluar\"" {  } { { "Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" "evaluar" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966257 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmuxmSIC-estructural " "Found design unit 1: RmuxmSIC-estructural" {  } { { "RmuxmSIC.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966268 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmuxmSIC " "Found entity 1: RmuxmSIC" {  } { { "RmuxmSIC.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966268 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmuxmSIC RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|RmuxmSIC:nuxSIC " "Elaborating entity \"RmuxmSIC\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|RmuxmSIC:nuxSIC\"" {  } { { "Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" "nuxSIC" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966270 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/Ersec/CODIGO/RErsec.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/Ersec/CODIGO/RErsec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RErsec-comporta " "Found design unit 1: RErsec-comporta" {  } { { "RErsec.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/Ersec/CODIGO/RErsec.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966286 ""} { "Info" "ISGN_ENTITY_NAME" "1 RErsec " "Found entity 1: RErsec" {  } { { "RErsec.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/Ersec/CODIGO/RErsec.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966286 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RErsec RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|RErsec:R_Ersec " "Elaborating entity \"RErsec\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|RErsec:R_Ersec\"" {  } { { "Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" "R_Ersec" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966288 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/Ersec/CODIGO/Ersec.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/Ersec/CODIGO/Ersec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ersec-comporta " "Found design unit 1: Ersec-comporta" {  } { { "Ersec.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/Ersec/CODIGO/Ersec.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966299 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ersec " "Found entity 1: Ersec" {  } { { "Ersec.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/Ersec/CODIGO/Ersec.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966299 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ersec RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|RErsec:R_Ersec\|Ersec:R_Ersec " "Elaborating entity \"Ersec\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|RErsec:R_Ersec\|Ersec:R_Ersec\"" {  } { { "RErsec.vhd" "R_Ersec" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/Ersec/CODIGO/RErsec.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966301 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/ErrelI/CODIGO/ErrelI.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/ErrelI/CODIGO/ErrelI.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ErrelI-comporta " "Found design unit 1: ErrelI-comporta" {  } { { "ErrelI.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/ErrelI/CODIGO/ErrelI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966317 ""} { "Info" "ISGN_ENTITY_NAME" "1 ErrelI " "Found entity 1: ErrelI" {  } { { "ErrelI.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/ErrelI/CODIGO/ErrelI.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966317 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErrelI RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|ErrelI:ErrelI_sel " "Elaborating entity \"ErrelI\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|ErrelI:ErrelI_sel\"" {  } { { "Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" "ErrelI_sel" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966318 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acceso_MI-comport " "Found design unit 1: acceso_MI-comport" {  } { { "acceso_MI.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966328 ""} { "Info" "ISGN_ENTITY_NAME" "1 acceso_MI " "Found entity 1: acceso_MI" {  } { { "acceso_MI.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966328 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acceso_MI RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|acceso_MI:compro_acc " "Elaborating entity \"acceso_MI\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu_relI_PreSecu:procesa\|Rcamino_secuen_C_ModSecu_relI_PreSecu:cam_secuen\|acceso_MI:compro_acc\"" {  } { { "Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" "compro_acc" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu_relI_PreSecu.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966330 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcam_MEM_DATOS_C-estruc " "Found design unit 1: Rcam_MEM_DATOS_C-estruc" {  } { { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966344 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcam_MEM_DATOS_C " "Found entity 1: Rcam_MEM_DATOS_C" {  } { { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcam_MEM_DATOS_C Rcam_MEM_DATOS_C:Mem_DATOS " "Elaborating entity \"Rcam_MEM_DATOS_C\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\"" {  } { { "../CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd" "Mem_DATOS" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966348 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTE_C-estructura " "Found design unit 1: RFMTE_C-estructura" {  } { { "RFMTE_C.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966359 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTE_C " "Found entity 1: RFMTE_C" {  } { { "RFMTE_C.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966359 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTE_C Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc " "Elaborating entity \"RFMTE_C\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\"" {  } { { "Rcam_MEM_DATOS_C.vhd" "Rform_esc" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966363 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTE-estructural " "Found design unit 1: FMTE-estructural" {  } { { "FMTE.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966374 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTE " "Found entity 1: FMTE" {  } { { "FMTE.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966374 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTE Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE " "Elaborating entity \"FMTE\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\"" {  } { { "RFMTE_C.vhd" "R_FMTE" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966377 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alinearE-estructura " "Found design unit 1: alinearE-estructura" {  } { { "alinearE.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966388 ""} { "Info" "ISGN_ENTITY_NAME" "1 alinearE " "Found entity 1: alinearE" {  } { { "alinearE.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966388 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alinearE Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE " "Elaborating entity \"alinearE\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE\"" {  } { { "FMTE.vhd" "alinaE" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966390 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "conexiones " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"conexiones\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1673381966391 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2M-comportamiento " "Found design unit 1: mux2M-comportamiento" {  } { { "mux2M.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966401 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2M " "Found entity 1: mux2M" {  } { { "mux2M.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966401 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2M Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE\|mux2M:\\columna:1:iter:1:filab:2:gencoluma " "Elaborating entity \"mux2M\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE\|mux2M:\\columna:1:iter:1:filab:2:gencoluma\"" {  } { { "alinearE.vhd" "\\columna:1:iter:1:filab:2:gencoluma" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966402 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_byte-estructura " "Found design unit 1: sel_byte-estructura" {  } { { "sel_byte.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966417 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_byte " "Found entity 1: sel_byte" {  } { { "sel_byte.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966417 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_byte Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|sel_byte:selecE_byte " "Elaborating entity \"sel_byte\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|sel_byte:selecE_byte\"" {  } { { "FMTE.vhd" "selecE_byte" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966419 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RMD-rtl " "Found design unit 1: RMD-rtl" {  } { { "RMD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966433 ""} { "Info" "ISGN_ENTITY_NAME" "1 RMD " "Found entity 1: RMD" {  } { { "RMD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966433 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RMD Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat " "Elaborating entity \"RMD\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\"" {  } { { "Rcam_MEM_DATOS_C.vhd" "Rmem_dat" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966436 ""}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "temp_mem ini_mem_pkg.vhd(30) " "VHDL Variable Declaration warning at ini_mem_pkg.vhd(30): used default initial value for variable \"temp_mem\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "../../../../LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 30 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1673381966437 "|Rproc_MD_MI_C_ModSecu_relI_PreSecu|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTL-estructural " "Found design unit 1: RFMTL-estructural" {  } { { "RFMTL.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966449 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTL " "Found entity 1: RFMTL" {  } { { "RFMTL.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966449 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTL Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec " "Elaborating entity \"RFMTL\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\"" {  } { { "Rcam_MEM_DATOS_C.vhd" "Rform_lec" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966452 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL-estructural " "Found design unit 1: FMTL-estructural" {  } { { "FMTL.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966471 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL " "Found entity 1: FMTL" {  } { { "FMTL.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966471 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL " "Elaborating entity \"FMTL\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\"" {  } { { "RFMTL.vhd" "R_FMTL" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966474 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alinear-estructural " "Found design unit 1: alinear-estructural" {  } { { "alinear.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966485 ""} { "Info" "ISGN_ENTITY_NAME" "1 alinear " "Found entity 1: alinear" {  } { { "alinear.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966485 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alinear Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|alinear:alina " "Elaborating entity \"alinear\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|alinear:alina\"" {  } { { "FMTL.vhd" "alina" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966488 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "conexiones " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"conexiones\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1673381966489 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL_sel_signo-comportamiento " "Found design unit 1: FMTL_sel_signo-comportamiento" {  } { { "FMTL_sel_signo.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966503 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL_sel_signo " "Found entity 1: FMTL_sel_signo" {  } { { "FMTL_sel_signo.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL_sel_signo Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_sel_signo:sel_sig " "Elaborating entity \"FMTL_sel_signo\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_sel_signo:sel_sig\"" {  } { { "FMTL.vhd" "sel_sig" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966505 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL_extsig-estructural " "Found design unit 1: FMTL_extsig-estructural" {  } { { "FMTL_extsig.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966517 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL_extsig " "Found entity 1: FMTL_extsig" {  } { { "FMTL_extsig.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966517 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL_extsig Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_extsig:ext_sig " "Elaborating entity \"FMTL_extsig\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_extsig:ext_sig\"" {  } { { "FMTL.vhd" "ext_sig" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966520 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Racceso_MD-estructural " "Found design unit 1: Racceso_MD-estructural" {  } { { "Racceso_MD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966537 ""} { "Info" "ISGN_ENTITY_NAME" "1 Racceso_MD " "Found entity 1: Racceso_MD" {  } { { "Racceso_MD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966537 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Racceso_MD Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc " "Elaborating entity \"Racceso_MD\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc\"" {  } { { "Rcam_MEM_DATOS_C.vhd" "Rcompro_acc" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966541 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acceso_MD-comport " "Found design unit 1: acceso_MD-comport" {  } { { "acceso_MD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966553 ""} { "Info" "ISGN_ENTITY_NAME" "1 acceso_MD " "Found entity 1: acceso_MD" {  } { { "acceso_MD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966553 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acceso_MD Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc\|acceso_MD:R_acceso " "Elaborating entity \"acceso_MD\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc\|acceso_MD:R_acceso\"" {  } { { "Racceso_MD.vhd" "R_acceso" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966556 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C_ModSecu_relI_PreSecu.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C_ModSecu_relI_PreSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB_C_ModSecu_relI_PreSecu-estructural " "Found design unit 1: LIB_C_ModSecu_relI_PreSecu-estructural" {  } { { "LIB_C_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C_ModSecu_relI_PreSecu.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966570 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB_C_ModSecu_relI_PreSecu " "Found entity 1: LIB_C_ModSecu_relI_PreSecu" {  } { { "LIB_C_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C_ModSecu_relI_PreSecu.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIB_C_ModSecu_relI_PreSecu LIB_C_ModSecu_relI_PreSecu:logica_LIB " "Elaborating entity \"LIB_C_ModSecu_relI_PreSecu\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\"" {  } { { "../CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd" "logica_LIB" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu_relI_PreSecu.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966575 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC_ModSecu_relI_PreSecu.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC_ModSecu_relI_PreSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RdecoPBRopSEC_ModSecu_relI_PreSecu-estructural " "Found design unit 1: RdecoPBRopSEC_ModSecu_relI_PreSecu-estructural" {  } { { "RdecoPBRopSEC_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC_ModSecu_relI_PreSecu.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966588 ""} { "Info" "ISGN_ENTITY_NAME" "1 RdecoPBRopSEC_ModSecu_relI_PreSecu " "Found entity 1: RdecoPBRopSEC_ModSecu_relI_PreSecu" {  } { { "RdecoPBRopSEC_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC_ModSecu_relI_PreSecu.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RdecoPBRopSEC_ModSecu_relI_PreSecu LIB_C_ModSecu_relI_PreSecu:logica_LIB\|RdecoPBRopSEC_ModSecu_relI_PreSecu:R_decPBRSEC " "Elaborating entity \"RdecoPBRopSEC_ModSecu_relI_PreSecu\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\|RdecoPBRopSEC_ModSecu_relI_PreSecu:R_decPBRSEC\"" {  } { { "LIB_C_ModSecu_relI_PreSecu.vhd" "R_decPBRSEC" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C_ModSecu_relI_PreSecu.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966591 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC_ModSecu_relI_PreSecu.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC_ModSecu_relI_PreSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoPBRopSEC_ModSecu_relI_PreSecu-comportamiento " "Found design unit 1: decoPBRopSEC_ModSecu_relI_PreSecu-comportamiento" {  } { { "decoPBRopSEC_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC_ModSecu_relI_PreSecu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966604 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoPBRopSEC_ModSecu_relI_PreSecu " "Found entity 1: decoPBRopSEC_ModSecu_relI_PreSecu" {  } { { "decoPBRopSEC_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC_ModSecu_relI_PreSecu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966604 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoPBRopSEC_ModSecu_relI_PreSecu LIB_C_ModSecu_relI_PreSecu:logica_LIB\|RdecoPBRopSEC_ModSecu_relI_PreSecu:R_decPBRSEC\|decoPBRopSEC_ModSecu_relI_PreSecu:decPBRSEC " "Elaborating entity \"decoPBRopSEC_ModSecu_relI_PreSecu\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\|RdecoPBRopSEC_ModSecu_relI_PreSecu:R_decPBRSEC\|decoPBRopSEC_ModSecu_relI_PreSecu:decPBRSEC\"" {  } { { "RdecoPBRopSEC_ModSecu_relI_PreSecu.vhd" "decPBRSEC" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC_ModSecu_relI_PreSecu.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966608 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensam_RD_C-estructural " "Found design unit 1: ensam_RD_C-estructural" {  } { { "ensam_RD_C.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966620 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensam_RD_C " "Found entity 1: ensam_RD_C" {  } { { "ensam_RD_C.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966620 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensam_RD_C LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat " "Elaborating entity \"ensam_RD_C\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\"" {  } { { "LIB_C_ModSecu_relI_PreSecu.vhd" "R_dat" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C_ModSecu_relI_PreSecu.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senya_cntlRD-estructural " "Found design unit 1: senya_cntlRD-estructural" {  } { { "senya_cntlRD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966635 ""} { "Info" "ISGN_ENTITY_NAME" "1 senya_cntlRD " "Found entity 1: senya_cntlRD" {  } { { "senya_cntlRD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966635 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senya_cntlRD LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl " "Elaborating entity \"senya_cntlRD\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl\"" {  } { { "ensam_RD_C.vhd" "senyales_cntl" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966639 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valreg-compor " "Found design unit 1: valreg-compor" {  } { { "valreg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966661 ""} { "Info" "ISGN_ENTITY_NAME" "1 valreg " "Found entity 1: valreg" {  } { { "valreg.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966661 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valreg LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|valreg:genvalreg " "Elaborating entity \"valreg\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|valreg:genvalreg\"" {  } { { "ensam_RD_C.vhd" "genvalreg" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966664 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDD-estructural " "Found design unit 1: LDD-estructural" {  } { { "LDD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966675 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDD " "Found entity 1: LDD" {  } { { "LDD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966675 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDD LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat " "Elaborating entity \"LDD\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\"" {  } { { "ensam_RD_C.vhd" "LDDat" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966679 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cero LDD.vhd(95) " "VHDL Signal Declaration warning at LDD.vhd(95): used explicit default value for signal \"cero\" because signal was never assigned a value" {  } { { "LDD.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1673381966680 "|Rproc_MD_MI_C_ModSecu_relI_PreSecu|LIB_C_ModSecu_relI_PreSecu:logica_LIB|ensam_RD_C:R_dat|LDD:LDDat"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp-compor " "Found design unit 1: cmp-compor" {  } { { "cmp.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966690 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966690 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\|cmp:not_comp1 " "Elaborating entity \"cmp\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\|cmp:not_comp1\"" {  } { { "LDD.vhd" "not_comp1" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_latproh-compor " "Found design unit 1: inst_latproh-compor" {  } { { "inst_latproh.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966714 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_latproh " "Found entity 1: inst_latproh" {  } { { "inst_latproh.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966714 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_latproh LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|inst_latproh:ins_laph " "Elaborating entity \"inst_latproh\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|inst_latproh:ins_laph\"" {  } { { "ensam_RD_C.vhd" "ins_laph" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966716 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latproh-estruc " "Found design unit 1: latproh-estruc" {  } { { "latproh.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966726 ""} { "Info" "ISGN_ENTITY_NAME" "1 latproh " "Found entity 1: latproh" {  } { { "latproh.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latproh LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|latproh:pos_laph " "Elaborating entity \"latproh\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|latproh:pos_laph\"" {  } { { "ensam_RD_C.vhd" "pos_laph" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDRD_C-comportamiento " "Found design unit 1: LDRD_C-comportamiento" {  } { { "LDRD_C.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966741 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDRD_C " "Found entity 1: LDRD_C" {  } { { "LDRD_C.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDRD_C LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|LDRD_C:R_dat " "Elaborating entity \"LDRD_C\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|LDRD_C:R_dat\"" {  } { { "ensam_RD_C.vhd" "R_dat" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966743 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDC-estructural " "Found design unit 1: LDC-estructural" {  } { { "LDC.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966753 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDC " "Found entity 1: LDC" {  } { { "LDC.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966753 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDC LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|LDC:cortos " "Elaborating entity \"LDC\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RD_C:R_dat\|LDC:cortos\"" {  } { { "ensam_RD_C.vhd" "cortos" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966755 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS_ModSecu_relI_PreSecu.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS_ModSecu_relI_PreSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensam_RS_ModSecu_relI_PreSecu-estructural " "Found design unit 1: ensam_RS_ModSecu_relI_PreSecu-estructural" {  } { { "ensam_RS_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS_ModSecu_relI_PreSecu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966771 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensam_RS_ModSecu_relI_PreSecu " "Found entity 1: ensam_RS_ModSecu_relI_PreSecu" {  } { { "ensam_RS_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS_ModSecu_relI_PreSecu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensam_RS_ModSecu_relI_PreSecu LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RS_ModSecu_relI_PreSecu:R_Sec " "Elaborating entity \"ensam_RS_ModSecu_relI_PreSecu\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RS_ModSecu_relI_PreSecu:R_Sec\"" {  } { { "LIB_C_ModSecu_relI_PreSecu.vhd" "R_Sec" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C_ModSecu_relI_PreSecu.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966774 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS_ModSecu_relI_PreSecu.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS_ModSecu_relI_PreSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senya_cntlRS_ModSecu_relI_PreSecu-estructural " "Found design unit 1: senya_cntlRS_ModSecu_relI_PreSecu-estructural" {  } { { "senya_cntlRS_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS_ModSecu_relI_PreSecu.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966786 ""} { "Info" "ISGN_ENTITY_NAME" "1 senya_cntlRS_ModSecu_relI_PreSecu " "Found entity 1: senya_cntlRS_ModSecu_relI_PreSecu" {  } { { "senya_cntlRS_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS_ModSecu_relI_PreSecu.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senya_cntlRS_ModSecu_relI_PreSecu LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RS_ModSecu_relI_PreSecu:R_Sec\|senya_cntlRS_ModSecu_relI_PreSecu:senyales_cntl " "Elaborating entity \"senya_cntlRS_ModSecu_relI_PreSecu\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RS_ModSecu_relI_PreSecu:R_Sec\|senya_cntlRS_ModSecu_relI_PreSecu:senyales_cntl\"" {  } { { "ensam_RS_ModSecu_relI_PreSecu.vhd" "senyales_cntl" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS_ModSecu_relI_PreSecu.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966789 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS_ModSecu_relI_PreSecu.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS_ModSecu_relI_PreSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDRS_ModSecu_relI_PreSecu-comportamiento " "Found design unit 1: LDRS_ModSecu_relI_PreSecu-comportamiento" {  } { { "LDRS_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS_ModSecu_relI_PreSecu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966803 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDRS_ModSecu_relI_PreSecu " "Found entity 1: LDRS_ModSecu_relI_PreSecu" {  } { { "LDRS_ModSecu_relI_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS_ModSecu_relI_PreSecu.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966803 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDRS_ModSecu_relI_PreSecu LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RS_ModSecu_relI_PreSecu:R_Sec\|LDRS_ModSecu_relI_PreSecu:R_sec " "Elaborating entity \"LDRS_ModSecu_relI_PreSecu\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\|ensam_RS_ModSecu_relI_PreSecu:R_Sec\|LDRS_ModSecu_relI_PreSecu:R_sec\"" {  } { { "ensam_RS_ModSecu_relI_PreSecu.vhd" "R_sec" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS_ModSecu_relI_PreSecu.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966805 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR_PreSecu.vhd 2 1 " "Using design file /home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR_PreSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LGR_PreSecu-compor " "Found design unit 1: LGR_PreSecu-compor" {  } { { "LGR_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR_PreSecu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966816 ""} { "Info" "ISGN_ENTITY_NAME" "1 LGR_PreSecu " "Found entity 1: LGR_PreSecu" {  } { { "LGR_PreSecu.vhd" "" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR_PreSecu.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673381966816 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1673381966816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LGR_PreSecu LIB_C_ModSecu_relI_PreSecu:logica_LIB\|LGR_PreSecu:LGR_Pred " "Elaborating entity \"LGR_PreSecu\" for hierarchy \"LIB_C_ModSecu_relI_PreSecu:logica_LIB\|LGR_PreSecu:LGR_Pred\"" {  } { { "LIB_C_ModSecu_relI_PreSecu.vhd" "LGR_Pred" { Text "/home/jafeth/uni/ac2/AC2/labs/LAB6/PROC_SEG_ModSecu_relI_PreSecu/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C_ModSecu_relI_PreSecu.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673381966818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "827 " "Peak virtual memory: 827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673381967372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 21:19:27 2023 " "Processing ended: Tue Jan 10 21:19:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673381967372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673381967372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673381967372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1673381967372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673381971385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673381971385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 21:19:31 2023 " "Processing started: Tue Jan 10 21:19:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673381971385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1673381971385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Rproc_MD_MI_C_ModSecu_relI_PreSecu -c Rproc_MD_MI_C_ModSecu_relI_PreSecu --netlist_type=sgate " "Command: quartus_npp Rproc_MD_MI_C_ModSecu_relI_PreSecu -c Rproc_MD_MI_C_ModSecu_relI_PreSecu --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1673381971385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1673381971485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673381971792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 21:19:31 2023 " "Processing ended: Tue Jan 10 21:19:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673381971792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673381971792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673381971792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1673381971792 ""}
