uvmf:
  interfaces:
    "wishbone_slave":
      clock: "clock"
      reset: "reset"
      reset_assertion_level: "True"
      veloce_ready: "True"
      ports: 
        - name: "ADR_O"   
          width: "32"        
          dir: "output"
          reset_value: "1'b0"
        - name: "DATA_I"  
          width: "32"         
          dir: "input"
          reset_value: "1'b0"
        - name: "DATA_O"  
          width: "32"       
          dir: "output"
          reset_value: "1'b0" 
        - name: "WE_O" 
          width: "1" 
          dir: "output"
          reset_value: "1'b0"
        - name: "SEL_O" 
          width: "1"
          dir: "output"
          reset_value: "1'b0"
        - name: "STB_O" 
          width: "1" 
          dir: "output"
          reset_value: "1'b0"
        - name: "ACK_I" 
          width: "1" 
          dir: "input"
          reset_value: "1'b0"
        - name: "CYC_O" 
          width: "1"
          dir: "output"
          reset_value: "1'b0"
        - name: "TAGN_O" 
          width: "1"
          dir: "output"
          reset_value: "1'b0"
        - name: "TAGN_I" 
          width: "1"
          dir: "input"
      transaction_vars:
        - name: "sck"  
          type: "bit"
          isrand: "False"
          iscompare: "True" 
        - name: "cs" 
          type: "bit"
          isrand: "True"
          iscompare: "True" 
        - name: "mosi"    
          type: "bit"
          isrand: "True" 
          iscompare: "True" 
        - name: "miso"
          type: "bit"           
          isrand: "False" 
          iscompare: "True"

      config_vars:
        - name: "is_active"
          type: "bit"
          isrand: "False"
          value: "1"
        - name: "no_of_slaves"
          type: "int"
          value: "1"
        - name: "has_coverage"
          type: "bit"
          value: "1"

