
---------- Begin Simulation Statistics ----------
final_tick                               232806321000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74127                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    74399                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3849.68                       # Real time elapsed on the host
host_tick_rate                               60474270                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   285363594                       # Number of instructions simulated
sim_ops                                     286412997                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.232806                       # Number of seconds simulated
sim_ticks                                232806321000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.759929                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               57716261                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            67299800                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13116967                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         63124599                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           4563732                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        4574762                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11030                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77693463                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6942                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        262442                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7065047                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  37543508                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1140850                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         787793                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      127579805                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           243860003                       # Number of instructions committed
system.cpu0.commit.committedOps             244122416                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    445827810                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.547571                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.021982                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    306814712     68.82%     68.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     73295659     16.44%     85.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41907291      9.40%     94.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     17036629      3.82%     98.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2667865      0.60%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2266423      0.51%     99.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       116754      0.03%     99.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       581627      0.13%     99.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1140850      0.26%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    445827810                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  26214481                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7441104                       # Number of function calls committed.
system.cpu0.commit.int_insts                231988487                       # Number of committed integer instructions.
system.cpu0.commit.loads                     23476554                       # Number of loads committed
system.cpu0.commit.membars                     524888                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       524897      0.22%      0.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       184458207     75.56%     75.77% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          18424      0.01%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           32816      0.01%     75.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       7340032      3.01%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp      11010054      4.51%     83.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       3932176      1.61%     84.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      3670016      1.50%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       23476830      9.62%     96.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9396761      3.85%     99.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       262166      0.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        244122416                       # Class of committed instruction
system.cpu0.commit.refs                      33135786                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  243860003                       # Number of Instructions Simulated
system.cpu0.committedOps                    244122416                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.908973                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.908973                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            158464956                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6053334                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            50285937                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             402786797                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                74887357                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                218588284                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7065747                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12273415                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5462650                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77693463                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 55484038                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    387444793                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               465943                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     458268153                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 166                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          306                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26235432                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.166895                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          63905901                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          62279993                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.984417                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         464468994                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.987215                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.284631                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               208732963     44.94%     44.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               149242524     32.13%     77.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                58931047     12.69%     89.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22916963      4.93%     94.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8917447      1.92%     96.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7381153      1.59%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 8336915      1.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1613      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8369      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           464468994                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 56552516                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                17646866                       # number of floating regfile writes
system.cpu0.idleCycles                        1053185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7709682                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                54215076                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.733892                       # Inst execution rate
system.cpu0.iew.exec_refs                    51541203                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12971977                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              144674228                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             39903449                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            263238                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1929040                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16110740                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          371700079                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             38569226                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6781134                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            341643133                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                760364                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               474043                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7065747                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2354085                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        25474                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1265112                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         8331                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1160                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          328                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16426895                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6451508                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1160                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       316193                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7393489                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                261967704                       # num instructions consuming a value
system.cpu0.iew.wb_count                    339291310                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.820363                       # average fanout of values written-back
system.cpu0.iew.wb_producers                214908631                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.728840                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     339706854                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               392493765                       # number of integer regfile reads
system.cpu0.int_regfile_writes              259736589                       # number of integer regfile writes
system.cpu0.ipc                              0.523842                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.523842                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           525090      0.15%      0.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            262642540     75.38%     75.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               18560      0.01%     75.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                33039      0.01%     75.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            8504611      2.44%     77.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp           15532047      4.46%     82.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            4702305      1.35%     83.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4248217      1.22%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            38918895     11.17%     96.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12975025      3.72%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         323902      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             348424268                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               33311808                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           66622927                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     33178802                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          41572577                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2087845                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005992                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1965003     94.12%     94.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  8930      0.43%     94.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  16020      0.77%     95.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  246      0.01%     95.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  400      0.02%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   37      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     95.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 91556      4.39%     99.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5647      0.27%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             316675215                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1098417910                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    306112508                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        457705858                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 370911832                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                348424268                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             788247                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      127577659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1635463                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           454                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     38930820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    464468994                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.750156                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.142572                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          262256619     56.46%     56.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          117414379     25.28%     81.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           54412190     11.71%     93.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           13157776      2.83%     96.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8555485      1.84%     98.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5260382      1.13%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2049437      0.44%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1010099      0.22%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             352627      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      464468994                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.748459                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2328364                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          794792                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            39903449                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16110740                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               49857698                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              25952286                       # number of misc regfile writes
system.cpu0.numCycles                       465522179                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                       90465                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              152171308                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            200377664                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4625599                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                87951955                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                832882                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                38886                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            513893756                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             390006241                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          315658542                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                209912556                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                489577                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7065747                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7347006                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               115280873                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         58343038                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       455550718                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         20422                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               551                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10339431                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           550                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   816387374                       # The number of ROB reads
system.cpu0.rob.rob_writes                  762046754                       # The number of ROB writes
system.cpu0.timesIdled                          15570                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  142                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.491696                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3717881                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3853058                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           649683                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4920418                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             43592                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          51390                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7798                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5980417                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4668                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        262264                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           619918                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   3413592                       # Number of branches committed
system.cpu1.commit.bw_lim_events                84583                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         787041                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5739604                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            14279759                       # Number of instructions committed
system.cpu1.commit.committedOps              14542085                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    116415601                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.124915                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.571703                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    108838788     93.49%     93.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3966909      3.41%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1494345      1.28%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1411721      1.21%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       468761      0.40%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       114419      0.10%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        25005      0.02%     99.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11070      0.01%     99.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        84583      0.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    116415601                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               60480                       # Number of function calls committed.
system.cpu1.commit.int_insts                 13491860                       # Number of committed integer instructions.
system.cpu1.commit.loads                      3733980                       # Number of loads committed
system.cpu1.commit.membars                     524542                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       524542      3.61%      3.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8699563     59.82%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3996238     27.48%     90.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1321050      9.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         14542085                       # Class of committed instruction
system.cpu1.commit.refs                       5317312                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   14279759                       # Number of Instructions Simulated
system.cpu1.committedOps                     14542085                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.250978                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.250978                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            100582574                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                30463                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3434842                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              22703643                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3639484                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 11829442                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                620310                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                54592                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               791229                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5980417                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2814352                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    113648618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               190766                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23775824                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1300150                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050758                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3164345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3761473                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.201794                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         117463039                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.204647                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.601409                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100955048     85.95%     85.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                11643204      9.91%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3218296      2.74%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1001077      0.85%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  345635      0.29%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  239534      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   52753      0.04%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1219      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6273      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           117463039                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu1.idleCycles                         358940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              644382                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4084336                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.154063                       # Inst execution rate
system.cpu1.iew.exec_refs                     6374073                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1959098                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               93558970                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              4951868                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            262762                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           572387                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2318109                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           20279693                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              4414975                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           775442                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             18152011                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                121836                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               255775                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                620310                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               786239                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12848                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          152394                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6399                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          822                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          310                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1217888                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       734777                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           822                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       298993                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        345389                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  8502150                       # num instructions consuming a value
system.cpu1.iew.wb_count                     17754917                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.778590                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  6619686                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.150693                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      17777186                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                22810869                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11507701                       # number of integer regfile writes
system.cpu1.ipc                              0.121198                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.121198                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           524626      2.77%      2.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             11748509     62.07%     64.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 655      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4875836     25.76%     90.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1777755      9.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             24      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18927453                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 90                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     133942                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007077                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  44289     33.07%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 84541     63.12%     96.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5106      3.81%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              18536721                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         155496745                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     17754887                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         26017677                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  19492341                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 18927453                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             787352                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5737607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            44948                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           311                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2993831                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    117463039                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.161135                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.546696                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          104755767     89.18%     89.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8742750      7.44%     96.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2467969      2.10%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             976248      0.83%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             386471      0.33%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              56944      0.05%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              56683      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              12337      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               7870      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      117463039                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.160645                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2271546                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          749811                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             4951868                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2318109                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     84                       # number of misc regfile reads
system.cpu1.numCycles                       117821979                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   347786320                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               97865968                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              9312765                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2267243                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4277207                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                196833                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1343                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             27934289                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              21805754                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           13704119                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11741193                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                264311                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                620310                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2949451                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4391354                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        27934271                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          8910                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               306                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3947044                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           301                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136612200                       # The number of ROB reads
system.cpu1.rob.rob_writes                   41611753                       # The number of ROB writes
system.cpu1.timesIdled                           7387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.631886                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3451681                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3647482                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           605855                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4594060                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             42663                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          50474                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            7811                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5558663                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4668                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        262272                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           577123                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3220222                       # Number of branches committed
system.cpu2.commit.bw_lim_events                81707                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         787056                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        5220666                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            13665711                       # Number of instructions committed
system.cpu2.commit.committedOps              13928057                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    114850112                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.121272                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.564023                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    107593629     93.68%     93.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3805526      3.31%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1424576      1.24%     98.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1349357      1.17%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       449070      0.39%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       112743      0.10%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        22871      0.02%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        10633      0.01%     99.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        81707      0.07%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    114850112                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               59003                       # Number of function calls committed.
system.cpu2.commit.int_insts                 12923108                       # Number of committed integer instructions.
system.cpu2.commit.loads                      3592203                       # Number of loads committed
system.cpu2.commit.membars                     524570                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       524570      3.77%      3.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8295202     59.56%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3854469     27.67%     91.00% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1253124      9.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         13928057                       # Class of committed instruction
system.cpu2.commit.refs                       5107617                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   13665711                       # Number of Instructions Simulated
system.cpu2.committedOps                     13928057                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              8.500905                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        8.500905                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            100122251                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                29218                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3196100                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21410176                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3385303                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10952421                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                577477                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                53287                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               772934                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5558663                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2606763                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    112256082                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               173946                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      22371133                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1212418                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.047849                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2948065                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3494344                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.192571                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         115810386                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.195438                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.591358                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               100341141     86.64%     86.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                10834593      9.36%     96.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3091160      2.67%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  923501      0.80%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  329417      0.28%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  229419      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   53249      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1126      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    6780      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           115810386                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu2.idleCycles                         360527                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              599428                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3823557                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.148147                       # Inst execution rate
system.cpu2.iew.exec_refs                     6079548                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1862603                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               93243029                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              4694403                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            262754                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           532643                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2186923                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           19146955                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              4216945                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           718620                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             17210341                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                108532                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               257293                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                577477                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               771579                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        11980                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          145166                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         6044                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          768                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          340                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1102200                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       671509                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           768                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       277574                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        321854                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  8198728                       # num instructions consuming a value
system.cpu2.iew.wb_count                     16846597                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.780942                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  6402730                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.145016                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      16864825                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                21651360                       # number of integer regfile reads
system.cpu2.int_regfile_writes               10952012                       # number of integer regfile writes
system.cpu2.ipc                              0.117635                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.117635                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           524642      2.93%      2.93% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11067139     61.73%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 654      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4661590     26.00%     90.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1674862      9.34%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             26      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              17928961                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                101                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                44                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     129464                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007221                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  43026     33.23%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 81770     63.16%     96.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 4659      3.60%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                5      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17533730                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151839345                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     16846567                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24366193                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18359576                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 17928961                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             787379                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        5218897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41674                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           323                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2707968                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    115810386                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.154813                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.538007                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          103813288     89.64%     89.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8224121      7.10%     96.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2345077      2.02%     98.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             923631      0.80%     99.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             378220      0.33%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              52626      0.05%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              53908      0.05%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              11785      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               7730      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      115810386                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.154333                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2165669                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          698190                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             4694403                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2186923                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     72                       # number of misc regfile reads
system.cpu2.numCycles                       116170913                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   349436984                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               97585906                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              8959265                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2149847                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3957233                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                177641                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1150                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26359059                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              20573373                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12987397                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10869338                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                219064                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                577477                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2813425                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 4028132                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26359041                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7007                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               282                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3901295                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           281                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   133916816                       # The number of ROB reads
system.cpu2.rob.rob_writes                   39258695                       # The number of ROB writes
system.cpu2.timesIdled                           7685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.506473                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3405399                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3603350                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           598380                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4532326                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             41617                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          49707                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            8090                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5484690                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         4599                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        262254                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           569395                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3188538                       # Number of branches committed
system.cpu3.commit.bw_lim_events                78860                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         787006                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        5135564                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            13558121                       # Number of instructions committed
system.cpu3.commit.committedOps              13820439                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    114644414                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.120550                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.561841                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    107437514     93.71%     93.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3782581      3.30%     97.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1413098      1.23%     98.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1340656      1.17%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       444882      0.39%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       112553      0.10%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        23369      0.02%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        10901      0.01%     99.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        78860      0.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    114644414                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               58927                       # Number of function calls committed.
system.cpu3.commit.int_insts                 12820744                       # Number of committed integer instructions.
system.cpu3.commit.loads                      3568886                       # Number of loads committed
system.cpu3.commit.membars                     524539                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       524539      3.80%      3.80% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         8226437     59.52%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3831134     27.72%     91.04% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1237637      8.96%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         13820439                       # Class of committed instruction
system.cpu3.commit.refs                       5068795                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   13558121                       # Number of Instructions Simulated
system.cpu3.committedOps                     13820439                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              8.553739                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        8.553739                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            100083910                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                29699                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3155392                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21184203                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3356591                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 10811518                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                569780                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                52806                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               768777                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5484690                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2582040                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    112061596                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               171240                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      22118425                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1197530                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.047293                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2930214                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3447016                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.190721                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         115590576                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.193623                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.589282                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               100300434     86.77%     86.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                10709296      9.26%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3052852      2.64%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  911168      0.79%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  327774      0.28%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  227648      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   53491      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1079      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    6834      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           115590576                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu3.idleCycles                         382050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              591126                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3781317                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.147032                       # Inst execution rate
system.cpu3.iew.exec_refs                     6026586                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1842966                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               93241606                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4649534                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            262734                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           524067                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2161349                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18953973                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4183620                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           705668                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17051732                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                108649                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               205247                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                569780                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               719367                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        11663                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          143240                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         6030                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          861                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          337                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1080648                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       661440                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           861                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       273614                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        317512                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  8138199                       # num instructions consuming a value
system.cpu3.iew.wb_count                     16689264                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.781936                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  6363547                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.143907                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      16707231                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21444863                       # number of integer regfile reads
system.cpu3.int_regfile_writes               10856509                       # number of integer regfile writes
system.cpu3.ipc                              0.116908                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.116908                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           524611      2.95%      2.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10953920     61.69%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 652      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.64% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4624260     26.04%     90.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1653881      9.31%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             28      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17757400                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                44                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     127716                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007192                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  42277     33.10%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 81439     63.77%     96.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 3991      3.12%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                5      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17360450                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         151273071                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     16689234                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24087879                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18166656                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17757400                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             787317                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        5133533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            40083                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           311                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2664029                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    115590576                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.153623                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.535972                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          103705471     89.72%     89.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8150622      7.05%     96.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2319553      2.01%     98.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             914052      0.79%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             377538      0.33%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              51467      0.04%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              52558      0.05%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              11839      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               7476      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      115590576                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.153117                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          2152983                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          693445                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4649534                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2161349                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     72                       # number of misc regfile reads
system.cpu3.numCycles                       115972626                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   349635313                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               97554245                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              8898822                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2146991                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3921253                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                155644                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1200                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26074685                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              20360776                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           12865225                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10732291                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                238216                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                569780                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2803127                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3966403                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26074667                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          9880                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               289                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3886509                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           287                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   133521128                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38859046                       # The number of ROB writes
system.cpu3.timesIdled                           7896                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2856909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5613941                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       293020                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        97877                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3776264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2314339                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7577313                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2412216                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1440424                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1969232                       # Transaction distribution
system.membus.trans_dist::CleanEvict           787620                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              378                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            217                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1416035                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1416020                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1440424                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            34                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8470384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8470384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    308843264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               308843264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              558                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2857088                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2857088    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2857088                       # Request fanout histogram
system.membus.respLayer1.occupancy        15155151250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14266662252                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 95                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3632319270.833333                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   24780594732.386387                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           47     97.92%     97.92% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      2.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        54000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 171734142500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    58454996000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 174351325000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2594625                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2594625                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2594625                       # number of overall hits
system.cpu2.icache.overall_hits::total        2594625                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        12138                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         12138                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        12138                       # number of overall misses
system.cpu2.icache.overall_misses::total        12138                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    443865000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    443865000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    443865000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    443865000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2606763                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2606763                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2606763                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2606763                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004656                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004656                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004656                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004656                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 36568.215522                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36568.215522                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 36568.215522                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36568.215522                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          194                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    64.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         9793                       # number of writebacks
system.cpu2.icache.writebacks::total             9793                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2313                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2313                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2313                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2313                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         9825                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         9825                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         9825                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         9825                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    347590000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    347590000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    347590000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    347590000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003769                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003769                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003769                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003769                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 35378.117048                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 35378.117048                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 35378.117048                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 35378.117048                       # average overall mshr miss latency
system.cpu2.icache.replacements                  9793                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2594625                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2594625                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        12138                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        12138                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    443865000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    443865000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2606763                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2606763                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004656                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004656                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 36568.215522                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36568.215522                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2313                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2313                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         9825                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         9825                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    347590000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    347590000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003769                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003769                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 35378.117048                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 35378.117048                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.211006                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2548028                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             9793                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           260.188706                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        369578000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.211006                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.975344                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.975344                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5223351                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5223351                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4585088                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4585088                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4585088                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4585088                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       679295                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        679295                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       679295                       # number of overall misses
system.cpu2.dcache.overall_misses::total       679295                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  62115923531                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  62115923531                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  62115923531                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  62115923531                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5264383                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5264383                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5264383                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5264383                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.129036                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.129036                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.129036                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.129036                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 91441.749948                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91441.749948                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 91441.749948                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91441.749948                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       764771                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       338225                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            10456                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2141                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    73.141832                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   157.975245                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       554162                       # number of writebacks
system.cpu2.dcache.writebacks::total           554162                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       343170                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       343170                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       343170                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       343170                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       336125                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       336125                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       336125                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       336125                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  31485431476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  31485431476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  31485431476                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  31485431476                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.063849                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063849                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.063849                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063849                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 93671.793160                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93671.793160                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 93671.793160                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93671.793160                       # average overall mshr miss latency
system.cpu2.dcache.replacements                554162                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3542987                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3542987                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       468396                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       468396                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  40552536000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  40552536000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4011383                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4011383                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.116767                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.116767                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86577.460098                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86577.460098                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       273947                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       273947                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       194449                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       194449                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16139754000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16139754000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.048474                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.048474                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 83002.504513                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83002.504513                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1042101                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1042101                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       210899                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       210899                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  21563387531                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  21563387531                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1253000                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1253000                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.168315                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.168315                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 102245.091399                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 102245.091399                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        69223                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        69223                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       141676                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       141676                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  15345677476                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15345677476                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.113069                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.113069                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 108315.293176                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 108315.293176                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          122                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          122                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           73                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           73                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2112000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2112000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.374359                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.374359                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 28931.506849                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 28931.506849                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           41                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           41                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           32                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       218000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       218000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.164103                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.164103                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6812.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6812.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           71                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           49                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       277500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       277500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          120                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          120                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.408333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.408333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5663.265306                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5663.265306                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           47                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       233500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       233500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.391667                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.391667                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4968.085106                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4968.085106                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        56000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        56000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        53000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        53000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         9097                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           9097                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       253175                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       253175                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  23502316500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  23502316500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       262272                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       262272                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.965315                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.965315                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 92830.320924                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 92830.320924                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       253175                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       253175                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  23249141500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  23249141500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.965315                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.965315                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 91830.320924                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 91830.320924                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.168127                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5183489                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           589220                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.797205                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        369589500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.168127                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.942754                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.942754                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11643187                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11643187                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 77                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4472898051.282051                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   27489115820.631435                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           38     97.44%     97.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      2.56%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        68000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 171733869000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             39                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    58363297000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 174443024000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2569726                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2569726                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2569726                       # number of overall hits
system.cpu3.icache.overall_hits::total        2569726                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        12314                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12314                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        12314                       # number of overall misses
system.cpu3.icache.overall_misses::total        12314                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    453859500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    453859500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    453859500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    453859500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2582040                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2582040                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2582040                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2582040                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004769                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004769                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004769                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004769                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 36857.195063                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 36857.195063                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 36857.195063                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 36857.195063                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         9962                       # number of writebacks
system.cpu3.icache.writebacks::total             9962                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2320                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2320                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2320                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2320                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         9994                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         9994                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         9994                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9994                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    361951500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    361951500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    361951500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    361951500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003871                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003871                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003871                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003871                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 36216.880128                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 36216.880128                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 36216.880128                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 36216.880128                       # average overall mshr miss latency
system.cpu3.icache.replacements                  9962                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2569726                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2569726                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        12314                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12314                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    453859500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    453859500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2582040                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2582040                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004769                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004769                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 36857.195063                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 36857.195063                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2320                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2320                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         9994                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         9994                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    361951500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    361951500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003871                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003871                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 36216.880128                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 36216.880128                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.947992                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2522731                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             9962                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           253.235394                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        377018000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.947992                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.998375                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998375                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5174074                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5174074                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4544762                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4544762                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4544762                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4544762                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       672481                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        672481                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       672481                       # number of overall misses
system.cpu3.dcache.overall_misses::total       672481                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  61091059377                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  61091059377                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  61091059377                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  61091059377                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5217243                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5217243                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5217243                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5217243                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.128896                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.128896                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.128896                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.128896                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 90844.290585                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 90844.290585                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 90844.290585                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 90844.290585                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       755444                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       263035                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10637                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1725                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    71.020400                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   152.484058                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       554058                       # number of writebacks
system.cpu3.dcache.writebacks::total           554058                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       336425                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       336425                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       336425                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       336425                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       336056                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       336056                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       336056                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       336056                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  31462762980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  31462762980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  31462762980                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  31462762980                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.064413                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064413                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.064413                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064413                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 93623.571607                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93623.571607                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 93623.571607                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93623.571607                       # average overall mshr miss latency
system.cpu3.dcache.replacements                554058                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3517421                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3517421                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       462308                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       462308                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  39600069500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  39600069500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      3979729                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3979729                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.116166                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.116166                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 85657.331260                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 85657.331260                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       267831                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       267831                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       194477                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       194477                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16116983000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16116983000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.048867                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.048867                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 82873.465757                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 82873.465757                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1027341                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1027341                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       210173                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       210173                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  21490989877                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  21490989877                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1237514                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1237514                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.169835                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.169835                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 102253.809371                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 102253.809371                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        68594                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        68594                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       141579                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       141579                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15345779980                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15345779980                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.114406                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.114406                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 108390.227223                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 108390.227223                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          131                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           55                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1505000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1505000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.295699                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.295699                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27363.636364                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27363.636364                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           36                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           19                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       126500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       126500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.102151                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.102151                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6657.894737                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6657.894737                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           70                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           63                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       537500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       537500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.473684                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.473684                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8531.746032                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8531.746032                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           61                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           61                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       477500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       477500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.458647                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.458647                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7827.868852                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7827.868852                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         9056                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           9056                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       253198                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       253198                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  23475123000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  23475123000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       262254                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       262254                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.965469                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.965469                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92714.488266                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92714.488266                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       253198                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       253198                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  23221925000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  23221925000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.965469                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.965469                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91714.488266                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91714.488266                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.655808                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5143105                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           589152                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.729674                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        377029500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.655808                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.989244                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989244                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11548811                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11548811                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        11308625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10387281.938144                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       874500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     25489500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   232761086500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED     45234500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     55462431                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        55462431                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     55462431                       # number of overall hits
system.cpu0.icache.overall_hits::total       55462431                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        21605                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         21605                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        21605                       # number of overall misses
system.cpu0.icache.overall_misses::total        21605                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1030946497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1030946497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1030946497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1030946497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     55484036                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     55484036                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     55484036                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     55484036                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000389                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000389                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000389                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000389                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 47717.958667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47717.958667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 47717.958667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47717.958667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2790                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18284                       # number of writebacks
system.cpu0.icache.writebacks::total            18284                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         3287                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3287                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         3287                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3287                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18318                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18318                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18318                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18318                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    883388498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    883388498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    883388498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    883388498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000330                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000330                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000330                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000330                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 48225.160935                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48225.160935                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 48225.160935                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48225.160935                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18284                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     55462431                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       55462431                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        21605                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        21605                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1030946497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1030946497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     55484036                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     55484036                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000389                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000389                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 47717.958667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47717.958667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         3287                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3287                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18318                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18318                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    883388498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    883388498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000330                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000330                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 48225.160935                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48225.160935                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999736                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           55480636                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18284                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3034.381755                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999736                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        110986388                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       110986388                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     39722531                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39722531                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     39722531                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39722531                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6862639                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6862639                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6862639                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6862639                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 319207354610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 319207354610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 319207354610                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 319207354610                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     46585170                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     46585170                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     46585170                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     46585170                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.147314                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.147314                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.147314                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.147314                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 46513.790775                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46513.790775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 46513.790775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46513.790775                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1204701                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       402019                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            23656                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2632                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.925812                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   152.742781                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2002952                       # number of writebacks
system.cpu0.dcache.writebacks::total          2002952                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5077226                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5077226                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5077226                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5077226                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1785413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1785413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1785413                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1785413                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  91754087302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  91754087302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  91754087302                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  91754087302                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.038326                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038326                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.038326                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038326                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 51390.959572                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51390.959572                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 51390.959572                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51390.959572                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2002952                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     30673911                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       30673911                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6514781                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6514781                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 288011928000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 288011928000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     37188692                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     37188692                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.175182                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.175182                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 44208.996127                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44208.996127                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4924097                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4924097                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1590684                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1590684                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  72650360500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  72650360500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.042773                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042773                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 45672.402878                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45672.402878                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9048620                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9048620                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       347858                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       347858                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31195426610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31195426610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9396478                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9396478                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.037020                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.037020                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 89678.623490                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 89678.623490                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       153129                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       153129                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       194729                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       194729                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  19103726802                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  19103726802                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.020724                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020724                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 98104.169394                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 98104.169394                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          274                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          274                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           64                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           64                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1690500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1690500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.189349                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.189349                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26414.062500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26414.062500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           43                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           43                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       936500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       936500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.062130                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.062130                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 44595.238095                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44595.238095                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          237                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          237                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           75                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       451000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       451000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          312                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          312                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.240385                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.240385                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6013.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6013.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           74                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           74                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       377000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       377000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.237179                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.237179                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5094.594595                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5094.594595                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9440                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9440                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       253002                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       253002                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  23491950000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  23491950000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       262442                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       262442                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.964030                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.964030                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 92852.823298                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 92852.823298                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       253002                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       253002                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  23238948000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  23238948000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.964030                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.964030                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 91852.823298                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 91852.823298                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.757557                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           41770793                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2038249                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.493469                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.757557                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992424                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992424                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         95734804                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        95734804                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9674                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              666312                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7111                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               51955                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7388                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               51142                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7439                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               51406                       # number of demand (read+write) hits
system.l2.demand_hits::total                   852427                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9674                       # number of overall hits
system.l2.overall_hits::.cpu0.data             666312                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7111                       # number of overall hits
system.l2.overall_hits::.cpu1.data              51955                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7388                       # number of overall hits
system.l2.overall_hits::.cpu2.data              51142                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7439                       # number of overall hits
system.l2.overall_hits::.cpu3.data              51406                       # number of overall hits
system.l2.overall_hits::total                  852427                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              8643                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1336667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            507423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2437                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            502952                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2555                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            502460                       # number of demand (read+write) misses
system.l2.demand_misses::total                2865643                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             8643                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1336667                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2506                       # number of overall misses
system.l2.overall_misses::.cpu1.data           507423                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2437                       # number of overall misses
system.l2.overall_misses::.cpu2.data           502952                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2555                       # number of overall misses
system.l2.overall_misses::.cpu3.data           502460                       # number of overall misses
system.l2.overall_misses::total               2865643                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    745401500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 104596598000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    249985500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  53495151500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    246992000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53060123500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    260566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53008861500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     265663679500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    745401500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 104596598000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    249985500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  53495151500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    246992000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53060123500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    260566000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53008861500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    265663679500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18317                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2002979                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9617                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          559378                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            9825                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          554094                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            9994                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          553866                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3718070                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18317                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2002979                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9617                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         559378                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           9825                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         554094                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           9994                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         553866                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3718070                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.471857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.667339                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.260580                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.907120                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.248041                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.907702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.255653                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.907187                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.770734                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.471857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.667339                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.260580                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.907120                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.248041                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.907702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.255653                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.907187                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.770734                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86243.376143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 78251.799438                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99754.788508                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105425.161059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101350.841198                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 105497.390407                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101982.778865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 105498.669546                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92706.481407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86243.376143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 78251.799438                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99754.788508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105425.161059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101350.841198                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 105497.390407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101982.778865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 105498.669546                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92706.481407                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1969232                       # number of writebacks
system.l2.writebacks::total                   1969232                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            178                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2034                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           2033                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            359                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           2059                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            258                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1997                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                9196                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           178                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2034                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          2033                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           359                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          2059                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           258                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1997                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               9196                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         8465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1334633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       505390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       500893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       500463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2856447                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         8465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1334633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       505390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       500893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       500463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2856447                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    647642001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  91145082002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    205999000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  48337332500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    195850000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  47946482000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    216583500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  47902715000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 236597686003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    647642001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  91145082002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    205999000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  48337332500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    195850000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  47946482000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    216583500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  47902715000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 236597686003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.462139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.666324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.231673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.903486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.211501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.903986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.229838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.903581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.768261                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.462139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.666324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.231673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.903486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.211501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.903986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.229838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.903581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.768261                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76508.210396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 68292.243637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92459.156194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95643.626704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94249.278152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95722.004500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94289.725729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 95716.796247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82829.363192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76508.210396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 68292.243637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92459.156194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95643.626704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94249.278152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95722.004500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94289.725729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 95716.796247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82829.363192                       # average overall mshr miss latency
system.l2.replacements                        5157530                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2528204                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2528204                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2528204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2528204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       985682                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           985682                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       985682                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       985682                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   51                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 31                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.761905                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.318182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.157895                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.378049                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11312.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5838.709677                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       319000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       143000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        60000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       102000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       624000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.761905                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.318182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.157895                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.378049                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19937.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20428.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20129.032258                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.475000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        81000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       137500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       120500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       380000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.475000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            25961                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            17079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            16919                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            16898                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 76857                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         386690                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         343663                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         342934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         342735                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1416022                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  41180379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  37721573500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  37655856000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37632587500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  154190396500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       412651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       360742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       359853                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       359633                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1492879                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.937087                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.952656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.952984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.953013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.948518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106494.555070                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109763.266630                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 109804.965387                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 109800.830087                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108889.831161                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       386690                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       343663                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       342934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       342735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1416022                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  37313478502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34284943500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34226516000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34205237500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140030175502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.937087                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.952656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.952984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.953013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.948518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96494.552489                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99763.266630                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99804.965387                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 99800.830087                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98889.830456                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9674                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7388                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              31612                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         8643                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2437                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16141                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    745401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    249985500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    246992000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    260566000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1502945000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18317                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9617                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         9825                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         9994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          47753                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.471857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.260580                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.248041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.255653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.338010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86243.376143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99754.788508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101350.841198                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101982.778865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93113.499783                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          178                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          278                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          359                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          258                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1073                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         8465                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2078                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15068                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    647642001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    205999000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    195850000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    216583500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1266074501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.462139                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.231673                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.211501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.229838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.315540                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76508.210396                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92459.156194                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94249.278152                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94289.725729                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84024.057672                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       640351                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        34876                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        34223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        34508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            743958                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       949977                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       163760                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       160018                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       159725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1433480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  63416218500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15773578000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  15404267500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  15376274000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 109970338000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1590328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       198636                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       194241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       194233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2177438                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.597347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.824423                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.823812                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.822337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.658333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 66755.530397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96321.311676                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 96265.841968                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 96267.171701                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76715.641655                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2034                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2033                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2059                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1997                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         8123                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       947943                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       161727                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       157959                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       157728                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1425357                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  53831603500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14052389000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  13719966000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  13697477500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  95301436000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.596068                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.814188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.813211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.812056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.654603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 56787.806334                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86889.566986                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 86857.766889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 86842.396404                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66861.450149                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              34                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            36                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.894737                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.944444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       328000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        98500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        76500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       153000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       656000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.894737                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19294.117647                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19700                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19125                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19125                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19294.117647                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999584                       # Cycle average of tags in use
system.l2.tags.total_refs                     7222705                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5157532                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.400419                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.152966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.090871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       31.451503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.036583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.123552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.032343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.041010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.032930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.037826                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.408640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.491430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.033180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.031891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.031841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  63014516                       # Number of tag accesses
system.l2.tags.data_accesses                 63014516                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        541696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      85416384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        142592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32344960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        132992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      32057152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        147008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      32029632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          182812416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       541696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       142592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       132992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       147008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        964288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    126030848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       126030848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           8464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1334631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         505390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         500893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         500463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2856444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1969232                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1969232                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2326810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        366898904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           612492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        138935059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           571256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        137698804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           631461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        137580594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             785255380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2326810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       612492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       571256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       631461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4142018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      541354923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            541354923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      541354923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2326810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       366898904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          612492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       138935059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          571256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       137698804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          631461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       137580594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1326610303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1966596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      8464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    953183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    493543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    489240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    488889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002037313250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       119465                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       119465                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5720141                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1852796                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2856444                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1969232                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2856444                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1969232                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 416522                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2636                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             74719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             80728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             79641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            209534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            179822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            190629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            180892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            230317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            380511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            332491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           104749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            81655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            84817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            75105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            77982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            76330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             66813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             71031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            105052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            127650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            146890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            173466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            343439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            345578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            67830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            69833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68217                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  76303297750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12199610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122051835250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31272.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50022.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1229286                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1338185                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2856444                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1969232                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  901587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  641694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  507056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  267828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   62573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   22629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   11632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 121677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 134025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 135837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 139293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 139536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 139786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 140649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 133483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 130616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 128812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 126107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 124500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 127294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1839007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    153.350411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.125755                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.682376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1265409     68.81%     68.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       331670     18.04%     86.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77546      4.22%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32296      1.76%     92.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20172      1.10%     93.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13475      0.73%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10175      0.55%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8045      0.44%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        80219      4.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1839007                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       119465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.423321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.449742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     98.218499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       119464    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        119465                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       119465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.461482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.436504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.937024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            94205     78.86%     78.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1513      1.27%     80.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18810     15.75%     95.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4046      3.39%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              685      0.57%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              143      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               42      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        119465                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              156155008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                26657408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               125860544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               182812416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            126030848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       670.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       540.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    785.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    541.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  232806217500                       # Total gap between requests
system.mem_ctrls.avgGap                      48243.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       541696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     61003712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       142592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31586752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       132992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31311360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       147008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31288896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    125860544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2326809.674553466961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 262036321.599704325199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 612491.960645690560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 135678240.454648137093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 571255.966885881964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 134495317.246991753578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 631460.517775202519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 134398825.021593809128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 540623396.561470508575                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         8464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1334631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       505390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       500893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       500463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1969232                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    296107250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  39883601750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    111663250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27325222250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    107851500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  27117707000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    119380500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27090301750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5641769782250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34984.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29883.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50118.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54067.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     51901.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     54138.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51972.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     54130.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2864959.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6452489400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3429552885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8665389600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5916734280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      18377121360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      95941607700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8604694560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       147387589785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        633.091014                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  21435400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7773740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 203597181000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6678127680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3549478680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8755653480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4348766340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      18377121360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      67422296670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32620956480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       141752400690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.885532                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  84112038750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7773740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 140920542250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      3856291700                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25595200260.697674                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           44     97.78%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      2.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 171734202500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    59273194500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 173533126500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2802341                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2802341                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2802341                       # number of overall hits
system.cpu1.icache.overall_hits::total        2802341                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12011                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12011                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12011                       # number of overall misses
system.cpu1.icache.overall_misses::total        12011                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    451052500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    451052500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    451052500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    451052500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2814352                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2814352                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2814352                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2814352                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004268                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004268                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004268                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004268                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 37553.284489                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 37553.284489                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 37553.284489                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 37553.284489                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          136                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9585                       # number of writebacks
system.cpu1.icache.writebacks::total             9585                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2394                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2394                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2394                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2394                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9617                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9617                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9617                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9617                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    347020500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    347020500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    347020500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    347020500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003417                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003417                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003417                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003417                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 36084.069876                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36084.069876                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 36084.069876                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36084.069876                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9585                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2802341                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2802341                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12011                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12011                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    451052500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    451052500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2814352                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2814352                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004268                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004268                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 37553.284489                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 37553.284489                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2394                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2394                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9617                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9617                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    347020500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    347020500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003417                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003417                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 36084.069876                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36084.069876                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.474322                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2775760                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9585                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           289.594158                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        362242000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.474322                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.952323                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.952323                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5638321                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5638321                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4809801                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4809801                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4809801                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4809801                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       704046                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        704046                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       704046                       # number of overall misses
system.cpu1.dcache.overall_misses::total       704046                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  64144893645                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  64144893645                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  64144893645                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  64144893645                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5513847                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5513847                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5513847                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5513847                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.127687                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.127687                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.127687                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.127687                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91108.952604                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91108.952604                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91108.952604                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91108.952604                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       796381                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       378202                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            10945                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2524                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.762083                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   149.842314                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       559179                       # number of writebacks
system.cpu1.dcache.writebacks::total           559179                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       362889                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       362889                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       362889                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       362889                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       341157                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       341157                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       341157                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       341157                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  31948866499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  31948866499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  31948866499                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  31948866499                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.061873                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061873                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.061873                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061873                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93648.573821                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93648.573821                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93648.573821                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93648.573821                       # average overall mshr miss latency
system.cpu1.dcache.replacements                559179                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3701848                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3701848                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       491082                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       491082                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  42429079000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  42429079000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4192930                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4192930                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.117121                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.117121                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86399.173661                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86399.173661                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       292233                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       292233                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       198849                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       198849                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  16525191500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16525191500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.047425                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047425                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83104.222299                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83104.222299                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1107953                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1107953                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       212964                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       212964                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  21715814645                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21715814645                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1320917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1320917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.161224                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.161224                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101969.415699                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101969.415699                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        70656                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        70656                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       142308                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       142308                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  15423674999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15423674999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.107734                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.107734                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108382.346734                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108382.346734                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          134                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          134                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           62                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1113000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1113000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.316327                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.316327                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 17951.612903                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17951.612903                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           38                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           24                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.122449                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.122449                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           76                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           63                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       460500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       460500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.453237                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.453237                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7309.523810                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7309.523810                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           63                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           63                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       400500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       400500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.453237                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.453237                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6357.142857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6357.142857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        26500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        26500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        23500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        23500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9060                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9060                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       253204                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       253204                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  23495949000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  23495949000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       262264                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       262264                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.965455                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.965455                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92794.541160                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92794.541160                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       253204                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       253204                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  23242745000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  23242745000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.965455                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.965455                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91794.541160                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91794.541160                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.154053                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5413322                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           594271                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.109181                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        362253500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.154053                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.942314                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942314                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12147194                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12147194                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 232806321000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2226130                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4497436                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1189683                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3188298                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             427                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           238                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            665                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1632586                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1632586                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         47753                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2178379                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           36                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           36                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        54917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      6044462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        28819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1713022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        29443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1697645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        29950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1697282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11295540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2342400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    256377792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1228928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71586432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1255552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70927168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1277184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     70905728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              475901184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5298728                       # Total snoops (count)
system.tol2bus.snoopTraffic                 135032768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9016956                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.337708                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.560171                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6253398     69.35%     69.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2583293     28.65%     98.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 102529      1.14%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  54199      0.60%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  23537      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9016956                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7506548989                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         885432426                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          14929046                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         885294539                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          15136665                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3059027927                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27578770                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         892987502                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14576632                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               633815214000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61006                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    61092                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12889.04                       # Real time elapsed on the host
host_tick_rate                               31112384                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   786308322                       # Number of instructions simulated
sim_ops                                     787411355                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.401009                       # Number of seconds simulated
sim_ticks                                401008893000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.573690                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               21663241                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            21755989                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           723808                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22284891                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             37525                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          47014                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9489                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22640532                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6912                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         12706                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           716730                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  17595757                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1308864                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          43288                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       14477773                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           125918512                       # Number of instructions committed
system.cpu0.commit.committedOps             125931128                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    784920113                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.160438                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.935966                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    751605113     95.76%     95.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     14198916      1.81%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1498045      0.19%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       623693      0.08%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       494902      0.06%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       472659      0.06%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     10974219      1.40%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3743702      0.48%     99.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1308864      0.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    784920113                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  38286773                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               80194                       # Number of function calls committed.
system.cpu0.commit.int_insts                106421326                       # Number of committed integer instructions.
system.cpu0.commit.loads                     34994054                       # Number of loads committed
system.cpu0.commit.membars                      23615                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        24098      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68925682     54.73%     54.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6500      0.01%     54.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             796      0.00%     54.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      17111114     13.59%     68.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     68.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1773243      1.41%     69.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       453590      0.36%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        589873      0.47%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       591285      0.47%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18486810     14.68%     85.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        200469      0.16%     85.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     16519950     13.12%     99.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1247252      0.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        125931128                       # Class of committed instruction
system.cpu0.commit.refs                      36454481                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  125918512                       # Number of Instructions Simulated
system.cpu0.committedOps                    125931128                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.314561                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.314561                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            748240585                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7141                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19331789                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             146156207                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 8394574                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 17732447                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                743270                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                12066                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             12070857                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22640532                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2361679                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    782107271                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                25374                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     162579949                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1500702                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.028474                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4323990                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          21700766                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.204472                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         787181733                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.206558                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.622902                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               675680054     85.84%     85.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                86932197     11.04%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3465629      0.44%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                19001940      2.41%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  489849      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25339      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1472020      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  106642      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8063      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           787181733                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 39619201                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                37508429                       # number of floating regfile writes
system.cpu0.idleCycles                        7938433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              742328                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18660785                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.346336                       # Inst execution rate
system.cpu0.iew.exec_refs                   182546350                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1487226                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              321203876                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             39108730                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             22206                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           353912                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1605756                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          140236117                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            181059124                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           632645                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            275378517                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2269146                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            259814265                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                743270                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            264986667                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     13657161                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           23751                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          157                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        26308                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4114676                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       145329                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         26308                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       205737                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        536591                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                106951684                       # num instructions consuming a value
system.cpu0.iew.wb_count                    129817954                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.875997                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 93689369                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.163268                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     129946503                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               290218575                       # number of integer regfile reads
system.cpu0.int_regfile_writes               72336554                       # number of integer regfile writes
system.cpu0.ipc                              0.158364                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.158364                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            26475      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             72172760     26.15%     26.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6597      0.00%     26.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  804      0.00%     26.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           17220220      6.24%     32.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                500      0.00%     32.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2081420      0.75%     33.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            454200      0.16%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             589873      0.21%     33.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            607867      0.22%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           109947336     39.83%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             205838      0.07%     73.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       71426217     25.88%     99.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1271054      0.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             276011161                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              105550697                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          199280178                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     38778552                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          47067753                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40759642                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.147674                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1375354      3.37%      3.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      3.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  104      0.00%      3.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1864      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  19      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              2834336      6.95%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 599      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              27477671     67.41%     77.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7270      0.02%     77.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          9062302     22.23%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             122      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             211193631                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1181223169                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91039402                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107499661                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 140185799                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                276011161                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              50318                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       14304992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           539649                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          7030                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14348657                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    787181733                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.350632                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.141379                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          696329630     88.46%     88.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           26982277      3.43%     91.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           13551955      1.72%     93.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8397308      1.07%     94.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           22966879      2.92%     97.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           13637979      1.73%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2317593      0.29%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1214815      0.15%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1783297      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      787181733                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.347131                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           641956                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          408620                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            39108730                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1605756                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               39792531                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              20519571                       # number of misc regfile writes
system.cpu0.numCycles                       795120166                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6897758                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              611881479                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            106913569                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              37094893                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12920279                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             118935649                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               741920                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            202729378                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             142829330                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          121482361                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 22925181                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                515553                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                743270                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            138427648                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                14568797                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         44654741                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       158074637                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        283876                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7634                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 80610753                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7467                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   923992798                       # The number of ROB reads
system.cpu0.rob.rob_writes                  283081461                       # The number of ROB writes
system.cpu0.timesIdled                          78862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2373                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.756850                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21587913                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            21640532                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           704963                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22137958                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             21715                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          23936                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2221                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22442702                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1494                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         12188                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           699895                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17440134                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1285299                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          41967                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14346359                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           125081503                       # Number of instructions committed
system.cpu1.commit.committedOps             125095249                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    782294991                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.159908                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.935832                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    749408595     95.80%     95.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13949001      1.78%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1421683      0.18%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       577356      0.07%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       463761      0.06%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       464088      0.06%     97.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     10963518      1.40%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      3761690      0.48%     99.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1285299      0.16%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    782294991                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  38266626                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               45434                       # Number of function calls committed.
system.cpu1.commit.int_insts                105603832                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34822022                       # Number of loads committed
system.cpu1.commit.membars                      24993                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        24993      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        68439920     54.71%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            252      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      17106586     13.67%     68.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1766752      1.41%     69.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       450670      0.36%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       588248      0.47%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       18313704     14.64%     85.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         49434      0.04%     85.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     16520506     13.21%     99.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1244040      0.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        125095249                       # Class of committed instruction
system.cpu1.commit.refs                      36127684                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  125081503                       # Number of Instructions Simulated
system.cpu1.committedOps                    125095249                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.281592                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.281592                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            747673306                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5113                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19249597                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145139531                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6990211                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17063971                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                724780                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13978                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             12073236                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22442702                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2233432                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    780992070                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                16675                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     161516212                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1459696                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.028564                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2803586                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21609628                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.205567                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         784525504                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.205911                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.621183                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               673637543     85.87%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86509588     11.03%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3381141      0.43%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                18960165      2.42%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  461347      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   14657      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1457283      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  102741      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1039      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           784525504                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 39593101                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                37491613                       # number of floating regfile writes
system.cpu1.idleCycles                        1185413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              724455                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18494348                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.348935                       # Inst execution rate
system.cpu1.iew.exec_refs                   181878968                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1330857                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              320138076                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             38901712                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             20008                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           349428                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1444978                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139268670                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            180548111                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           617463                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            274162183                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2256103                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            260623963                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                724780                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            265763107                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     13629438                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18153                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        25357                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4079690                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       139316                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         25357                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       194393                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        530062                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                106617592                       # num instructions consuming a value
system.cpu1.iew.wb_count                    128931146                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.876558                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 93456545                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.164095                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     129057333                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               288758813                       # number of integer regfile reads
system.cpu1.int_regfile_writes               71765877                       # number of integer regfile writes
system.cpu1.ipc                              0.159195                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.159195                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            26601      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             71638144     26.07%     26.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 258      0.00%     26.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     26.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           17216829      6.27%     32.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     32.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2073152      0.75%     33.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            451288      0.16%     33.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     33.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             589824      0.21%     33.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            604968      0.22%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           109469848     39.84%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              51644      0.02%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       71388738     25.98%     99.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1268032      0.46%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             274779646                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              105490647                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          199161963                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     38757815                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          47001008                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   40682947                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.148057                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1379976      3.39%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   94      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 2128      0.01%      3.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  21      0.00%      3.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              2836108      6.97%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 626      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     10.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              27405146     67.36%     77.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    9      0.00%     77.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          9058721     22.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             118      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             209945345                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1176143969                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90173331                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        106466440                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 139219461                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                274779646                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              49209                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14173421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           538189                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          7242                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14247330                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    784525504                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.350249                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.142035                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          694379905     88.51%     88.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26534795      3.38%     91.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13446916      1.71%     93.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8377320      1.07%     94.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           22850736      2.91%     97.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           13610001      1.73%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2314036      0.29%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1212466      0.15%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1799329      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      784525504                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.349721                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           637983                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          404316                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            38901712                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1444978                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               39767106                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              20502080                       # number of misc regfile writes
system.cpu1.numCycles                       785710917                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16172230                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              611352657                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106367398                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              36932273                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11499746                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             119195920                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               724270                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            201437053                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141835654                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          120815725                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 22280686                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                399041                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                724780                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            138472359                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14448327                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         44602396                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       156834657                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        195276                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6038                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 80682806                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6031                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   920441706                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281115603                       # The number of ROB writes
system.cpu1.timesIdled                          15193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.760758                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               21596185                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            21647976                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           707737                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22147423                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             21693                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          23968                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2275                       # Number of indirect misses.
system.cpu2.branchPred.lookups               22455265                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1387                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         12064                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           702658                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  17432186                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1281197                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          41507                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14404598                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           125026269                       # Number of instructions committed
system.cpu2.commit.committedOps             125039887                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    782551529                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.159785                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.935224                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    749655482     95.80%     95.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13964093      1.78%     97.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1419988      0.18%     97.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       574169      0.07%     97.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       473792      0.06%     97.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       465244      0.06%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     10980601      1.40%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3736963      0.48%     99.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1281197      0.16%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    782551529                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  38257899                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               45296                       # Number of function calls committed.
system.cpu2.commit.int_insts                105550185                       # Number of committed integer instructions.
system.cpu2.commit.loads                     34804877                       # Number of loads committed
system.cpu2.commit.membars                      24897                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        24897      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        68400926     54.70%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            256      0.00%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      17100258     13.68%     68.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       1770070      1.42%     69.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       451281      0.36%     70.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       589907      0.47%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       18306081     14.64%     85.76% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         49508      0.04%     85.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     16510860     13.20%     99.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1245699      1.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        125039887                       # Class of committed instruction
system.cpu2.commit.refs                      36112148                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  125026269                       # Number of Instructions Simulated
system.cpu2.committedOps                    125039887                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.287559                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.287559                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            748034148                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5099                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            19249175                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             145155281                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6977769                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 16962994                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                727421                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                12745                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             12087616                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   22455265                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2249277                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    781255288                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                16633                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     161607269                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1465000                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.028565                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2802160                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          21617878                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.205578                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         784789948                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.205957                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.621422                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               673860390     85.87%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                86533907     11.03%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3392036      0.43%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                18958627      2.42%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  461656      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   14168      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1463780      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  104172      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1212      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           784789948                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 39594578                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                37486126                       # number of floating regfile writes
system.cpu2.idleCycles                        1320086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              727351                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18490817                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.349113                       # Inst execution rate
system.cpu2.iew.exec_refs                   182179293                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1333626                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              319838220                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             38898837                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             19901                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           351758                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1448050                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          139270792                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            180845667                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           618707                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            274440870                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               2272228                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            260742115                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                727421                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            265900449                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     13653263                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           18177                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation        25452                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4093960                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       140779                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents         25452                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       196063                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        531288                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                106641030                       # num instructions consuming a value
system.cpu2.iew.wb_count                    128897537                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.876268                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 93446139                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163969                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     129023756                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               289016658                       # number of integer regfile reads
system.cpu2.int_regfile_writes               71738715                       # number of integer regfile writes
system.cpu2.ipc                              0.159044                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.159044                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            26324      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             71613887     26.04%     26.05% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 268      0.00%     26.05% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     26.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           17212520      6.26%     32.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     32.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2078776      0.76%     33.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            451905      0.16%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             589824      0.21%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            607031      0.22%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           109663553     39.87%     73.53% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              51953      0.02%     73.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       71492817     25.99%     99.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1270399      0.46%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             275059577                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              105595050                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          199378192                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     38754847                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          47032711                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   40741470                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.148119                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1383990      3.40%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   81      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1385      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  17      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              2815867      6.91%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 587      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              27465662     67.41%     77.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   40      0.00%     77.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          9073733     22.27%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             108      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             210179673                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1176812973                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     90142690                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        106494438                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 139221703                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                275059577                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              49089                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14230905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           540593                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          7582                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14297534                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    784789948                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.350488                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.142457                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          694584083     88.51%     88.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           26535906      3.38%     91.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           13439574      1.71%     93.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            8369999      1.07%     94.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           22903528      2.92%     97.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           13631415      1.74%     99.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2313973      0.29%     99.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1212259      0.15%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            1799211      0.23%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      784789948                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.349900                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           642892                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          406765                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            38898837                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1448050                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               39767264                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              20501340                       # number of misc regfile writes
system.cpu2.numCycles                       786110034                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15773408                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              611437204                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            106318208                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              37035831                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11480552                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             119442696                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               733235                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            201450208                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             141846391                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          120822095                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 22199985                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                346378                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                727421                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            138754230                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14503887                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         44625656                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       156824552                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        190556                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              5912                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 80854322                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          5902                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   920706549                       # The number of ROB reads
system.cpu2.rob.rob_writes                  281129221                       # The number of ROB writes
system.cpu2.timesIdled                          14941                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.762316                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               21576034                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            21627439                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           706744                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         22128869                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             21888                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          24591                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2703                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22435428                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1629                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         12187                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           701726                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  17416874                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1281866                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          41982                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14357769                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           124918444                       # Number of instructions committed
system.cpu3.commit.committedOps             124932094                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    782853330                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.159586                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.934579                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    749972696     95.80%     95.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13962646      1.78%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1425208      0.18%     97.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       571604      0.07%     97.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       473714      0.06%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       465743      0.06%     97.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     10973250      1.40%     99.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      3726603      0.48%     99.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1281866      0.16%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    782853330                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  38225493                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               45762                       # Number of function calls committed.
system.cpu3.commit.int_insts                105458760                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34773472                       # Number of loads committed
system.cpu3.commit.membars                      24859                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        24859      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        68340062     54.70%     54.72% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            260      0.00%     54.72% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      17083930     13.67%     68.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       1769958      1.42%     69.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       452091      0.36%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        589680      0.47%     70.65% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       589923      0.47%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       18291303     14.64%     85.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         49797      0.04%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     16494356     13.20%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1245555      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        124932094                       # Class of committed instruction
system.cpu3.commit.refs                      36081011                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  124918444                       # Number of Instructions Simulated
system.cpu3.committedOps                    124932094                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.293516                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.293516                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            748384515                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5085                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            19227455                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             145010438                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6959288                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16939695                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                726764                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13491                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             12076415                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22435428                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2237587                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    781558037                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                16430                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     161453608                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1463564                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.028537                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2796858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          21597922                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.205366                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         785086677                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.205684                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.620942                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               674247601     85.88%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                86467768     11.01%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3390526      0.43%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                18939185      2.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  462905      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   14932      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1460475      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  102049      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1236      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           785086677                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 39558200                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                37450233                       # number of floating regfile writes
system.cpu3.idleCycles                        1089529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              726505                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                18469957                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.348818                       # Inst execution rate
system.cpu3.iew.exec_refs                   182068297                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1333376                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              320476569                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             38857860                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             20360                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           346150                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1447617                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          139117989                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            180734921                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           618358                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            274232557                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               2272570                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            260304045                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                726764                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            265456882                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     13649131                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           18251                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation        25451                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4084388                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       140078                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents         25451                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       194839                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        531666                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                106610611                       # num instructions consuming a value
system.cpu3.iew.wb_count                    128764632                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.875846                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 93374497                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.163786                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     128890125                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               288792942                       # number of integer regfile reads
system.cpu3.int_regfile_writes               71662779                       # number of integer regfile writes
system.cpu3.ipc                              0.158894                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.158894                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            26558      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             71535391     26.03%     26.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 263      0.00%     26.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     26.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           17194239      6.26%     32.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     32.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2077404      0.76%     33.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            452668      0.16%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             589680      0.21%     33.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            606871      0.22%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           109595324     39.87%     73.52% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              52135      0.02%     73.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       71450059     26.00%     99.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1270003      0.46%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             274850915                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              105532584                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          199251484                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     38718486                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          46963781                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   40727200                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.148179                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1382198      3.39%      3.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  102      0.00%      3.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1494      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  10      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              2815836      6.91%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 659      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     10.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              27453322     67.41%     77.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   20      0.00%     77.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          9073418     22.28%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             141      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             210018973                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1176802910                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     90046146                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        106365552                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 139068366                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                274850915                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              49623                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14185895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           538687                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          7641                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     14266765                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    785086677                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.350090                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.141827                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          694947060     88.52%     88.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26514129      3.38%     91.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           13429727      1.71%     93.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            8367212      1.07%     94.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           22892687      2.92%     97.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           13611559      1.73%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2318623      0.30%     99.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1210025      0.15%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            1795655      0.23%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      785086677                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.349605                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           641371                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          406659                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            38857860                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1447617                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               39730441                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              20485582                       # number of misc regfile writes
system.cpu3.numCycles                       786176206                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15707093                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              611655533                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            106226029                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              37070282                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11460087                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             119482140                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               750327                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            201223770                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             141690342                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          120689717                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22169152                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                403894                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                726764                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            138856826                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14463688                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         44563395                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       156660375                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        218315                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6264                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 80762532                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6252                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   920850082                       # The number of ROB reads
system.cpu3.rob.rob_writes                  280814955                       # The number of ROB writes
system.cpu3.timesIdled                          14590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     54203141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     103424620                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      9047433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      5106989                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59382949                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     49093977                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    120437461                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       54200966                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           53922974                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       728903                       # Transaction distribution
system.membus.trans_dist::CleanEvict         48493035                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            12006                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4344                       # Transaction distribution
system.membus.trans_dist::ReadExReq            263356                       # Transaction distribution
system.membus.trans_dist::ReadExResp           262441                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      53922976                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    157610035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              157610035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3514516352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3514516352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14555                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          54202682                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                54202682    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            54202682                       # Request fanout histogram
system.membus.respLayer1.occupancy       276042402797                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             68.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        127351273805                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1634                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          818                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9724064.180929                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12937345.261056                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          818    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     69545000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            818                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   393054608500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7954284500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2232248                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2232248                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2232248                       # number of overall hits
system.cpu2.icache.overall_hits::total        2232248                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17029                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17029                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17029                       # number of overall misses
system.cpu2.icache.overall_misses::total        17029                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1120843500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1120843500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1120843500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1120843500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2249277                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2249277                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2249277                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2249277                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007571                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007571                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007571                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007571                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65819.689941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65819.689941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65819.689941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65819.689941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          247                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    30.875000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16015                       # number of writebacks
system.cpu2.icache.writebacks::total            16015                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1014                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1014                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1014                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1014                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16015                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16015                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16015                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16015                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1054230000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1054230000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1054230000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1054230000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.007120                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007120                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.007120                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007120                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 65827.661567                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65827.661567                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 65827.661567                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65827.661567                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16015                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2232248                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2232248                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17029                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17029                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1120843500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1120843500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2249277                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2249277                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007571                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007571                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65819.689941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65819.689941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1014                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1014                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16015                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16015                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1054230000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1054230000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.007120                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007120                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 65827.661567                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65827.661567                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2304685                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16047                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           143.620926                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4514569                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4514569                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13253327                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13253327                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13253327                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13253327                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     23970319                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      23970319                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     23970319                       # number of overall misses
system.cpu2.dcache.overall_misses::total     23970319                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 2062967357248                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2062967357248                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 2062967357248                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2062967357248                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     37223646                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     37223646                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     37223646                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37223646                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.643954                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.643954                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.643954                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.643954                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 86063.408553                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 86063.408553                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 86063.408553                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 86063.408553                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    674631883                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        76918                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         13752747                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1135                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    49.054337                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    67.769163                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     15013336                       # number of writebacks
system.cpu2.dcache.writebacks::total         15013336                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      8956151                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      8956151                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      8956151                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      8956151                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     15014168                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15014168                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     15014168                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15014168                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 1480674985912                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1480674985912                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 1480674985912                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1480674985912                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.403350                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.403350                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.403350                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.403350                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 98618.517251                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98618.517251                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 98618.517251                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98618.517251                       # average overall mshr miss latency
system.cpu2.dcache.replacements              15013335                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     12459849                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12459849                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     23471709                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     23471709                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 2028754764500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 2028754764500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     35931558                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     35931558                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.653234                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.653234                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86434.045535                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86434.045535                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8540175                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8540175                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     14931534                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     14931534                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 1473882081500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1473882081500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.415555                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.415555                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 98709.354411                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98709.354411                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       793478                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        793478                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       498610                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       498610                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  34212592748                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  34212592748                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1292088                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1292088                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.385895                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.385895                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 68615.937803                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 68615.937803                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       415976                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       415976                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        82634                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        82634                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   6792904412                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6792904412                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.063954                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.063954                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 82204.714912                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 82204.714912                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3129                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3129                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          810                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          810                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     32274000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     32274000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.205636                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.205636                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 39844.444444                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 39844.444444                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          398                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          398                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          412                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          412                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3614000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3614000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.104595                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.104595                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  8771.844660                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8771.844660                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1568                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1568                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1320                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1320                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      9459500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      9459500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2888                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2888                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.457064                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.457064                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7166.287879                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7166.287879                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1273                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1273                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      8332500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      8332500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.440789                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.440789                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6545.561665                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6545.561665                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1561500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1561500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1415500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1415500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1151                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1151                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        10913                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        10913                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    494212000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    494212000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        12064                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        12064                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.904592                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.904592                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 45286.538990                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 45286.538990                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        10913                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        10913                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    483299000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    483299000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.904592                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.904592                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 44286.538990                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 44286.538990                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.888763                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           28287437                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15022761                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.882972                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.888763                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996524                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996524                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         89507808                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        89507808                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1744                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          873                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9073569.873998                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   13114495.112110                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          873    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     69596000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            873                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   393087666500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7921226500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2220207                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2220207                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2220207                       # number of overall hits
system.cpu3.icache.overall_hits::total        2220207                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17380                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17380                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17380                       # number of overall misses
system.cpu3.icache.overall_misses::total        17380                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    990186000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    990186000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    990186000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    990186000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2237587                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2237587                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2237587                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2237587                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.007767                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007767                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.007767                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007767                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 56972.727273                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56972.727273                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 56972.727273                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56972.727273                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           80                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16407                       # number of writebacks
system.cpu3.icache.writebacks::total            16407                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          973                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          973                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          973                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          973                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16407                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16407                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16407                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16407                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    927782500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    927782500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    927782500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    927782500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.007332                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007332                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.007332                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007332                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 56547.967331                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 56547.967331                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 56547.967331                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 56547.967331                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16407                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2220207                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2220207                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17380                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17380                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    990186000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    990186000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2237587                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2237587                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.007767                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007767                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 56972.727273                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56972.727273                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          973                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          973                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16407                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16407                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    927782500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    927782500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.007332                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007332                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 56547.967331                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 56547.967331                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2293603                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16439                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           139.522051                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4491581                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4491581                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     13257637                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13257637                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     13257637                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13257637                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     23930350                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      23930350                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     23930350                       # number of overall misses
system.cpu3.dcache.overall_misses::total     23930350                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 2063621965317                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2063621965317                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 2063621965317                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2063621965317                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     37187987                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     37187987                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     37187987                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     37187987                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.643497                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.643497                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.643497                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.643497                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86234.508284                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86234.508284                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86234.508284                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86234.508284                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    674428523                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        81475                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         13748769                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1164                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    49.053739                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.995704                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     15008825                       # number of writebacks
system.cpu3.dcache.writebacks::total         15008825                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      8920279                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      8920279                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      8920279                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      8920279                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     15010071                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     15010071                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     15010071                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     15010071                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 1480291325137                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1480291325137                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 1480291325137                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1480291325137                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.403627                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.403627                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.403627                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.403627                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 98619.874958                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98619.874958                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 98619.874958                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98619.874958                       # average overall mshr miss latency
system.cpu3.dcache.replacements              15008824                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     12444972                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12444972                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     23450900                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     23450900                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 2031231860500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 2031231860500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     35895872                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35895872                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.653304                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.653304                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 86616.371248                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 86616.371248                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      8523883                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8523883                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     14927017                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     14927017                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 1473618336000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1473618336000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.415842                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.415842                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 98721.555419                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98721.555419                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       812665                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        812665                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       479450                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       479450                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  32390104817                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  32390104817                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1292115                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1292115                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.371058                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.371058                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 67556.793862                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67556.793862                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       396396                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       396396                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        83054                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        83054                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   6672989137                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6672989137                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.064278                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.064278                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 80345.186710                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80345.186710                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3264                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3264                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          863                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          863                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     18508500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     18508500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.209111                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.209111                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21446.697567                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21446.697567                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          398                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          398                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          465                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          465                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2589500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2589500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.112673                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.112673                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5568.817204                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5568.817204                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1493                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1493                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1486                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1486                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     10031500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     10031500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2979                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2979                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.498825                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.498825                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6750.672948                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6750.672948                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1426                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1426                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      8765500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      8765500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.478684                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.478684                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6146.914446                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6146.914446                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1467500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1467500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1307500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1307500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1114                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1114                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        11073                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        11073                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    492617500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    492617500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        12187                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        12187                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.908591                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.908591                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 44488.169421                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 44488.169421                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        11072                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        11072                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    481544500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    481544500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.908509                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.908509                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 43492.097182                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 43492.097182                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.897167                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           28288118                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         15018412                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.883563                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.897167                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996786                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996786                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         89432945                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        89432945                       # Number of data accesses
system.cpu0.numPwrStateTransitions                654                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          327                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10547530.581040                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16357551.812626                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          327    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     51706500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            327                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   397559850500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3449042500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      2282389                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2282389                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2282389                       # number of overall hits
system.cpu0.icache.overall_hits::total        2282389                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        79290                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         79290                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        79290                       # number of overall misses
system.cpu0.icache.overall_misses::total        79290                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5791570500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5791570500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5791570500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5791570500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2361679                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2361679                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2361679                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2361679                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.033574                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.033574                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.033574                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.033574                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73042.886871                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73042.886871                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73042.886871                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73042.886871                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3416                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.507246                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        74490                       # number of writebacks
system.cpu0.icache.writebacks::total            74490                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4799                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4799                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4799                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4799                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        74491                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        74491                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        74491                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        74491                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5447589500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5447589500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5447589500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5447589500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.031542                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031542                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.031542                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031542                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73130.841310                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73130.841310                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73130.841310                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73130.841310                       # average overall mshr miss latency
system.cpu0.icache.replacements                 74490                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2282389                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2282389                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        79290                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        79290                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5791570500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5791570500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2361679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2361679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.033574                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.033574                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73042.886871                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73042.886871                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4799                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4799                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        74491                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        74491                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5447589500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5447589500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.031542                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031542                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73130.841310                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73130.841310                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999998                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2356991                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            74523                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            31.627699                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999998                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4797849                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4797849                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     13639678                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13639678                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     13639678                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13639678                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23934609                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23934609                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23934609                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23934609                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2066672289265                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2066672289265                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2066672289265                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2066672289265                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     37574287                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     37574287                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     37574287                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     37574287                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.636994                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.636994                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.636994                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.636994                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86346.607512                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86346.607512                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86346.607512                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86346.607512                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    675223329                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        79383                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         13757841                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1157                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.079164                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.611063                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15053495                       # number of writebacks
system.cpu0.dcache.writebacks::total         15053495                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8881833                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8881833                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8881833                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8881833                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15052776                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15052776                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15052776                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15052776                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1482669347401                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1482669347401                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1482669347401                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1482669347401                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.400614                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.400614                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.400614                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.400614                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98498.067559                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98498.067559                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98498.067559                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98498.067559                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15053495                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12731097                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12731097                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23399580                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23399580                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2030047839500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2030047839500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     36130677                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     36130677                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.647637                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.647637                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86755.738329                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86755.738329                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8446172                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8446172                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14953408                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14953408                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1474576692000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1474576692000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.413870                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.413870                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98611.412997                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98611.412997                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       908581                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        908581                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       535029                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       535029                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  36624449765                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  36624449765                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1443610                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1443610                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.370619                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.370619                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68453.204901                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68453.204901                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       435661                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       435661                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        99368                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        99368                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   8092655401                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8092655401                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068833                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068833                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81441.262791                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81441.262791                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3718                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3718                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          996                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          996                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     31180000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     31180000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.211286                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.211286                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31305.220884                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31305.220884                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          883                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          883                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          113                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          113                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1090500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1090500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.023971                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.023971                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9650.442478                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9650.442478                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2806                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2806                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8840000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8840000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4086                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4086                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.313265                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.313265                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6906.250000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6906.250000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1263                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1263                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7604000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7604000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.309104                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.309104                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6020.585907                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6020.585907                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       207000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       207000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       180000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       180000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2121                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2121                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        10585                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        10585                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    493767500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    493767500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        12706                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        12706                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.833071                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.833071                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 46647.850732                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 46647.850732                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        10585                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        10585                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    483182500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    483182500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.833071                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.833071                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 45647.850732                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 45647.850732                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.966130                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28715043                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15059947                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.906716                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.966130                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         90251502                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        90251502                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10964                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1236792                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6150                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1220220                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5273                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             1222584                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6765                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             1223654                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4932402                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10964                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1236792                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6150                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1220220                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5273                       # number of overall hits
system.l2.overall_hits::.cpu2.data            1222584                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6765                       # number of overall hits
system.l2.overall_hits::.cpu3.data            1223654                       # number of overall hits
system.l2.overall_hits::total                 4932402                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             63528                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13812808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10297                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13772125                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10742                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          13790858                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9642                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          13783922                       # number of demand (read+write) misses
system.l2.demand_misses::total               55253922                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            63528                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13812808                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10297                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13772125                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10742                       # number of overall misses
system.l2.overall_misses::.cpu2.data         13790858                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9642                       # number of overall misses
system.l2.overall_misses::.cpu3.data         13783922                       # number of overall misses
system.l2.overall_misses::total              55253922                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5203754500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1438485116887                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    891517500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1435917007895                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    964676500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 1436774328379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    820606500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 1436379313899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5755436322060                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5203754500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1438485116887                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    891517500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1435917007895                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    964676500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 1436774328379                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    820606500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 1436379313899                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5755436322060                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           74492                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15049600                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16447                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14992345                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16015                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        15013442                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16407                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        15007576                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             60186324                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          74492                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15049600                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16447                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14992345                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16015                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       15013442                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16407                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       15007576                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            60186324                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.852816                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.917819                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.626072                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.918610                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.670746                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.918567                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.587676                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.918464                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.918048                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.852816                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.917819                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.626072                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.918610                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.670746                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.918567                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.587676                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.918464                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.918048                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81912.770747                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104141.396658                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86580.314655                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104262.559910                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89804.179855                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 104183.099295                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 85107.498444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 104206.866079                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104163.398972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81912.770747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104141.396658                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86580.314655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104262.559910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89804.179855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 104183.099295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 85107.498444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 104206.866079                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104163.398972                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              728903                       # number of writebacks
system.l2.writebacks::total                    728903                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            374                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         268714                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2519                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         263546                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2113                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         264142                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2202                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         264754                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1068364                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           374                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        268714                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2519                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        263546                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2113                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        264142                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2202                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        264754                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1068364                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13544094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13508579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8629                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     13526716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     13519168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          54185558                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13544094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13508579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8629                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     13526716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     13519168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         54185558                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4551471518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1287145906425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    636736501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1285320331436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    722441001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 1285937504416                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    596819500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 1285564786425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5150475997222                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4551471518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1287145906425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    636736501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1285320331436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    722441001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 1285937504416                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    596819500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 1285564786425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5150475997222                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.847796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.899964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.472913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.901032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.538807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.900974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.453465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.900823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.900297                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.847796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.899964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.472913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.901032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.538807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.900974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.453465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.900823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.900297                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72069.409982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95033.739904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81863.782592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95148.448363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83722.447676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95066.496880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80217.674731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 95092.004658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95052.559895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72069.409982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95033.739904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81863.782592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95148.448363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83722.447676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95066.496880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80217.674731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 95092.004658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95052.559895                       # average overall mshr miss latency
system.l2.replacements                      103418817                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       914297                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           914297                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       914297                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       914297                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51097996                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51097996                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51097996                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51097996                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             386                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             395                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             485                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             369                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1635                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           625                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           531                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           454                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           495                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2105                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9165000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      4773500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      4887500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      4278500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     23104500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1011                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          926                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          939                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          864                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3740                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.618200                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.573434                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.483493                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.572917                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.562834                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        14664                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8989.642185                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 10765.418502                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  8643.434343                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10976.009501                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           13                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          612                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          528                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          447                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          491                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2078                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12462500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     10483500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      9143999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     10018000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     42107999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.605341                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.570194                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.476038                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.568287                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.555615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20363.562092                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19855.113636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20456.373602                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20403.258656                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20263.714629                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           130                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           200                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           115                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                446                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          124                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          122                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           98                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          129                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              473                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       661000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       973500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       539000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       926500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3100000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          125                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          252                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          298                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          244                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            919                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.992000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.484127                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.328859                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.528689                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.514690                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5330.645161                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  7979.508197                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data         5500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  7182.170543                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6553.911205                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          122                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          120                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           98                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          129                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          469                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2700499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2477999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      1983500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2591500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      9753498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.976000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.476190                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.328859                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.528689                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.510337                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 22135.237705                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20649.991667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20239.795918                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20089.147287                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20796.371002                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            27407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            26297                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            26038                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25866                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                105608                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          75935                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          62083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          62299                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          62256                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              262573                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7906060500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6735384500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6664767000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6550583999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27856795999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       103342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        88380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        88337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        88122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            368181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.734793                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.702455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.705242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.706475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.713163                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104116.158557                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108489.997262                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106980.320711                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105220.123346                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106091.624040                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        75935                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        62083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        62298                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        62256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         262572                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7146709003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6114554500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6041751000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   5928023500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25231038003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.734793                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.702455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.705231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.706475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.713160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94116.138842                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98489.997262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96981.460079                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 95220.115330                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96091.883381                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10964                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6150                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6765                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29152                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        63528                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10297                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10742                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9642                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            94209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5203754500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    891517500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    964676500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    820606500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7880555000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        74492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16015                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16407                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         123361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.852816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.626072                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.670746                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.587676                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.763685                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81912.770747                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86580.314655                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89804.179855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 85107.498444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83649.704381                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          374                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2519                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2113                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2202                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          7208                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63154                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7778                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8629                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7440                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87001                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4551471518                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    636736501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    722441001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    596819500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6507468520                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.847796                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.472913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.538807                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.453465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.705255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72069.409982                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81863.782592                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83722.447676                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80217.674731                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74797.628993                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1209385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1193923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      1196546                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      1197788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4797642                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     13736873                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13710042                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     13728559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     13721666                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        54897140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1430579056387                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1429181623395                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 1430109561379                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 1429828729900                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5719698971061                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14946258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14903965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     14925105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     14919454                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59694782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.919084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.919892                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.919830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.919716                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.919630                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104141.536170                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104243.416862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 104170.405749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 104202.268872                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104189.379830                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       268714                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       263546                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       264141                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       264754                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1061155                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     13468159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13446496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     13464418                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     13456912                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     53835985                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1279999197422                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1279205776936                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 1279895753416                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 1279636762925                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5118737490699                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.901106                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.902209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.902132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.901971                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.901854                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95038.913442                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95133.020300                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 95057.636611                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 95091.411977                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95080.223585                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   111133299                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 103418881                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.074594                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.475721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.300965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.142926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.993398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.023150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.011211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.019938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.011141                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.491808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.127233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.124897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.125175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.125174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1001045081                       # Number of tag accesses
system.l2.tags.data_accesses               1001045081                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4041856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     866821504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        497792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     864546624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        552256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     865708416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        476160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     865222016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3467866624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4041856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       497792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       552256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       476160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5568064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     46649792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46649792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13544086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13508541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       13526694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       13519094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            54185416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       728903                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             728903                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10079218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2161601698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1241349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2155928806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1377166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2158825979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1187405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2157613038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8647854660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10079218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1241349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1377166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1187405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13885138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116331066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116331066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116331066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10079218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2161601698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1241349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2155928806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1377166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2158825979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1187405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2157613038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8764185726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    372498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  13450403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13417410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  13436490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  13427529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001276758750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23261                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23261                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            80630161                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             351934                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    54185417                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     728903                       # Number of write requests accepted
system.mem_ctrls.readBursts                  54185417                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   728903                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 366583                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                356405                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1781323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            328448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            359630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            314402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            372775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            355330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            382715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            389023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5267700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6431277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6789611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6017018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5954045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6504873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5560278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7010386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             52196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18438                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1886213526062                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               269094170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2895316663562                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35047.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53797.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 46561396                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334025                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              54185417                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               728903                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  349554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1041956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2894367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6487024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                11442371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 8513036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5999469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5352972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4741297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3590542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2224308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 602055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 272997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  99522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  39848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7295921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    475.367867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   268.570059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.132814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2275895     31.19%     31.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1122970     15.39%     46.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       507339      6.95%     53.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       338766      4.64%     58.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       260125      3.57%     61.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       214138      2.94%     64.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       172123      2.36%     67.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       147281      2.02%     69.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2257284     30.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7295921                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2313.694682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    463.822441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2445.510849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         11935     51.31%     51.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           18      0.08%     51.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           22      0.09%     51.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           61      0.26%     51.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          227      0.98%     52.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          562      2.42%     55.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583          946      4.07%     59.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         1616      6.95%     66.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         2016      8.67%     74.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         1902      8.18%     82.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         1592      6.84%     89.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         1283      5.52%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655          558      2.40%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          314      1.35%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          151      0.65%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           45      0.19%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           10      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23261                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.014144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.013278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.174263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23092     99.27%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      0.15%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              110      0.47%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23261                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3444405376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23461312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23840320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3467866688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             46649792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8589.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        59.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8647.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    67.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  401008973000                       # Total gap between requests
system.mem_ctrls.avgGap                       7302.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4041920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    860825792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       497792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    858714240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       552256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    859935360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       476160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    859361856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23840320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10079377.466574039310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2146650129.277806520462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1241349.029134872602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2141384530.342572927475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1377166.465981591260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2144429649.843201875687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1187405.088295635534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2142999497.021129846573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59450851.131124421954                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13544086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13508541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     13526694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7440                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     13519094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       728903                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1938347750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 723452335642                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    310772000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 723102536388                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    360778500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 722965212402                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    285195750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 722901485130                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10005069054000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30691.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53414.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39955.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53529.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41810.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53447.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38332.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53472.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13726200.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          46009281780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          24454524600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        353681242320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1178315820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      31655189280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     182139655350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        606652800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       639724861950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1595.288466                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    157217250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13390520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 387461155750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6083565600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3233495595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30585225300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          766160280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31655189280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     177188039130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4776434880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       254288110065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.120875                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10770822500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13390520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 376847550500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1786                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          894                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9120672.259508                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   13206520.334728                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          894    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69491500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            894                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   392855012000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8153881000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2215982                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2215982                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2215982                       # number of overall hits
system.cpu1.icache.overall_hits::total        2215982                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17450                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17450                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17450                       # number of overall misses
system.cpu1.icache.overall_misses::total        17450                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1057515500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1057515500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1057515500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1057515500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2233432                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2233432                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2233432                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2233432                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007813                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007813                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007813                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007813                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60602.607450                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60602.607450                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60602.607450                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60602.607450                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     6.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16447                       # number of writebacks
system.cpu1.icache.writebacks::total            16447                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1003                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1003                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1003                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1003                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16447                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16447                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16447                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16447                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    992033500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    992033500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    992033500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    992033500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007364                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007364                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007364                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007364                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60316.987901                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60316.987901                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60316.987901                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60316.987901                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16447                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2215982                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2215982                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17450                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17450                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1057515500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1057515500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2233432                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2233432                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007813                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007813                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60602.607450                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60602.607450                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1003                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1003                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16447                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16447                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    992033500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    992033500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007364                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007364                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60316.987901                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60316.987901                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2268627                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16479                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           137.667759                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4483311                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4483311                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13350971                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13350971                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13350971                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13350971                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     23883843                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      23883843                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     23883843                       # number of overall misses
system.cpu1.dcache.overall_misses::total     23883843                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2062004333619                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2062004333619                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2062004333619                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2062004333619                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     37234814                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     37234814                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     37234814                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     37234814                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.641438                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.641438                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.641438                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.641438                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86334.696373                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86334.696373                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86334.696373                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86334.696373                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    674696545                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        80039                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         13728489                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1158                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.145725                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.118307                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14992686                       # number of writebacks
system.cpu1.dcache.writebacks::total         14992686                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8890111                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8890111                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8890111                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8890111                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14993732                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14993732                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14993732                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14993732                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1479754115894                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1479754115894                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1479754115894                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1479754115894                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.402680                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.402680                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.402680                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.402680                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98691.514287                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98691.514287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98691.514287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98691.514287                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14992684                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12525272                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12525272                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     23419246                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     23419246                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2030515423500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2030515423500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     35944518                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     35944518                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.651539                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.651539                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86702.852154                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86702.852154                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8508543                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8508543                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14910703                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14910703                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1472882052500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1472882052500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.414826                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.414826                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98780.188466                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98780.188466                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       825699                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        825699                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       464597                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       464597                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  31488910119                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  31488910119                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1290296                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1290296                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.360070                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.360070                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67776.826193                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67776.826193                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       381568                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       381568                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        83029                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        83029                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6872063394                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6872063394                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064349                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064349                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82767.025907                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82767.025907                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3206                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3206                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          792                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          792                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     21598000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     21598000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         3998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.198099                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.198099                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27270.202020                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27270.202020                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          324                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          324                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          468                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          468                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2364500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2364500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.117059                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.117059                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5052.350427                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5052.350427                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1486                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1486                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1409                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1409                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9607500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9607500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2895                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2895                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.486701                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.486701                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6818.665720                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6818.665720                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1363                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1363                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8445500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8445500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.470812                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.470812                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6196.258254                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6196.258254                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2171500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2171500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1970500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1970500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1094                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1094                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        11094                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        11094                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    490456500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    490456500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        12188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        12188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.910240                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.910240                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 44209.167117                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 44209.167117                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        11093                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        11093                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    479362500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    479362500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.910158                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.910158                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 43213.062292                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 43213.062292                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.897068                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28364960                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15002338                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.890703                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.897068                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996783                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996783                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89510097                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89510097                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 401008893000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59846976                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           14                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1643200                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     59277399                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       102689914                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13508                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4791                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          18299                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          534                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          534                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           379182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          379182                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        123361                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59723631                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       223473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45169049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        49341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     44992990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        48045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     45054880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        49221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     45040685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             180627684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9534784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1926597952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2105216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1919041920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2049920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1921713728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2100096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1921049536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7704193152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       103472841                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49234368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        163664337                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.420594                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.572401                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              101227095     61.85%     61.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1               56485527     34.51%     96.36% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5527692      3.38%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 400709      0.24%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  23314      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          163664337                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       120410859632                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             30.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       22682374046                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25114608                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       22676521912                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25737497                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22740538867                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         111981935                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22651703411                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25961630                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
