`timescale 1ns / 1ps

module ethernet_top(
    input wire CLK,
    );
endmodule
