`begin_keywords "1800-2012"
module ixc_frequency ( clk, clkBase );
parameter FREQ = (-1) ;
parameter BFREQ = (-1) ;
parameter TYPE = (-1) ;
input wire logic clk ;
input wire logic clkBase ;
endmodule
`end_keywords
/**portGenericDumpBegin FREQ BFREQ DUMMY0 clk clkBase portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
