// Seed: 71080047
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic id_3;
  assign id_3 = id_3 ? -1 : 1 + ~id_3;
  wire [-1 : {  -1  ==  -1  {  1  }  }] id_4;
  tri1 id_5 = 1 && 1 - -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd55
) (
    _id_1,
    id_2
);
  inout wire id_2;
  input wire _id_1;
  supply0 [-1  -  id_1 : 1 'b0] id_3 = 1'b0;
  wire id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
