--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml System.twx System.ncd -o System.twr System.pcf -ucf
System_Connection.ucf

Design file:              System.ncd
Physical constraint file: System.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    2.753(R)|      SLOW  |   -1.484(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<1>      |    2.532(R)|      SLOW  |   -1.118(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<2>      |    2.318(R)|      SLOW  |   -1.073(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<3>      |    3.183(R)|      SLOW  |   -1.774(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<4>      |    2.247(R)|      SLOW  |   -1.124(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<0>       |    1.297(R)|      FAST  |   -0.778(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<1>       |    1.068(R)|      FAST  |   -0.308(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<2>       |    1.080(R)|      FAST  |   -0.184(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<3>       |    1.807(R)|      SLOW  |   -0.955(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<4>       |    1.431(R)|      SLOW  |   -0.691(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<5>       |    1.830(R)|      SLOW  |   -0.827(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<6>       |    1.397(R)|      SLOW  |   -0.665(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<7>       |    4.010(R)|      SLOW  |   -0.954(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CLAW        |         7.014(R)|      SLOW  |         3.602(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTHIGH   |         7.883(R)|      SLOW  |         4.122(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTLOW    |         7.446(R)|      SLOW  |         3.876(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<0>      |         8.081(R)|      SLOW  |         4.301(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |         8.087(R)|      SLOW  |         4.307(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |         7.910(R)|      SLOW  |         4.225(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |         7.892(R)|      SLOW  |         4.214(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<4>      |         7.432(R)|      SLOW  |         3.870(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |         7.344(R)|      SLOW  |         3.825(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<6>      |         7.360(R)|      SLOW  |         3.833(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<7>      |         7.485(R)|      SLOW  |         3.912(R)|      FAST  |CLK_BUFGP         |   0.000|
PWM         |         7.082(R)|      SLOW  |         3.677(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<0>  |         6.942(R)|      SLOW  |         3.537(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<1>  |         6.736(R)|      SLOW  |         3.416(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<2>  |         6.782(R)|      SLOW  |         3.441(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<3>  |         6.731(R)|      SLOW  |         3.426(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<0>  |         7.057(R)|      SLOW  |         3.650(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<1>  |         7.271(R)|      SLOW  |         3.794(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<2>  |         7.117(R)|      SLOW  |         3.685(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<3>  |         7.129(R)|      SLOW  |         3.699(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<4>  |         7.353(R)|      SLOW  |         3.816(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<5>  |         7.363(R)|      SLOW  |         3.849(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<6>  |         7.287(R)|      SLOW  |         3.770(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   55.693|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |SLIDER<0>      |    9.812|
SW<1>          |SLIDER<1>      |    9.418|
---------------+---------------+---------+


Analysis completed Sun Mar 03 17:37:40 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 270 MB



