ila_real.v,verilog,xil_defaultlib,../../../../TAREA_2_UART.gen/sources_1/ip/ila_real/sim/ila_real.v,incdir="../../../../TAREA_2_UART.gen/sources_1/ip/ila_real/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
