<root><simulation><result_generated_time />2023-11-08 22:04:03<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />331776<total_data_size_element />{'W': 36864, 'I': 20736, 'O': 144}<total_data_reuse />{'W': 9, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C']}, {'Row': ['K']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [512, 1, 1], 'I': [32, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 32)], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('C', 32)], []], [], []]<O />[[[('C', 32)], []], [[], [('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 3), ('C', 2), ('C', 2), ('OX', 3)], [('C', 2), ('FY', 3), ('FX', 3)], []]<I />[[('OY', 3), ('C', 2), ('C', 2), ('OX', 3)], [('C', 2), ('FY', 3), ('FX', 3)], []]<O />[[('OY', 3), ('C', 2), ('C', 2)], [('OX', 3), ('C', 2), ('FY', 3), ('FX', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 9, 1, 1], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [32.0, 4, 18, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 294912, 294912], 'I': [288, 165888, 165888], 'O': [24, 1152, 1152], 'O_partial': [24, 1152, 0], 'O_final': [0, 0, 1152]}<actual_mem_utilization_individual />{'W': [0.06, 0.01, 0.0], 'I': [0.56, 0.0, 0.0], 'O': [0.05, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.01, 0.0], 'I': [0.56, 0.01, 0.0], 'O': [0.05, 0.01, 0.0]}<effective_mem_size_bit />{'W': [32, 147456, 294912], 'I': [288, 165888, 165888], 'O': [24, 1152, 1152], 'O_partial': [24, 1152, 0], 'O_final': [0, 0, 1152]}<total_unit_count />{'W': [512, 512, 1, 1], 'I': [512, 32, 1, 1], 'O': [512, 16, 1, 1]}<unique_unit_count />{'W': [512, 512, 1, 1], 'I': [32, 32, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[110592, 36864], [36864, 36864], [36864, 0]]<I />[[20736, 20736], [20736, 20736], [20736, 0]]<O />[[(10224, 10368), (2592, 2448)], [(2448, 2592), (144, 0)], [(0, 144), (0, 0)]]<O_partial />[[(10224, 10368), (2592, 2448)], [(2448, 2592), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (144, 0)], [(0, 144), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[13824, 4608], [576, 576], [144, 0]]<I />[[2592, 2592], [324, 324], [81, 0]]<O />[[(1278, 1296), (324, 306)], [(38, 40), (2, 0)], [(0, 1), (0, 0)]]<O_partial />[([1278, 1296], [324, 306]), ([38, 40], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [2, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />331776<idle />331776</mac_count></basic_info><energy><total_energy />742347.2<mem_energy_breakdown><W />[6.3, 114.2, 191.8]<I />[1.8, 64.2, 107.9]<O />[1.1, 8.0, 0.7]</mem_energy_breakdown><MAC_energy><active_MAC />725262.3<idle_MAC />16588.8<total />741851.1000000001</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1778<utilization_without_data_loading />0.3584<utilization_spatial />0.5<utilization_temporal_with_data_loading />0.3557<mac_utilize_temporal_without_data_loading />0.7168</mac_array_utilization><latency><latency_cycle_with_data_loading />1822<latency_cycle_without_data_loading />904<ideal_computing_cycle />648<data_loading><load_cycle_total />918<load_cycle_individual />{'W': [32, 576, 0], 'I': [18, 324, 0]}<load_cycle_combined />{'W': 576, 'I': 324}</data_loading><mem_stalling><mem_stall_cycle_total />256<mem_stall_cycle_individual />{'W': [[-647], [-612, -68], [-648, -648]], 'I': [[-647], [-544, -306], [-648, -648]], 'O': [[-648], [-648, -594], [-646, -647]]}<mem_stall_cycle_shared />{'W': [[-647], [-612, 256], [0, 0]], 'I': [[-647], [-544, 256], [0, 0]], 'O': [[-648], [-648, -594], [-646, -647]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 294912, 294912], 'I': [288, 165888, 165888], 'O': [24, 1152, 1152], 'O_partial': [24, 1152, 0], 'O_final': [0, 0, 1152]}<data_size_each_level_total />{'W': [16384, 294912, 294912], 'I': [9216, 165888, 165888], 'O': [384, 1152, 1152]}<loop_cycles_each_level />{'W': [36, 648, 648], 'I': [36, 648, 648], 'O': [12, 648, 648]}<top_ir_loop_size />{'W': [3, 1, 1], 'I': [1, 9, 1], 'O': [4, 18, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.9], [455.1, 455.1], [455.1, 455.1]], 'I': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 2.0], [32.0, 1.8], [1.8, 1.8]]}<req_inst_mem_bw />{'W': [[8.0, 2.7], [1365.3, 455.1], [455.1, 455.1]], 'I': [[8.0, 8.0], [256.0, 2304.0], [2304.0, 256.0]], 'O': [[8.0, 8.0], [128.0, 32.0], [32.0, 1.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.9], [455.1, 455.1], [455.1, 0]], 'I': [[8.0, 8.0], [256.0, 256.0], [256.0, 0]], 'O': [[8.0, 2.0], [32.0, 1.8], [1.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.9], [744.9, 743.1], [711.1, 1.8]], 'I': [[8.0, 8.0], [744.9, 743.1], [711.1, 1.8]], 'O': [[8.0, 2.0], [744.9, 743.1], [711.1, 1.8]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 648], [36, 36, 18], [648, 648, 1]], 'I': [[1, 1, 648], [36, 36, 18], [648, 648, 1]], 'O': [[1, 1, 648], [12, 12, 54], [648, 648, 1]]}<trans_time_real />{'W': [[0, 1, 648], [[0, 36, 18], [32, 36, 18]], [[576, 648, 1], [144, 648, 1]]], 'I': [[0, 1, 648], [[4, 36, 18], [18, 36, 18]], [[324, 648, 1], [81, 648, 1]]], 'O': [[0, 1, 648], [[0, 12, 54], [1, 12, 54]], [[2, 648, 1], [1, 648, 1]]]}<single_stall_cycle />{'W': [[-1], [-36, -4], [-72, -504]], 'I': [[-1], [-32, -18], [-324, -567]], 'O': [[-1], [-12, -11], [-646, -647]]}<single_stall_count />{'W': [647, 17, 0], 'I': [647, 17, 0], 'O': [648, 54, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2, 0]}, 1: {'W': [544, 0], 'I': [306, 0], 'O': [54, 2]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-648, -648], [-646, -648]], 1: [[256, -648], [-594, -646]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.7<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0.579</simulation></root>