//ptr->writeReg(0x1004, 0x4c466616, CAM_B);            //CAM.CAM_B.DMA.CQ0I_BASE_ADDR
//ptr->writeReg(0x1020, 0x5240d800, CAM_B);            //CAM.CAM_B.DMA.IMGO_BASE_ADDR
//ptr->writeReg(0x1050, 0x54b62600, CAM_B);            //CAM.CAM_B.DMA.RRZO_BASE_ADDR
//ptr->writeReg(0x1080, 0x5029ea00, CAM_B);            //CAM.CAM_B.DMA.AAO_BASE_ADDR
//ptr->writeReg(0x10b0, 0x529d9c00, CAM_B);            //CAM.CAM_B.DMA.AFO_BASE_ADDR
//ptr->writeReg(0x10e0, 0x54b83c00, CAM_B);            //CAM.CAM_B.DMA.LCSO_BASE_ADDR
//ptr->writeReg(0x1110, 0x51856800, CAM_B);            //CAM.CAM_B.DMA.UFEO_BASE_ADDR
//ptr->writeReg(0x1140, 0x53dff600, CAM_B);            //CAM.CAM_B.DMA.PDO_BASE_ADDR
//ptr->writeReg(0x1170, 0x50efac00, CAM_B);            //CAM.CAM_B.DMA.BPCI_BASE_ADDR
//ptr->writeReg(0x11a0, 0x14605e20, CAM_B);            //CAM.CAM_B.DMA.CACI_BASE_ADDR
//ptr->writeReg(0x11d0, 0x507b8000, CAM_B);            //CAM.CAM_B.DMA.LSCI_BASE_ADDR
//ptr->writeReg(0x1200, 0xc287b4fe, CAM_B);            //CAM.CAM_B.DMA.LSC3I_BASE_ADDR
//ptr->writeReg(0x1230, 0x547d3a00, CAM_B);            //CAM.CAM_B.DMA.PDI_BASE_ADDR
//ptr->writeReg(0x1260, 0x521d5c00, CAM_B);            //CAM.CAM_B.DMA.PSO_BASE_ADDR
//ptr->writeReg(0x1290, 0x52c11600, CAM_B);            //CAM.CAM_B.DMA.LMVO_BASE_ADDR
//ptr->writeReg(0x12c0, 0x52fc0600, CAM_B);            //CAM.CAM_B.DMA.FLKO_BASE_ADDR
//ptr->writeReg(0x12f0, 0x52c4d600, CAM_B);            //CAM.CAM_B.DMA.RSSO_A_BASE_ADDR
//ptr->writeReg(0x1320, 0x50c33000, CAM_B);            //CAM.CAM_B.DMA.UFGO_BASE_ADDR
//ptr->writeReg(0x1404, 0x556ff200, CAM_B);            //CAM.CAM_B.DMA.IMGO_FH_BASE_ADDR
//ptr->writeReg(0x1408, 0x5601c800, CAM_B);            //CAM.CAM_B.DMA.RRZO_FH_BASE_ADDR
//ptr->writeReg(0x140c, 0x575f8200, CAM_B);            //CAM.CAM_B.DMA.AAO_FH_BASE_ADDR
//ptr->writeReg(0x1410, 0x5046a200, CAM_B);            //CAM.CAM_B.DMA.AFO_FH_BASE_ADDR
//ptr->writeReg(0x1414, 0x50702600, CAM_B);            //CAM.CAM_B.DMA.LCSO_FH_BASE_ADDR
//ptr->writeReg(0x1418, 0x5385b400, CAM_B);            //CAM.CAM_B.DMA.UFEO_FH_BASE_ADDR
//ptr->writeReg(0x141c, 0x524c9e00, CAM_B);            //CAM.CAM_B.DMA.PDO_FH_BASE_ADDR
//ptr->writeReg(0x1420, 0x57c49c00, CAM_B);            //CAM.CAM_B.DMA.PSO_FH_BASE_ADDR
//ptr->writeReg(0x1424, 0x52789800, CAM_B);            //CAM.CAM_B.DMA.LMVO_FH_BASE_ADDR
//ptr->writeReg(0x1428, 0x571d0e00, CAM_B);            //CAM.CAM_B.DMA.FLKO_FH_BASE_ADDR
//ptr->writeReg(0x142c, 0x57960200, CAM_B);            //CAM.CAM_B.DMA.RSSO_A_FH_BASE_ADDR
//ptr->writeReg(0x1430, 0x53f39000, CAM_B);            //CAM.CAM_B.DMA.UFGO_FH_BASE_ADDR
ptr->writeReg(0x0198, 0x53170cf8, CAM_B);            //CAM.CAM_B.CQ.THR0_BASEADDR
ptr->writeReg(0x019c, 0x448, CAM_B);                 //CAM.CAM_B.CQ.THR0_DESC_SIZE
ptr->writeReg(0x0194, 0x11, CAM_B);                  //CAM.CAM_B.CQ.THR0_CTL
ptr->writeReg(0x118c, 0x4000001c, CAM_B);            //CAM.CAM_B.DMA.BPCI_CON
ptr->writeReg(0x11ec, 0x10000020, CAM_B);            //CAM.CAM_B.DMA.LSCI_CON
ptr->writeReg(0x0190, 0x113, CAM_B);                 //CAM.CAM_B.CQ.EN
ptr->writeReg(0x1018, 0xe9000000, CAM_B);            //CAM.CAM_B.DMA.SPECIAL_FUN_EN
ptr->writeReg(0x0234, 0x1002, CAM_B);                //CAM.CAM_A.TG.VF_CON (add from camsys_star_0.c)