INFO:sim:172 - Generating IP...
Customizing IP...
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:93 - NGC output will not be generated for this core.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
WARNING:sim - The chosen IP does not support an SYM schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: PCIe_IP.xco
XMDF file found: PCIe_IP_xmdf.tcl
Adding
/home/srikar/projects/fpga/dragon-l/projects/PCIe_blinker/ipcore_dir/tmp/_cg/PCI
e_IP/source/PCIe_IP.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/srikar/projects/fpga/dragon-l/projects/PCIe_blinker/ipcore_dir/tmp/_cg
   /PCIe_IP/source/PCIe_IP.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/srikar/projects/fpga/dragon-l/projects/PCIe_blinker/ipcore_dir/tmp/_cg/PCI
e_IP/source/gtpa1_dual_wrapper.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/srikar/projects/fpga/dragon-l/projects/PCIe_blinker/ipcore_dir/tmp/_cg
   /PCIe_IP/source/gtpa1_dual_wrapper.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/srikar/projects/fpga/dragon-l/projects/PCIe_blinker/ipcore_dir/tmp/_cg/PCI
e_IP/source/gtpa1_dual_wrapper_tile.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/srikar/projects/fpga/dragon-l/projects/PCIe_blinker/ipcore_dir/tmp/_cg
   /PCIe_IP/source/gtpa1_dual_wrapper_tile.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/srikar/projects/fpga/dragon-l/projects/PCIe_blinker/ipcore_dir/tmp/_cg/PCI
e_IP/source/pcie_bram_s6.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/srikar/projects/fpga/dragon-l/projects/PCIe_blinker/ipcore_dir/tmp/_cg
   /PCIe_IP/source/pcie_bram_s6.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/srikar/projects/fpga/dragon-l/projects/PCIe_blinker/ipcore_dir/tmp/_cg/PCI
e_IP/source/pcie_bram_top_s6.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/srikar/projects/fpga/dragon-l/projects/PCIe_blinker/ipcore_dir/tmp/_cg
   /PCIe_IP/source/pcie_bram_top_s6.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/srikar/projects/fpga/dragon-l/projects/PCIe_blinker/ipcore_dir/tmp/_cg/PCI
e_IP/source/pcie_brams_s6.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/srikar/projects/fpga/dragon-l/projects/PCIe_blinker/ipcore_dir/tmp/_cg
   /PCIe_IP/source/pcie_brams_s6.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/srikar/projects/fpga/dragon-l/projects/PCIe_blinker/ipcore_dir/tmp/_cg/PCI
e_IP.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/PCIe_IP"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'PCIe_IP'.
