INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/conve/project_2/project_2.srcs/sources_1/new/rg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/conve/project_2/project_2.srcs/sim_1/new/rg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rg_tb
