================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Aug 02 01:57:52 -03 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         rendering
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              7229
FF:               15056
DSP:              12
BRAM:             35
URAM:             0
SRL:              65


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was NOT met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 7.577       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+--------------------------------------------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                           | LUT  | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                           | 7229 | 15056 | 12  | 35   |      |     |        |      |         |          |        |
|   (inst)                                                                       | 331  | 12516 | 3   |      |      |     |        |      |         |          |        |
|   grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202     | 44   | 100   |     |      |      |     |        |      |         |          |        |
|     (grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202) | 35   | 98    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   | 9    | 2     |     |      |      |     |        |      |         |          |        |
|   grp_rendering_Pipeline_COLORING_FB_fu_9208                                   | 92   | 67    |     |      |      |     |        |      |         |          |        |
|     (grp_rendering_Pipeline_COLORING_FB_fu_9208)                               |      | 65    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   | 92   | 2     |     |      |      |     |        |      |         |          |        |
|   grp_rendering_Pipeline_RAST2_fu_6162                                         | 3234 | 1997  | 6   |      |      |     |        |      |         |          |        |
|     (grp_rendering_Pipeline_RAST2_fu_6162)                                     | 224  | 404   | 3   |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   | 96   | 2     |     |      |      |     |        |      |         |          |        |
|     mac_mulsub_9s_9s_18s_18_4_1_U6                                             | 275  |       | 1   |      |      |     |        |      |         |          |        |
|     mac_mulsub_9s_9s_18s_18_4_1_U7                                             | 11   |       | 1   |      |      |     |        |      |         |          |        |
|     mac_mulsub_9s_9s_18s_18_4_1_U8                                             | 8    |       | 1   |      |      |     |        |      |         |          |        |
|     udiv_31ns_8ns_8_35_1_U2                                                    | 1293 | 656   |     |      |      |     |        |      |         |          |        |
|       (udiv_31ns_8ns_8_35_1_U2)                                                | 7    | 1     |     |      |      |     |        |      |         |          |        |
|     urem_31ns_8ns_8_35_1_U1                                                    | 1327 | 935   |     |      |      |     |        |      |         |          |        |
|       (urem_31ns_8ns_8_35_1_U1)                                                | 8    | 9     |     |      |      |     |        |      |         |          |        |
|   grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_7684           | 69   | 100   |     |      |      |     |        |      |         |          |        |
|     (grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_7684)       | 60   | 98    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   | 9    | 2     |     |      |      |     |        |      |         |          |        |
|   grp_rendering_Pipeline_ZCULLING_fu_7690                                      | 3435 | 276   |     |      |      |     |        |      |         |          |        |
|     (grp_rendering_Pipeline_ZCULLING_fu_7690)                                  | 40   | 274   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   | 155  | 2     |     |      |      |     |        |      |         |          |        |
|     sparsemux_1001_9_8_1_1_U1532                                               | 1080 |       |     |      |      |     |        |      |         |          |        |
|     sparsemux_1001_9_8_1_1_U1533                                               | 1080 |       |     |      |      |     |        |      |         |          |        |
|     sparsemux_1001_9_8_1_1_U1534                                               | 1080 |       |     |      |      |     |        |      |         |          |        |
|   mul_8ns_10ns_17_3_1_U3050                                                    | 7    |       | 1   |      |      |     |        |      |         |          |        |
|   mul_8ns_10ns_17_3_1_U3051                                                    | 7    |       | 1   |      |      |     |        |      |         |          |        |
|   mul_8ns_10ns_17_3_1_U3052                                                    |      |       | 1   |      |      |     |        |      |         |          |        |
|   pixels_color_U                                                               | 3    |       |     | 1    |      |     |        |      |         |          |        |
|   pixels_x_U                                                                   | 4    |       |     | 1    |      |     |        |      |         |          |        |
|   pixels_y_U                                                                   | 4    |       |     | 1    |      |     |        |      |         |          |        |
|   z_buffer_U                                                                   |      |       |     | 32   |      |     |        |      |         |          |        |
+--------------------------------------------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 13.59% | OK     |
| FD                                                        | 50%       | 14.15% | OK     |
| LUTRAM+SRL                                                | 25%       | 0.37%  | OK     |
| MUXF7                                                     | 15%       | 5.77%  | OK     |
| DSP                                                       | 80%       | 5.45%  | OK     |
| RAMB/FIFO                                                 | 80%       | 12.50% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 8.97%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 528    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.60   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was NOT met
+--------+--------+-----------------------------------------------------------+----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path   |  SLACK | STARTPOINT PIN                                            | ENDPOINT PIN                     | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|        |        |                                                           |                                  |              |            |                |          DELAY |        DELAY |
+--------+--------+-----------------------------------------------------------+----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1  | -2.577 | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C | fragment_x_499_fu_2114_reg[0]/CE |            5 |         29 |          7.324 |          1.309 |        6.015 |
| Path2  | -2.577 | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C | fragment_x_499_fu_2114_reg[1]/CE |            5 |         29 |          7.324 |          1.309 |        6.015 |
| Path3  | -2.577 | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C | fragment_x_499_fu_2114_reg[2]/CE |            5 |         29 |          7.324 |          1.309 |        6.015 |
| Path4  | -2.577 | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C | fragment_x_499_fu_2114_reg[3]/CE |            5 |         29 |          7.324 |          1.309 |        6.015 |
| Path5  | -2.577 | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C | fragment_x_499_fu_2114_reg[4]/CE |            5 |         29 |          7.324 |          1.309 |        6.015 |
| Path6  | -2.577 | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C | fragment_x_499_fu_2114_reg[5]/CE |            5 |         29 |          7.324 |          1.309 |        6.015 |
| Path7  | -2.577 | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C | fragment_x_499_fu_2114_reg[6]/CE |            5 |         29 |          7.324 |          1.309 |        6.015 |
| Path8  | -2.577 | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C | fragment_x_499_fu_2114_reg[7]/CE |            5 |         29 |          7.324 |          1.309 |        6.015 |
| Path9  | -2.577 | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C | fragment_y_499_fu_4114_reg[0]/CE |            5 |         29 |          7.324 |          1.309 |        6.015 |
| Path10 | -2.577 | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C | fragment_y_499_fu_4114_reg[1]/CE |            5 |         29 |          7.324 |          1.309 |        6.015 |
+--------+--------+-----------------------------------------------------------+----------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]                                                                                           | FLOP_LATCH.flop.FDRE |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1 | LUT.others.LUT6      |
    | fragment_x_499_fu_2114_reg[0]                                                                                                                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]                                                                                           | FLOP_LATCH.flop.FDRE |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1 | LUT.others.LUT6      |
    | fragment_x_499_fu_2114_reg[1]                                                                                                                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]                                                                                           | FLOP_LATCH.flop.FDRE |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1 | LUT.others.LUT6      |
    | fragment_x_499_fu_2114_reg[2]                                                                                                                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]                                                                                           | FLOP_LATCH.flop.FDRE |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1 | LUT.others.LUT6      |
    | fragment_x_499_fu_2114_reg[3]                                                                                                                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]                                                                                           | FLOP_LATCH.flop.FDRE |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1 | LUT.others.LUT6      |
    | fragment_x_499_fu_2114_reg[4]                                                                                                                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path6 Cells                                                                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]                                                                                           | FLOP_LATCH.flop.FDRE |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1 | LUT.others.LUT6      |
    | fragment_x_499_fu_2114_reg[5]                                                                                                                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path7 Cells                                                                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]                                                                                           | FLOP_LATCH.flop.FDRE |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1 | LUT.others.LUT6      |
    | fragment_x_499_fu_2114_reg[6]                                                                                                                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path8 Cells                                                                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]                                                                                           | FLOP_LATCH.flop.FDRE |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1 | LUT.others.LUT6      |
    | fragment_x_499_fu_2114_reg[7]                                                                                                                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path9 Cells                                                                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]                                                                                           | FLOP_LATCH.flop.FDRE |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1 | LUT.others.LUT6      |
    | fragment_y_499_fu_4114_reg[0]                                                                                                                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path10 Cells                                                                                                                                      | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]                                                                                           | FLOP_LATCH.flop.FDRE |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30                                                                               | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2                                                                                | LUT.others.LUT6      |
    | grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1 | LUT.others.LUT6      |
    | fragment_y_499_fu_4114_reg[1]                                                                                                                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------+
| Report Type              | Report Location                                                  |
+--------------------------+------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/rendering_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/rendering_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/rendering_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/rendering_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/rendering_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/rendering_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------------+


