#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Mon Apr 14 12:58:01 2025
# Process ID         : 43215
# Current directory  : /home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.runs/synth_1
# Command line       : vivado -log alchitry_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl
# Log file           : /home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.runs/synth_1/alchitry_top.vds
# Journal file       : /home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.runs/synth_1/vivado.jou
# Running On         : fedora
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11300H @ 3.10GHz
# CPU Frequency      : 1179.972 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16487 MB
# Swap memory        : 8589 MB
# Total Virtual      : 25077 MB
# Available Virtual  : 17936 MB
#-----------------------------------------------------------
source alchitry_top.tcl -notrace
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43230
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.555 ; gain = 418.770 ; free physical = 921 ; free virtual = 16152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_encoder' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.srcs/sources_1/imports/source/seven_segment_encoder.sv:7]
INFO: [Synth 8-226] default block is never used [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.srcs/sources_1/imports/source/seven_segment_encoder.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_encoder' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.srcs/sources_1/imports/source/seven_segment_encoder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 4'b1010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.srcs/sources_1/imports/source/decoder.sv:7]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.srcs/sources_1/imports/source/decoder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][7] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][6] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][5] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][4] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][3] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][2] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][1] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][0] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][7] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][6] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][5] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][4] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][3] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][2] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][1] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][0] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][7] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][6] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][5] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][4] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][3] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][2] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][1] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][0] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[7] driven by constant 0
WARNING: [Synth 8-7129] Port io_dip[2][7] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][6] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][5] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][0] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][7] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][6] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][5] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][0] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][7] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][6] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][5] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][0] in module alchitry_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2114.523 ; gain = 489.738 ; free physical = 837 ; free virtual = 16069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2132.336 ; gain = 507.551 ; free physical = 837 ; free virtual = 16069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2132.336 ; gain = 507.551 ; free physical = 837 ; free virtual = 16069
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2132.336 ; gain = 0.000 ; free physical = 837 ; free virtual = 16069
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/constraint/au_props.xdc]
Finished Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.086 ; gain = 0.000 ; free physical = 831 ; free virtual = 16063
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.086 ; gain = 0.000 ; free physical = 831 ; free virtual = 16063
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2269.086 ; gain = 644.301 ; free physical = 833 ; free virtual = 16068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2277.090 ; gain = 652.305 ; free physical = 833 ; free virtual = 16068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2277.090 ; gain = 652.305 ; free physical = 832 ; free virtual = 16068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2277.090 ; gain = 652.305 ; free physical = 834 ; free virtual = 16070
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'forLoop_idx_0_2063854253[1].encoder' (seven_segment_encoder) to 'forLoop_idx_0_2063854253[2].encoder'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][7] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][6] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][5] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][4] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][3] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][2] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][1] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][0] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][7] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][6] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][5] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][4] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][3] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][2] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][1] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][0] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][7] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][6] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][5] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][4] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][3] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][2] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][1] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][0] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[3] driven by constant 0
WARNING: [Synth 8-7129] Port io_dip[2][7] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][6] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][5] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][0] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][7] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][6] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][5] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][0] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][7] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][6] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][5] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][0] in module alchitry_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2277.090 ; gain = 652.305 ; free physical = 820 ; free virtual = 16060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2310.090 ; gain = 685.305 ; free physical = 738 ; free virtual = 15979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2338.137 ; gain = 713.352 ; free physical = 714 ; free virtual = 15955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2338.137 ; gain = 713.352 ; free physical = 714 ; free virtual = 15955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2481.949 ; gain = 857.164 ; free physical = 610 ; free virtual = 15850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2481.949 ; gain = 857.164 ; free physical = 610 ; free virtual = 15850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2481.949 ; gain = 857.164 ; free physical = 610 ; free virtual = 15850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2481.949 ; gain = 857.164 ; free physical = 610 ; free virtual = 15850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2481.949 ; gain = 857.164 ; free physical = 610 ; free virtual = 15850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2481.949 ; gain = 857.164 ; free physical = 610 ; free virtual = 15850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     9|
|4     |LUT3 |     3|
|5     |LUT4 |     3|
|6     |LUT5 |     2|
|7     |LUT6 |     3|
|8     |FDRE |    14|
|9     |FDSE |     4|
|10    |IBUF |     3|
|11    |OBUF |    45|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2481.949 ; gain = 857.164 ; free physical = 610 ; free virtual = 15850
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2481.949 ; gain = 720.414 ; free physical = 606 ; free virtual = 15846
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2481.957 ; gain = 857.164 ; free physical = 606 ; free virtual = 15846
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2481.957 ; gain = 0.000 ; free physical = 606 ; free virtual = 15846
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.977 ; gain = 0.000 ; free physical = 735 ; free virtual = 15976
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 24947173
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2537.977 ; gain = 913.199 ; free physical = 735 ; free virtual = 15976
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1485.807; main = 1485.807; forked = 269.550
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3842.117; main = 2537.980; forked = 1565.023
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.988 ; gain = 0.000 ; free physical = 735 ; free virtual = 15976
INFO: [Common 17-1381] The checkpoint '/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/7-seg/build/vivado/7-seg.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 14 12:58:23 2025...
