// Seed: 791615971
`timescale 1 ps / 1ps
module module_0 (
    input reg id_0,
    output reg id_1,
    output reg id_2,
    input id_3,
    output id_4,
    output id_5,
    output logic id_6,
    input reg id_7,
    output logic id_8
);
  assign id_1 = id_7;
  always @("" or posedge id_3) begin
    id_2 <= id_7;
    id_4 <= {id_0, 1, 1'h0};
  end
  type_17(
      ~1, 1
  );
  logic id_9;
  type_19(
      (1), id_1, 1, id_5[1], id_0, 1, id_4
  );
  reg id_10 = id_7;
endmodule
