============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Nov 16 2021  10:27:46 am
  Module:                 axis_accelerator_asic
  Operating conditions:   tt_1p0v_25c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------
            Category            Number   %   Average Toggle Saving %   
-----------------------------------------------------------------------
 RC Clock Gating Instances         836  100            77.13           
 Non-RC Clock Gating Instances       0    0            0.00            
-----------------------------------------------------------------------
 RC Gated Flip-flops             75944  100            66.60           
 Non-RC Gated Flip-flops             0    0            0.00            
-----------------------------------------------------------------------
 Total Ungated Flip-flops          184    0              -             
 Enable not found                   25   14              -             
 Register bank width too small     159   86              -             
-----------------------------------------------------------------------
 Total Flip-flops                76128  100              -             
-----------------------------------------------------------------------

