`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2022/05/04 14:11:57
// Design Name: 
// Module Name: ALU
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module ALU(
	input 	[19:0] 		alu_control,
	input	[31:0] 		alu_src1,
	input 	[31:0] 		alu_src2,
	output 	[31:0] 		alu_result
);
	
// ç°åœ¨ï¿???20ä¸ªæ“ï¿???
wire op_add;    // åŠ æ³•æ“ä½œ
wire op_sub;    // å‡æ³•æ“ä½œ
wire op_slt;    // æœ‰ç¬¦å·æ¯”è¾ƒï¼Œå°äºç½®ä½
wire op_sltu;   // æ— ç¬¦å·æ¯”è¾ƒï¼Œå°äºç½®ä½
wire op_and;    // æŒ‰ä½ï¿????
wire op_nor;    // æŒ‰ä½ä¸é
wire op_or;     // æŒ‰ä½ï¿????
wire op_xor;    // æŒ‰ä½å¼‚æˆ–
wire op_sll;    // é€»è¾‘å·¦ç§»ï¼Œshift left logical
wire op_srl;    // é€»è¾‘å³ç§»ï¼Œshift right logical
wire op_sra;    // ç®—æœ¯å³ç§»ï¼Œshift right arithmetic
wire op_lui;    // é«˜ä½åŠ è½½ï¼Œload upper immediate	æ³¨æ„è¾“å…¥ä¸ºsrc2
wire op_llo;
wire op_mult;
wire op_bltz;
wire op_blez;
wire op_bgtz;
wire op_bgez;
wire op_beq;
wire op_bneq;
	
// {
//     0:+,
//     1:-,
//     2:slt,
//     3:sltu,
//     4:andï¿???,
//     5:noræˆ–é,
//     6:orï¿???,
//     7:xorå¼‚æˆ–,
//     8:sllé€»è¾‘å·¦ç§»,
//     9:srlé€»è¾‘å³ç§»,
//     10:sraç®—æœ¯å³ç§»,
//     11:luié«˜ä½åŠ è½½,
//     12:lloä½ä½åŠ è½½,
//     13:multi,
//     14:bltz,
//     15:blez,
//     16:bgtz,
//     17:bgez,
//     18:beq,
//     19:bneq
// }

    assign op_add = alu_control[0];
	assign op_sub = alu_control[1];
	assign op_slt = alu_control[2];
	assign op_sltu = alu_control[3];
	assign op_and = alu_control[4];
	assign op_nor = alu_control[5];
	assign op_or = alu_control[6];
	assign op_xor = alu_control[7];
	assign op_sll = alu_control[8];
	assign op_srl = alu_control[9];
	assign op_sra = alu_control[10];
	assign op_lui = alu_control[11];
	assign op_llo = alu_control[12];
	assign op_mult = alu_control[13];
	assign op_bltz = alu_control[14];
	assign op_blez = alu_control[15];
	assign op_bgtz = alu_control[16];
	assign op_bgez = alu_control[17];
	assign op_beq = alu_control[18];
	assign op_bneq = alu_control[19];

	//19ä¸ªå­˜å‚¨ç»“æœçš„å¯„å­˜
	wire 	[31:0]	 	add_sub_result;
	wire 	[31:0]		slt_result;
	wire 	[31:0]	 	sltu_result;
	wire 	[31:0]	 	and_result;
	wire 	[31:0]		nor_result;
	wire 	[31:0]	 	or_result;	
	wire 	[31:0]	 	xor_result;
	wire 	[31:0]		sll_result;
	wire 	[31:0]	 	srl_result;
	wire 	[31:0]	 	sra_result;
	wire 	[31:0]	 	lui_result;
	wire 	[31:0]	 	llo_result;
	wire 	[31:0]	 	mult_result;
	wire 	[31:0]	 	bltz_result;
	wire 	[31:0]	 	blez_result;
	wire 	[31:0]	 	bgtz_result;
	wire 	[31:0]	 	bgez_result;
	wire 	[31:0]	 	beq_result;
	wire 	[31:0]	 	bneq_result;
	
	//{and, nor, or, xor, lui, llo}
	assign and_result = alu_src1 & alu_src2;
	assign or_result = alu_src1 | alu_src2;
	assign nor_result = ~or_result;
	assign xor_result = alu_src1 ^ alu_src2;
	assign lui_result = {alu_src2[15:0], 16'b0};
	assign llo_result = {16'b0, alu_src2[31:16]};
	
	//{add, sub}
	wire	[31:0]		adder_a;
	wire	[31:0] 		adder_b;
	wire				adder_carryin;
	wire	[31:0]		adder_result;
	wire				adder_carryout;
	wire				adder_mid_carryout;
	
	assign adder_a = alu_src1;
	assign adder_b = (op_sub | op_slt | op_sltu) ? ~alu_src2 : alu_src2;
	assign adder_carryin = (op_sub | op_slt | op_sltu) ? 1'b1 : 1'b0;
//	adder_16b lo(.src1(alu_src1[15:0]), .src2(alu_src2[15:0]), .carryin(adder_carryin), .res(adder_result[15:0]), .carryout(adder_mid_carryout));
//	adder_16b hi(.src1(alu_src1[31:16]), .src2(alu_src2[31:16]), .carryin(adder_mid_carryout), .res(adder_result[31:16]), .carryout(adder_carryout));
    assign adder_result = adder_a + adder_b;
	
	assign add_sub_result = adder_result;
	
	//{slt, sltu}
	//å¦‚æœsrc1ä¸ºè´Ÿæ•°ï¼Œsrc2ä¸ºæ­£æ•°ï¼›æˆ–src1,src2å¼‚å·ï¼Œç›¸åŠ ç»“æœä¸ºè´Ÿæ•°
	assign slt_result[31:1] = 31'b0; //å ä½
	assign slt_result[0] = (alu_src1[31] & ~alu_src2[31])
						 | (~(alu_src1[31] ^ alu_src2[31]) & adder_result[31]);
						 
	assign sltu_result[31:1] = 31'b0; //å ä½
	assign sltu_result[0] = ~adder_carryout;
	
	//{sll. srl, sra}
	assign sll_result = alu_src2 << alu_src1[4:0];
	assign srl_result = alu_src2 >> alu_src1[4:0];
	assign sra_result = ($signed(alu_src2)) >>> alu_src1[4:0];
	
	//{å…¶ä½™æš‚æ—¶æ²¡å†™}

	assign alu_result = 	(
							(({32{op_add|op_sub}} & add_sub_result)
						|	({32{op_slt}}		 & slt_result))
						|	(({32{op_sltu}}		 & sltu_result)
						|	({32{op_and}}		 & and_result))
							) 
							| 
							(
							(({32{op_nor}}		 & nor_result)
						|	({32{op_or}}		 & or_result))
						|	(({32{op_xor}}		 & xor_result)
						|	({32{op_sll}}		 & sll_result))
							)
							|
							(
							(({32{op_srl}}		 & srl_result)
						|	({32{op_sra}}		 & sra_result))
						|	(({32{op_lui}}		 & lui_result)
						|	({32{op_llo}}		 & llo_result))
							)
							|
							(
							(({32{op_mult}}		 & mult_result)
						|	({32{op_bltz}}		 & bltz_result))
						|	(({32{op_blez}}		 & blez_result)
						|	({32{op_bgtz}}		 & bgtz_result))
							)
							|
							(
							(({32{op_bgez}}		 & mult_result)
						|	({32{op_beq}}		 & bltz_result))
						|	(({32{op_bneq}}		 & blez_result))
							);
	
endmodule
