--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Perger.twx Perger.ncd -o Perger.twr Perger.pcf -ucf
Perger.ucf

Design file:              Perger.ncd
Physical constraint file: Perger.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 169828 paths analyzed, 6768 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.333ns.
--------------------------------------------------------------------------------

Paths for end point displayer_inst/lcd_controller_inst/clk_count_18 (SLICE_X12Y55.C3), 3425 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_11 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_18 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.281ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.283 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_11 to displayer_inst/lcd_controller_inst/clk_count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y56.BQ      Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<12>
                                                       displayer_inst/lcd_controller_inst/clk_count_11
    SLICE_X8Y55.D2       net (fanout=6)        1.361   displayer_inst/lcd_controller_inst/clk_count<11>
    SLICE_X8Y55.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/clk_count<11>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.DMUX     Tcind                 0.320   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
    SLICE_X4Y46.D2       net (fanout=9)        2.207   displayer_inst/lcd_controller_inst/clk_count[30]_GND_23_o_add_5_OUT<19>
    SLICE_X4Y46.COUT     Topcyd                0.343   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_lutdi21
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A2      net (fanout=7)        2.372   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A       Tilo                  0.235   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y57.A5       net (fanout=2)        0.442   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y57.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<15>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X12Y55.C3      net (fanout=11)       1.194   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT102
    SLICE_X12Y55.CLK     Tas                   0.339   displayer_inst/lcd_controller_inst/clk_count<19>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT201
                                                       displayer_inst/lcd_controller_inst/clk_count_18
    -------------------------------------------------  ---------------------------
    Total                                     10.281ns (2.617ns logic, 7.664ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_11 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_18 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.250ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.283 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_11 to displayer_inst/lcd_controller_inst/clk_count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y56.BQ      Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<12>
                                                       displayer_inst/lcd_controller_inst/clk_count_11
    SLICE_X8Y55.D2       net (fanout=6)        1.361   displayer_inst/lcd_controller_inst/clk_count<11>
    SLICE_X8Y55.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/clk_count<11>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.DMUX     Tcind                 0.320   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
    SLICE_X4Y46.D2       net (fanout=9)        2.207   displayer_inst/lcd_controller_inst/clk_count[30]_GND_23_o_add_5_OUT<19>
    SLICE_X4Y46.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_lut<3>1
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A2      net (fanout=7)        2.372   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A       Tilo                  0.235   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y57.A5       net (fanout=2)        0.442   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y57.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<15>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X12Y55.C3      net (fanout=11)       1.194   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT102
    SLICE_X12Y55.CLK     Tas                   0.339   displayer_inst/lcd_controller_inst/clk_count<19>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT201
                                                       displayer_inst/lcd_controller_inst/clk_count_18
    -------------------------------------------------  ---------------------------
    Total                                     10.250ns (2.586ns logic, 7.664ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_18 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.126ns (Levels of Logic = 10)
  Clock Path Skew:      -0.053ns (0.650 - 0.703)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X8Y53.D2       net (fanout=5)        1.014   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X8Y53.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<3>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<3>
    SLICE_X8Y54.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<7>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<7>
    SLICE_X8Y55.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.DMUX     Tcind                 0.320   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
    SLICE_X4Y46.D2       net (fanout=9)        2.207   displayer_inst/lcd_controller_inst/clk_count[30]_GND_23_o_add_5_OUT<19>
    SLICE_X4Y46.COUT     Topcyd                0.343   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_lutdi21
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A2      net (fanout=7)        2.372   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A       Tilo                  0.235   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y57.A5       net (fanout=2)        0.442   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y57.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<15>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X12Y55.C3      net (fanout=11)       1.194   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT102
    SLICE_X12Y55.CLK     Tas                   0.339   displayer_inst/lcd_controller_inst/clk_count<19>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT201
                                                       displayer_inst/lcd_controller_inst/clk_count_18
    -------------------------------------------------  ---------------------------
    Total                                     10.126ns (2.803ns logic, 7.323ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/lcd_controller_inst/clk_count_9 (SLICE_X13Y55.D3), 3425 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_11 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_9 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.268ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.283 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_11 to displayer_inst/lcd_controller_inst/clk_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y56.BQ      Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<12>
                                                       displayer_inst/lcd_controller_inst/clk_count_11
    SLICE_X8Y55.D2       net (fanout=6)        1.361   displayer_inst/lcd_controller_inst/clk_count<11>
    SLICE_X8Y55.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/clk_count<11>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.DMUX     Tcind                 0.320   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
    SLICE_X4Y46.D2       net (fanout=9)        2.207   displayer_inst/lcd_controller_inst/clk_count[30]_GND_23_o_add_5_OUT<19>
    SLICE_X4Y46.COUT     Topcyd                0.343   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_lutdi21
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A2      net (fanout=7)        2.372   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A       Tilo                  0.235   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y56.A6       net (fanout=2)        0.385   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y56.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X13Y55.D3      net (fanout=9)        1.204   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X13Y55.CLK     Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<9>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT621
                                                       displayer_inst/lcd_controller_inst/clk_count_9
    -------------------------------------------------  ---------------------------
    Total                                     10.268ns (2.651ns logic, 7.617ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_11 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_9 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.237ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.283 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_11 to displayer_inst/lcd_controller_inst/clk_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y56.BQ      Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<12>
                                                       displayer_inst/lcd_controller_inst/clk_count_11
    SLICE_X8Y55.D2       net (fanout=6)        1.361   displayer_inst/lcd_controller_inst/clk_count<11>
    SLICE_X8Y55.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/clk_count<11>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.DMUX     Tcind                 0.320   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
    SLICE_X4Y46.D2       net (fanout=9)        2.207   displayer_inst/lcd_controller_inst/clk_count[30]_GND_23_o_add_5_OUT<19>
    SLICE_X4Y46.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_lut<3>1
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A2      net (fanout=7)        2.372   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A       Tilo                  0.235   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y56.A6       net (fanout=2)        0.385   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y56.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X13Y55.D3      net (fanout=9)        1.204   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X13Y55.CLK     Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<9>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT621
                                                       displayer_inst/lcd_controller_inst/clk_count_9
    -------------------------------------------------  ---------------------------
    Total                                     10.237ns (2.620ns logic, 7.617ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_9 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.113ns (Levels of Logic = 10)
  Clock Path Skew:      -0.053ns (0.650 - 0.703)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X8Y53.D2       net (fanout=5)        1.014   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X8Y53.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<3>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<3>
    SLICE_X8Y54.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<7>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<7>
    SLICE_X8Y55.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.DMUX     Tcind                 0.320   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
    SLICE_X4Y46.D2       net (fanout=9)        2.207   displayer_inst/lcd_controller_inst/clk_count[30]_GND_23_o_add_5_OUT<19>
    SLICE_X4Y46.COUT     Topcyd                0.343   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_lutdi21
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A2      net (fanout=7)        2.372   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A       Tilo                  0.235   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y56.A6       net (fanout=2)        0.385   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y56.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X13Y55.D3      net (fanout=9)        1.204   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X13Y55.CLK     Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<9>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT621
                                                       displayer_inst/lcd_controller_inst/clk_count_9
    -------------------------------------------------  ---------------------------
    Total                                     10.113ns (2.837ns logic, 7.276ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/lcd_controller_inst/clk_count_8 (SLICE_X13Y55.C3), 3425 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_11 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_8 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.235ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.283 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_11 to displayer_inst/lcd_controller_inst/clk_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y56.BQ      Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<12>
                                                       displayer_inst/lcd_controller_inst/clk_count_11
    SLICE_X8Y55.D2       net (fanout=6)        1.361   displayer_inst/lcd_controller_inst/clk_count<11>
    SLICE_X8Y55.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/clk_count<11>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.DMUX     Tcind                 0.320   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
    SLICE_X4Y46.D2       net (fanout=9)        2.207   displayer_inst/lcd_controller_inst/clk_count[30]_GND_23_o_add_5_OUT<19>
    SLICE_X4Y46.COUT     Topcyd                0.343   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_lutdi21
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A2      net (fanout=7)        2.372   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A       Tilo                  0.235   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y56.A6       net (fanout=2)        0.385   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y56.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X13Y55.C3      net (fanout=9)        1.171   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X13Y55.CLK     Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<9>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT601
                                                       displayer_inst/lcd_controller_inst/clk_count_8
    -------------------------------------------------  ---------------------------
    Total                                     10.235ns (2.651ns logic, 7.584ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_11 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_8 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.204ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.283 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_11 to displayer_inst/lcd_controller_inst/clk_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y56.BQ      Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<12>
                                                       displayer_inst/lcd_controller_inst/clk_count_11
    SLICE_X8Y55.D2       net (fanout=6)        1.361   displayer_inst/lcd_controller_inst/clk_count<11>
    SLICE_X8Y55.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/clk_count<11>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.DMUX     Tcind                 0.320   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
    SLICE_X4Y46.D2       net (fanout=9)        2.207   displayer_inst/lcd_controller_inst/clk_count[30]_GND_23_o_add_5_OUT<19>
    SLICE_X4Y46.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_lut<3>1
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A2      net (fanout=7)        2.372   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A       Tilo                  0.235   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y56.A6       net (fanout=2)        0.385   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y56.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X13Y55.C3      net (fanout=9)        1.171   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X13Y55.CLK     Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<9>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT601
                                                       displayer_inst/lcd_controller_inst/clk_count_8
    -------------------------------------------------  ---------------------------
    Total                                     10.204ns (2.620ns logic, 7.584ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_8 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.080ns (Levels of Logic = 10)
  Clock Path Skew:      -0.053ns (0.650 - 0.703)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X8Y53.D2       net (fanout=5)        1.014   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X8Y53.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<3>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<3>
    SLICE_X8Y54.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<7>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<7>
    SLICE_X8Y55.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<11>
    SLICE_X8Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<15>
    SLICE_X8Y57.DMUX     Tcind                 0.320   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_23_o_add_5_OUT_cy<19>
    SLICE_X4Y46.D2       net (fanout=9)        2.207   displayer_inst/lcd_controller_inst/clk_count[30]_GND_23_o_add_5_OUT<19>
    SLICE_X4Y46.COUT     Topcyd                0.343   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_lutdi21
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<3>
    SLICE_X4Y47.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A2      net (fanout=7)        2.372   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_23_o_LessThan_9_o_cy<5>
    SLICE_X10Y57.A       Tilo                  0.235   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y56.A6       net (fanout=2)        0.385   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X9Y56.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X13Y55.C3      net (fanout=9)        1.171   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X13Y55.CLK     Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<9>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT601
                                                       displayer_inst/lcd_controller_inst/clk_count_8
    -------------------------------------------------  ---------------------------
    Total                                     10.080ns (2.837ns logic, 7.243ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Hold Paths: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point communicator_inst/uart_inst/uart_tx_count_2 (SLICE_X22Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               communicator_inst/uart_inst/uart_tx_count_1 (FF)
  Destination:          communicator_inst/uart_inst/uart_tx_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: communicator_inst/uart_inst/uart_tx_count_1 to communicator_inst/uart_inst/uart_tx_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.BQ      Tcko                  0.200   communicator_inst/uart_inst/uart_tx_count<1>
                                                       communicator_inst/uart_inst/uart_tx_count_1
    SLICE_X22Y30.B5      net (fanout=3)        0.084   communicator_inst/uart_inst/uart_tx_count<1>
    SLICE_X22Y30.CLK     Tah         (-Th)    -0.121   communicator_inst/uart_inst/uart_tx_count<1>
                                                       communicator_inst/uart_inst/Mmux__n022431
                                                       communicator_inst/uart_inst/uart_tx_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.321ns logic, 0.084ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point communicator_inst/uart_inst/uart_tx_data_vec_3 (SLICE_X22Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               communicator_inst/uart_inst/uart_tx_data_vec_3 (FF)
  Destination:          communicator_inst/uart_inst/uart_tx_data_vec_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: communicator_inst/uart_inst/uart_tx_data_vec_3 to communicator_inst/uart_inst/uart_tx_data_vec_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.DQ      Tcko                  0.200   communicator_inst/uart_inst/uart_tx_data_vec<3>
                                                       communicator_inst/uart_inst/uart_tx_data_vec_3
    SLICE_X22Y27.D6      net (fanout=2)        0.025   communicator_inst/uart_inst/uart_tx_data_vec<3>
    SLICE_X22Y27.CLK     Tah         (-Th)    -0.190   communicator_inst/uart_inst/uart_tx_data_vec<3>
                                                       communicator_inst/uart_inst/mux311
                                                       communicator_inst/uart_inst/uart_tx_data_vec_3
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/lcd_controller_inst/ptr_4 (SLICE_X6Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               displayer_inst/lcd_controller_inst/ptr_4 (FF)
  Destination:          displayer_inst/lcd_controller_inst/ptr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: displayer_inst/lcd_controller_inst/ptr_4 to displayer_inst/lcd_controller_inst/ptr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.DQ       Tcko                  0.200   displayer_inst/lcd_controller_inst/ptr<4>
                                                       displayer_inst/lcd_controller_inst/ptr_4
    SLICE_X6Y38.D6       net (fanout=14)       0.027   displayer_inst/lcd_controller_inst/ptr<4>
    SLICE_X6Y38.CLK      Tah         (-Th)    -0.190   displayer_inst/lcd_controller_inst/ptr<4>
                                                       displayer_inst/lcd_controller_inst/Mcount_ptr41
                                                       displayer_inst/lcd_controller_inst/ptr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_cleaner_inst/g_btn_debounce[4].debounce_inst/count<3>/CLK
  Logical resource: input_cleaner_inst/g_btn_debounce[4].debounce_inst/count_0/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_cleaner_inst/g_btn_debounce[4].debounce_inst/count<3>/CLK
  Logical resource: input_cleaner_inst/g_btn_debounce[4].debounce_inst/count_1/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.333|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 169828 paths, 0 nets, and 8641 connections

Design statistics:
   Minimum period:  10.333ns{1}   (Maximum frequency:  96.777MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  8 17:23:09 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 408 MB



