Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : cpu
Version: N-2017.09-SP5
Date   : Tue Dec 11 21:02:31 2018
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: memwb/RFdst/CELL_1/STATE_ELEMENT/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerFile/REG_14/CELL_0/STATE_ELEMENT/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memwb/RFdst/CELL_1/STATE_ELEMENT/state_reg/CP (EDFKCNQD1BWP)
                                                          0.00       0.00 r
  memwb/RFdst/CELL_1/STATE_ELEMENT/state_reg/Q (EDFKCNQD1BWP)
                                                          0.10       0.10 r
  memwb/RFdst/CELL_1/Bitline1_tri/Z (BUFTD6BWP)           0.09       0.19 r
  U1815/ZN (CKND2BWP)                                     0.06       0.24 f
  U2018/ZN (ND4D0BWP)                                     0.05       0.29 r
  U1914/Z (AN2D2BWP)                                      0.07       0.36 r
  U1661/ZN (ND3D3BWP)                                     0.08       0.44 f
  U1922/ZN (CKND0BWP)                                     0.05       0.49 r
  U1814/Z (AN2XD1BWP)                                     0.05       0.54 r
  U1924/ZN (ND2D1BWP)                                     0.05       0.59 f
  U1920/ZN (CKND6BWP)                                     0.07       0.66 r
  registerFile/REG_14/CELL_0/STATE_ELEMENT/state_reg/E (EDFKCNQD1BWP)
                                                          0.00       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  registerFile/REG_14/CELL_0/STATE_ELEMENT/state_reg/CP (EDFKCNQD1BWP)
                                                          0.00       1.85 r
  library setup time                                     -0.15       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


1
