Analysis & Elaboration report for DE2_70
Wed May 25 14:25:47 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for Histo:coolName2|SRAM:HisRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated
  6. Source assignments for Histo:coolName2|SRAM:DispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated
  7. Source assignments for Histo:coolName2|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated
  8. Parameter Settings for User Entity Instance: Top-level Entity: |testbench_Histogram
  9. Parameter Settings for User Entity Instance: Histo:coolName2|SRAM:HisRam|altsyncram:altsyncram_component
 10. Parameter Settings for User Entity Instance: Histo:coolName2|SRAM:DispRam|altsyncram:altsyncram_component
 11. Parameter Settings for User Entity Instance: Histo:coolName2|SRAM:HDispRam|altsyncram:altsyncram_component
 12. altsyncram Parameter Settings by Entity Instance
 13. Analysis & Elaboration Settings
 14. Port Connectivity Checks: "Histo:coolName2|SRAM:HDispRam"
 15. Port Connectivity Checks: "Histo:coolName2|SRAM:DispRam"
 16. Port Connectivity Checks: "Histo:coolName2"
 17. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Wed May 25 14:25:47 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE2_70                                          ;
; Top-level Entity Name              ; testbench_Histogram                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |testbench_Histogram|Histo:coolName2|SRAM:DispRam  ; C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/SRAM.v ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |testbench_Histogram|Histo:coolName2|SRAM:HDispRam ; C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/SRAM.v ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |testbench_Histogram|Histo:coolName2|SRAM:HisRam   ; C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/SRAM.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Histo:coolName2|SRAM:HisRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Histo:coolName2|SRAM:DispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Histo:coolName2|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |testbench_Histogram             ;
+---------------------+----------------------------------------------------------+----------------+
; Parameter Name      ; Value                                                    ; Type           ;
+---------------------+----------------------------------------------------------+----------------+
; num_rows            ; 32                                                       ; Signed Integer ;
; num_cols            ; 32                                                       ; Signed Integer ;
; full_frame_rows     ; 36                                                       ; Signed Integer ;
; full_frame_cols     ; 36                                                       ; Signed Integer ;
; invalidBorderWidthX ; 2                                                        ; Signed Integer ;
; invalidBorderWidthY ; 2                                                        ; Signed Integer ;
; num_bits_rgb        ; 12                                                       ; Signed Integer ;
; output_width        ; 16                                                       ; Signed Integer ;
; user_directory      ; C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/TestBench/ ; String         ;
+---------------------+----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Histo:coolName2|SRAM:HisRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 20                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 20                   ; Signed Integer                               ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                               ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_uio1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Histo:coolName2|SRAM:DispRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 20                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 20                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_uio1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Histo:coolName2|SRAM:HDispRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                        ;
; WIDTH_A                            ; 20                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 20                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_uio1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 3                                                             ;
; Entity Instance                           ; Histo:coolName2|SRAM:HisRam|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 20                                                            ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 20                                                            ;
;     -- NUMWORDS_B                         ; 4096                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; Histo:coolName2|SRAM:DispRam|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 20                                                            ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 20                                                            ;
;     -- NUMWORDS_B                         ; 4096                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; Histo:coolName2|SRAM:HDispRam|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 20                                                            ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 20                                                            ;
;     -- NUMWORDS_B                         ; 4096                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                       ;
+----------------------------------------------------------------------------+---------------------+--------------------+
; Option                                                                     ; Setting             ; Default Value      ;
+----------------------------------------------------------------------------+---------------------+--------------------+
; Device                                                                     ; EP2C70F896C6        ;                    ;
; Top-level entity name                                                      ; testbench_Histogram ; DE2_70             ;
; Family name                                                                ; Cyclone II          ; Stratix II         ;
; Use smart compilation                                                      ; On                  ; Off                ;
; Maximum processors allowed for parallel compilation                        ; Default             ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                 ;
; Enable compact report table                                                ; Off                 ; Off                ;
; Restructure Multiplexers                                                   ; Auto                ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                ;
; Preserve fewer node names                                                  ; On                  ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                ; Auto               ;
; Safe State Machine                                                         ; Off                 ; Off                ;
; Extract Verilog State Machines                                             ; On                  ; On                 ;
; Extract VHDL State Machines                                                ; On                  ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                 ;
; Parallel Synthesis                                                         ; On                  ; On                 ;
; DSP Block Balancing                                                        ; Auto                ; Auto               ;
; NOT Gate Push-Back                                                         ; On                  ; On                 ;
; Power-Up Don't Care                                                        ; On                  ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                ;
; Remove Duplicate Registers                                                 ; On                  ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                ;
; Ignore SOFT Buffers                                                        ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                ;
; Optimization Technique                                                     ; Balanced            ; Balanced           ;
; Carry Chain Length                                                         ; 70                  ; 70                 ;
; Auto Carry Chains                                                          ; On                  ; On                 ;
; Auto Open-Drain Pins                                                       ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                ;
; Auto ROM Replacement                                                       ; On                  ; On                 ;
; Auto RAM Replacement                                                       ; On                  ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                  ; On                 ;
; Strict RAM Replacement                                                     ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                          ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                ;
; Auto Resource Sharing                                                      ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                 ; Off                ;
; Report Parameter Settings                                                  ; On                  ; On                 ;
; Report Source Assignments                                                  ; On                  ; On                 ;
; Report Connectivity Checks                                                 ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation ;
; HDL message level                                                          ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                 ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                ;
; Clock MUX Protection                                                       ; On                  ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                ;
; Block Design Naming                                                        ; Auto                ; Auto               ;
; SDC constraint protection                                                  ; Off                 ; Off                ;
; Synthesis Effort                                                           ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                 ;
; Synthesis Seed                                                             ; 1                   ; 1                  ;
+----------------------------------------------------------------------------+---------------------+--------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Histo:coolName2|SRAM:HDispRam" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; rdaddress[11..8] ; Input ; Info     ; Stuck at GND        ;
; wraddress[11..8] ; Input ; Info     ; Stuck at GND        ;
+------------------+-------+----------+---------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Histo:coolName2|SRAM:DispRam" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; rdaddress[11..8] ; Input ; Info     ; Stuck at GND       ;
; wraddress[11..8] ; Input ; Info     ; Stuck at GND       ;
+------------------+-------+----------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Histo:coolName2"                                                                                                                                         ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; iPclk       ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; iY_Cont     ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "iY_Cont[15..5]" will be connected to GND. ;
; iX_Cont     ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "iX_Cont[15..5]" will be connected to GND. ;
; Gr_Out_His1 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "Gr_Out_His1[15..1]" have no fanouts                  ;
; Gr_Out_His1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; Gr_Out_His2 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "Gr_Out_His2[15..1]" have no fanouts                  ;
; Gr_Out_His2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; Gr_Out_Cum1 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "Gr_Out_Cum1[15..1]" have no fanouts                  ;
; Gr_Out_Cum1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; Gr_Out_Cum2 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "Gr_Out_Cum2[15..1]" have no fanouts                  ;
; Gr_Out_Cum2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; stateOut    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 25 14:25:45 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70 --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file testbench/testbench_histogram.v
    Info (12023): Found entity 1: testbench_Histogram
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Warning (10238): Verilog Module Declaration warning at Sdram_Control_4Port.v(100): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Sdram_Control_4Port"
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v
    Info (12023): Found entity 1: Sdram_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file histo.v
    Info (12023): Found entity 1: Histo
Info (12021): Found 1 design units, including 1 entities, in source file sram.v
    Info (12023): Found entity 1: SRAM
Info (12021): Found 1 design units, including 1 entities, in source file greyscale.v
    Info (12023): Found entity 1: Greyscale
Warning (10236): Verilog HDL Implicit Net warning at testbench_Histogram.v(71): created implicit net for "Gr_Out_His_D1"
Warning (10236): Verilog HDL Implicit Net warning at testbench_Histogram.v(71): created implicit net for "Gr_Out_His_D2"
Warning (10236): Verilog HDL Implicit Net warning at testbench_Histogram.v(72): created implicit net for "Gr_Out_Cum_D1"
Warning (10236): Verilog HDL Implicit Net warning at testbench_Histogram.v(72): created implicit net for "Gr_Out_Cum_D2"
Info (12127): Elaborating entity "testbench_Histogram" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at testbench_Histogram.v(33): object "sCCD_R" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at testbench_Histogram.v(33): object "sCCD_G" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at testbench_Histogram.v(33): object "sCCD_B" assigned a value but never read
Warning (10858): Verilog HDL warning at testbench_Histogram.v(39): object wr1_data used but never assigned
Warning (10858): Verilog HDL warning at testbench_Histogram.v(39): object wr2_data used but never assigned
Warning (10036): Verilog HDL or VHDL warning at testbench_Histogram.v(46): object "hist_input" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at testbench_Histogram.v(143): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at testbench_Histogram.v(144): truncated value with size 32 to match size of target (5)
Warning (10030): Net "expected_output.data_a" at testbench_Histogram.v(50) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "expected_output.waddr_a" at testbench_Histogram.v(50) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "expected_output.we_a" at testbench_Histogram.v(50) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "Histo" for hierarchy "Histo:coolName2"
Warning (10230): Verilog HDL assignment warning at Histo.v(101): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Histo.v(109): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Histo.v(117): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Histo.v(128): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Histo.v(136): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Histo.v(172): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Histo.v(173): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Histo.v(174): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Histo.v(175): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Histo.v(177): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Histo.v(178): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Histo.v(179): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Histo.v(180): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Histo.v(183): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Histo.v(184): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Histo.v(185): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Histo.v(186): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Histo.v(189): truncated value with size 3 to match size of target (2)
Info (12128): Elaborating entity "SRAM" for hierarchy "Histo:coolName2|SRAM:HisRam"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Histo:coolName2|SRAM:HisRam|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Histo:coolName2|SRAM:HisRam|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Histo:coolName2|SRAM:HisRam|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_b" = "20"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uio1.tdf
    Info (12023): Found entity 1: altsyncram_uio1
Info (12128): Elaborating entity "altsyncram_uio1" for hierarchy "Histo:coolName2|SRAM:HisRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 485 megabytes
    Info: Processing ended: Wed May 25 14:25:47 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


