<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta name="generator" content="mm0-doc">
  <meta name="description" content="Documentation for theorem `execWriteT` in `../examples/x86.mm1`.">
  <meta name="keywords" content="mm0, metamath-zero">
  <title>execWriteT - ../examples/x86.mm1 - Metamath Zero</title>
  <link rel="stylesheet" type="text/css" href="../stylesheet.css" />
  <!-- <link rel="shortcut icon" href="../favicon.ico"> -->
</head>
<body>
  <section class="main">
    <h1 class="title">Theorem <a class="thm" href="">execWriteT</a></h1>
    <pre>pub theorem execWriteT (l k l2 ret: nat):
  $ execWrite l k l2 ret ->
    l e. List (ns (u8)) /\
      k e. Config /\
      l2 e. List (ns (u8)) /\
      ret e. ns (u64) $;</pre>
    <table class="proof">
      <tbody>
        <tr class="proof-head"><th>Step</th><th>Hyp</th><th>Ref</th><th>Expression</th></tr>
        <tr class="st">
          <td><a name="1"/>1</td>
          <td></td>
          <td><a href="anass.html">anass</a></td>
          <td><pre>l e. List (ns (u8)) /\ k e. Config /\ l2 e. List (ns (u8)) /\ ret e. ns (u64) <-> l e. List (ns (u8)) /\ k e. Config /\ (l2 e. List (ns (u8)) /\ ret e. ns (u64))</pre></td>
        </tr>        <tr class="st">
          <td><a name="2"/>2</td>
          <td></td>
          <td><a href="anass.html">anass</a></td>
          <td><pre>l e. List (ns (u8)) /\ k e. Config /\ (l2 e. List (ns (u8)) /\ ret e. ns (u64)) <-> l e. List (ns (u8)) /\ (k e. Config /\ (l2 e. List (ns (u8)) /\ ret e. ns (u64)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="3"/>3</td>
          <td></td>
          <td><a href="anim1.html">anim1</a></td>
          <td><pre>(l e. List (ns (u8)) /\ readReg k (RAX) = sys_write -> l e. List (ns (u8))) ->
  l e. List (ns (u8)) /\
    readReg k (RAX) = sys_write /\
    E. x1 E. x2 E. x3 (x1 = readReg k (RDI) /\
      x3 = readReg k (RDX) /\
      readMem k (readReg k (RSI)) x2 /\
      x2 e. Array (ns (u8)) x3 /\
      ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  l e. List (ns (u8)) /\
    E. x1 E. x2 E. x3 (x1 = readReg k (RDI) /\
      x3 = readReg k (RDX) /\
      readMem k (readReg k (RSI)) x2 /\
      x2 e. Array (ns (u8)) x3 /\
      ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4)))</pre></td>
        </tr>        <tr class="sc">
          <td><a name="4"/>4</td>
          <td><a href="#3">3</a></td>
          <td><i>conv</i></td>
          <td><pre>(l e. List (ns (u8)) /\ readReg k (RAX) = sys_write -> l e. List (ns (u8))) ->
  execWrite l k l2 ret ->
  l e. List (ns (u8)) /\
    E. x1 E. x2 E. x3 (x1 = readReg k (RDI) /\
      x3 = readReg k (RDX) /\
      readMem k (readReg k (RSI)) x2 /\
      x2 e. Array (ns (u8)) x3 /\
      ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="5"/>5</td>
          <td></td>
          <td><a href="anl.html">anl</a></td>
          <td><pre>l e. List (ns (u8)) /\ readReg k (RAX) = sys_write -> l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="6"/>6</td>
          <td><a href="#4">4</a>, <a href="#5">5</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>execWrite l k l2 ret ->
  l e. List (ns (u8)) /\
    E. x1 E. x2 E. x3 (x1 = readReg k (RDI) /\
      x3 = readReg k (RDX) /\
      readMem k (readReg k (RSI)) x2 /\
      x2 e. Array (ns (u8)) x3 /\
      ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="7"/>7</td>
          <td></td>
          <td><a href="anim2a.html">anim2a</a></td>
          <td><pre>(l e. List (ns (u8)) ->
    E. x1 E. x2 E. x3 (x1 = readReg k (RDI) /\
      x3 = readReg k (RDX) /\
      readMem k (readReg k (RSI)) x2 /\
      x2 e. Array (ns (u8)) x3 /\
      ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
    k e. Config /\ (l2 e. List (ns (u8)) /\ ret e. ns (u64))) ->
  l e. List (ns (u8)) /\
    E. x1 E. x2 E. x3 (x1 = readReg k (RDI) /\
      x3 = readReg k (RDX) /\
      readMem k (readReg k (RSI)) x2 /\
      x2 e. Array (ns (u8)) x3 /\
      ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  l e. List (ns (u8)) /\ (k e. Config /\ (l2 e. List (ns (u8)) /\ ret e. ns (u64)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="8"/>8</td>
          <td></td>
          <td><a href="anass.html">anass</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\
    ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4)) <->
  l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\
      x3 = readReg k (RDX) /\
      readMem k (readReg k (RSI)) x2 /\
      x2 e. Array (ns (u8)) x3 /\
      ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="9"/>9</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3 -> readMem k (readReg k (RSI)) x2</pre></td>
        </tr>        <tr class="st">
          <td><a name="10"/>10</td>
          <td></td>
          <td><a href="readMemT.html">readMemT</a></td>
          <td><pre>readMem k (readReg k (RSI)) x2 -> k e. Config /\ readReg k (RSI) e. ns (u64) /\ x2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="11"/>11</td>
          <td></td>
          <td><a href="anll.html">anll</a></td>
          <td><pre>k e. Config /\ readReg k (RSI) e. ns (u64) /\ x2 e. List (ns (u8)) -> k e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="12"/>12</td>
          <td><a href="#10">10</a>, <a href="#11">11</a></td>
          <td><a href="rsyl.html">rsyl</a></td>
          <td><pre>readMem k (readReg k (RSI)) x2 -> k e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="13"/>13</td>
          <td><a href="#9">9</a>, <a href="#12">12</a></td>
          <td><a href="rsyl.html">rsyl</a></td>
          <td><pre>x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3 -> k e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="14"/>14</td>
          <td><a href="#13">13</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>l e. List (ns (u8)) /\ (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) -> k e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="15"/>15</td>
          <td><a href="#14">14</a></td>
          <td><a href="anwl.html">anwl</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\
    ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4)) ->
  k e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="16"/>16</td>
          <td></td>
          <td><a href="anrr.html">anrr</a></td>
          <td><pre>l e. List (ns (u8)) /\ (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\ (isIOError ret /\ l2 = l) -> l2 = l</pre></td>
        </tr>        <tr class="st">
          <td><a name="17"/>17</td>
          <td><a href="#16">16</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>l e. List (ns (u8)) /\ (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\ (isIOError ret /\ l2 = l) ->
  (l2 e. List (ns (u8)) <-> l e. List (ns (u8)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="18"/>18</td>
          <td></td>
          <td><a href="anll.html">anll</a></td>
          <td><pre>l e. List (ns (u8)) /\ (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\ (isIOError ret /\ l2 = l) -> l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="19"/>19</td>
          <td><a href="#17">17</a>, <a href="#18">18</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>l e. List (ns (u8)) /\ (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\ (isIOError ret /\ l2 = l) -> l2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="20"/>20</td>
          <td></td>
          <td><a href="anrl.html">anrl</a></td>
          <td><pre>l e. List (ns (u8)) /\ (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\ (isIOError ret /\ l2 = l) -> isIOError ret</pre></td>
        </tr>        <tr class="st">
          <td><a name="21"/>21</td>
          <td></td>
          <td><a href="isIOErrorT.html">isIOErrorT</a></td>
          <td><pre>isIOError ret -> ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="22"/>22</td>
          <td><a href="#20">20</a>, <a href="#21">21</a></td>
          <td><a href="rsyl.html">rsyl</a></td>
          <td><pre>l e. List (ns (u8)) /\ (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\ (isIOError ret /\ l2 = l) -> ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="23"/>23</td>
          <td><a href="#19">19</a>, <a href="#22">22</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>l e. List (ns (u8)) /\ (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\ (isIOError ret /\ l2 = l) ->
  l2 e. List (ns (u8)) /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="24"/>24</td>
          <td></td>
          <td><a href="writeToFD_T.html">writeToFD_T</a></td>
          <td><pre>writeToFD x1 l x4 l2 -> l e. List (ns (u8)) /\ x4 e. List (ns (u8)) /\ l2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="25"/>25</td>
          <td><a href="#24">24</a></td>
          <td><a href="anrd.html">anrd</a></td>
          <td><pre>writeToFD x1 l x4 l2 -> l2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="26"/>26</td>
          <td><a href="#25">25</a></td>
          <td><a href="anwl.html">anwl</a></td>
          <td><pre>writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4 -> l2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="27"/>27</td>
          <td><a href="#26">26</a></td>
          <td><a href="eex.html">eex</a></td>
          <td><pre>E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4) -> l2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="28"/>28</td>
          <td><a href="#27">27</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4) -> l2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="29"/>29</td>
          <td><a href="#28">28</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>~isIOError ret /\ (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4)) -> l2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="30"/>30</td>
          <td><a href="#29">29</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\
    (~isIOError ret /\ (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  l2 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="31"/>31</td>
          <td></td>
          <td><a href="Bitsle1.html">Bitsle1</a></td>
          <td><pre>ret <= x3 -> x3 e. ns (Bits 64) -> ret e. ns (Bits 64)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="32"/>32</td>
          <td><a href="#31">31</a></td>
          <td><i>conv</i></td>
          <td><pre>ret <= x3 -> x3 e. ns (Bits 64) -> ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="33"/>33</td>
          <td></td>
          <td><a href="anrl.html">anrl</a></td>
          <td><pre>~isIOError ret /\ (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4)) -> ret <= x3</pre></td>
        </tr>        <tr class="st">
          <td><a name="34"/>34</td>
          <td><a href="#33">33</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\
    (~isIOError ret /\ (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  ret <= x3</pre></td>
        </tr>        <tr class="st">
          <td><a name="35"/>35</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\
    (~isIOError ret /\ (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3</pre></td>
        </tr>        <tr class="st">
          <td><a name="36"/>36</td>
          <td></td>
          <td><a href="anllr.html">anllr</a></td>
          <td><pre>x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3 -> x3 = readReg k (RDX)</pre></td>
        </tr>        <tr class="st">
          <td><a name="37"/>37</td>
          <td><a href="#35">35</a>, <a href="#36">36</a></td>
          <td><a href="rsyl.html">rsyl</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\
    (~isIOError ret /\ (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  x3 = readReg k (RDX)</pre></td>
        </tr>        <tr class="st">
          <td><a name="38"/>38</td>
          <td><a href="#37">37</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\
    (~isIOError ret /\ (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  (x3 e. ns (Bits 64) <-> readReg k (RDX) e. ns (Bits 64))</pre></td>
        </tr>        <tr class="st">
          <td><a name="39"/>39</td>
          <td></td>
          <td><a href="readRegT.html">readRegT</a></td>
          <td><pre>k e. Config /\ RDX e. ns (Regs) -> readReg k (RDX) e. ns (u64)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="40"/>40</td>
          <td><a href="#39">39</a></td>
          <td><i>conv</i></td>
          <td><pre>k e. Config /\ RDX e. ns (Regs) -> readReg k (RDX) e. ns (Bits 64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="41"/>41</td>
          <td><a href="#14">14</a></td>
          <td><a href="anwl.html">anwl</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\
    (~isIOError ret /\ (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  k e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="42"/>42</td>
          <td></td>
          <td><a href="RDX_T.html">RDX_T</a></td>
          <td><pre>RDX e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="43"/>43</td>
          <td><a href="#42">42</a></td>
          <td><a href="a1i.html">a1i</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\
    (~isIOError ret /\ (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  RDX e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="44"/>44</td>
          <td><a href="#40">40</a>, <a href="#41">41</a>, <a href="#43">43</a></td>
          <td><a href="sylan.html">sylan</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\
    (~isIOError ret /\ (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  readReg k (RDX) e. ns (Bits 64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="45"/>45</td>
          <td><a href="#38">38</a>, <a href="#44">44</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\
    (~isIOError ret /\ (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  x3 e. ns (Bits 64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="46"/>46</td>
          <td><a href="#32">32</a>, <a href="#34">34</a>, <a href="#45">45</a></td>
          <td><a href="sylc.html">sylc</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\
    (~isIOError ret /\ (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="47"/>47</td>
          <td><a href="#30">30</a>, <a href="#46">46</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\
    (~isIOError ret /\ (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  l2 e. List (ns (u8)) /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="48"/>48</td>
          <td><a href="#23">23</a>, <a href="#47">47</a></td>
          <td><a href="eorda.html">eorda</a></td>
          <td><pre>l e. List (ns (u8)) /\ (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) ->
  isIOError ret /\ l2 = l \/ ~isIOError ret /\ (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4)) ->
  l2 e. List (ns (u8)) /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="49"/>49</td>
          <td><a href="#48">48</a></td>
          <td><i>conv</i></td>
          <td><pre>l e. List (ns (u8)) /\ (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) ->
  ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4)) ->
  l2 e. List (ns (u8)) /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="50"/>50</td>
          <td><a href="#49">49</a></td>
          <td><a href="imp.html">imp</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\
    ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4)) ->
  l2 e. List (ns (u8)) /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="51"/>51</td>
          <td><a href="#15">15</a>, <a href="#50">50</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\ x3 = readReg k (RDX) /\ readMem k (readReg k (RSI)) x2 /\ x2 e. Array (ns (u8)) x3) /\
    ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4)) ->
  k e. Config /\ (l2 e. List (ns (u8)) /\ ret e. ns (u64))</pre></td>
        </tr>        <tr class="st">
          <td><a name="52"/>52</td>
          <td><a href="#8">8</a>, <a href="#51">51</a></td>
          <td><a href="sylbir.html">sylbir</a></td>
          <td><pre>l e. List (ns (u8)) /\
    (x1 = readReg k (RDI) /\
      x3 = readReg k (RDX) /\
      readMem k (readReg k (RSI)) x2 /\
      x2 e. Array (ns (u8)) x3 /\
      ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  k e. Config /\ (l2 e. List (ns (u8)) /\ ret e. ns (u64))</pre></td>
        </tr>        <tr class="st">
          <td><a name="53"/>53</td>
          <td><a href="#52">52</a></td>
          <td><a href="eexda.html">eexda</a></td>
          <td><pre>l e. List (ns (u8)) ->
  E. x3 (x1 = readReg k (RDI) /\
    x3 = readReg k (RDX) /\
    readMem k (readReg k (RSI)) x2 /\
    x2 e. Array (ns (u8)) x3 /\
    ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  k e. Config /\ (l2 e. List (ns (u8)) /\ ret e. ns (u64))</pre></td>
        </tr>        <tr class="st">
          <td><a name="54"/>54</td>
          <td><a href="#53">53</a></td>
          <td><a href="eexd.html">eexd</a></td>
          <td><pre>l e. List (ns (u8)) ->
  E. x2 E. x3 (x1 = readReg k (RDI) /\
    x3 = readReg k (RDX) /\
    readMem k (readReg k (RSI)) x2 /\
    x2 e. Array (ns (u8)) x3 /\
    ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  k e. Config /\ (l2 e. List (ns (u8)) /\ ret e. ns (u64))</pre></td>
        </tr>        <tr class="st">
          <td><a name="55"/>55</td>
          <td><a href="#54">54</a></td>
          <td><a href="eexd.html">eexd</a></td>
          <td><pre>l e. List (ns (u8)) ->
  E. x1 E. x2 E. x3 (x1 = readReg k (RDI) /\
    x3 = readReg k (RDX) /\
    readMem k (readReg k (RSI)) x2 /\
    x2 e. Array (ns (u8)) x3 /\
    ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  k e. Config /\ (l2 e. List (ns (u8)) /\ ret e. ns (u64))</pre></td>
        </tr>        <tr class="st">
          <td><a name="56"/>56</td>
          <td><a href="#7">7</a>, <a href="#55">55</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>l e. List (ns (u8)) /\
    E. x1 E. x2 E. x3 (x1 = readReg k (RDI) /\
      x3 = readReg k (RDX) /\
      readMem k (readReg k (RSI)) x2 /\
      x2 e. Array (ns (u8)) x3 /\
      ifp (isIOError ret) (l2 = l) (ret <= x3 /\ E. x4 (writeToFD x1 l x4 l2 /\ readMem k (readReg k (RSI)) x4))) ->
  l e. List (ns (u8)) /\ (k e. Config /\ (l2 e. List (ns (u8)) /\ ret e. ns (u64)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="57"/>57</td>
          <td><a href="#6">6</a>, <a href="#56">56</a></td>
          <td><a href="rsyl.html">rsyl</a></td>
          <td><pre>execWrite l k l2 ret -> l e. List (ns (u8)) /\ (k e. Config /\ (l2 e. List (ns (u8)) /\ ret e. ns (u64)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="58"/>58</td>
          <td><a href="#2">2</a>, <a href="#57">57</a></td>
          <td><a href="sylibr.html">sylibr</a></td>
          <td><pre>execWrite l k l2 ret -> l e. List (ns (u8)) /\ k e. Config /\ (l2 e. List (ns (u8)) /\ ret e. ns (u64))</pre></td>
        </tr>        <tr class="st">
          <td><a name="59"/>59</td>
          <td><a href="#1">1</a>, <a href="#58">58</a></td>
          <td><a href="sylibr.html">sylibr</a></td>
          <td><pre>execWrite l k l2 ret -> l e. List (ns (u8)) /\ k e. Config /\ l2 e. List (ns (u8)) /\ ret e. ns (u64)</pre></td>
        </tr>      </tbody>
    </table>
    <h2 class="axioms">Axiom use</h2>
    <a href="ax_1.html">ax_1</a>,
    <a href="ax_2.html">ax_2</a>,
    <a href="ax_3.html">ax_3</a>,
    <a href="ax_mp.html">ax_mp</a>,
    <a href="itru.html">itru</a>,
    <a href="ax_gen.html">ax_gen</a>,
    <a href="ax_4.html">ax_4</a>,
    <a href="ax_5.html">ax_5</a>,
    <a href="ax_6.html">ax_6</a>,
    <a href="ax_7.html">ax_7</a>,
    <a href="ax_10.html">ax_10</a>,
    <a href="ax_11.html">ax_11</a>,
    <a href="ax_12.html">ax_12</a>,
    <a href="elab.html">elab</a>,
    <a href="ax_8.html">ax_8</a>,
    <a href="peano1.html">peano1</a>,
    <a href="peano2.html">peano2</a>,
    <a href="peano5.html">peano5</a>,
    <a href="theid.html">theid</a>,
    <a href="the0.html">the0</a>,
    <a href="addeq.html">addeq</a>,
    <a href="muleq.html">muleq</a>,
    <a href="add0.html">add0</a>,
    <a href="addS.html">addS</a>,
    <a href="mul0.html">mul0</a>,
    <a href="mulS.html">mulS</a>,
    <a href="h2n0.html">h2n0</a>,
    <a href="h2n1.html">h2n1</a>,
    <a href="h2n2.html">h2n2</a>,
    <a href="h2n3.html">h2n3</a>,
    <a href="h2n4.html">h2n4</a>,
    <a href="h2n5.html">h2n5</a>,
    <a href="h2n6.html">h2n6</a>,
    <a href="h2n7.html">h2n7</a>,
    <a href="h2n8.html">h2n8</a>,
    <a href="h2n9.html">h2n9</a>,
    <a href="h2na.html">h2na</a>,
    <a href="h2nb.html">h2nb</a>,
    <a href="h2nc.html">h2nc</a>,
    <a href="h2nd.html">h2nd</a>,
    <a href="h2ne.html">h2ne</a>,
    <a href="h2nf.html">h2nf</a>,
    <a href="h2nlt.html">h2nlt</a>  </section>
</body>
</html>
