; Copyright 2011 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;
; >pwd
;
; Disassembled by SID on Wed,09 Mar 2011.01:39:13
;

        GET     Hdr:ListOpts
        GET     Hdr:Macros
        GET     Hdr:System
        GET     Hdr:Services
        GET     Hdr:HighFSI


        AREA    |Asm$$Code|, CODE, READONLY, PIC


; ******************************************************************************
;
; <- Main entry point
;
Module_BaseAddr                                         ; Address &0, referenced once
        B       skip_it
        DCD     &79766748
        DCD     &216C6776                               ; =ROT13("Utility!")
        DCD     data_1 - Module_BaseAddr
        DCD     0
        DCD     32
skip_it
        Push    "R12,R14"
        MOV     R0,#FSControl_CanonicalisePath          ; ="%"
        ADR     R1,data
        MOV     R2,R12
        MOV     R3,#0
        MOV     R4,#0
        MOV     R5,#&0100                               ; =256
        SWI     XOS_FSControl
        Pull    "R12,R14", VS                           ; Warning: Conditional LDM/STM slow on StrongARM and XScale
        MOVVS   PC,R14
        Pull    "R0,R14"
        SWI     XOS_Write0
        SWI     XOS_WriteI+13
        SWI     XOS_WriteI+10
        MOV     PC,R14
data                                                    ; Address &3C, referenced once
        DCD     &40
        DCB     "32OK"
data_1                                                  ; Address &40, not referenced

        END
