INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/project/RISCV_NYU/RISCV.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/project/RISCV_NYU/RISCV.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/project/RISCV_NYU/RISCV.srcs/sim_1/new/IM_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/project/RISCV_NYU/RISCV.srcs/sim_1/new/DM_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/project/RISCV_NYU/RISCV.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
