============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Thu Jul  4 22:40:04 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_m.v
RUN-1001 : Project manager successfully analyzed 32 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 35270271434752"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 8 trigger nets, 8 data nets.
KIT-1004 : Chipwatcher code = 0101000110101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=58) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=58) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 5616/19 useful/useless nets, 4096/14 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 5437/8 useful/useless nets, 4365/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 5421/16 useful/useless nets, 4353/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1032 : 5273/15 useful/useless nets, 4205/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 10 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 5583/2 useful/useless nets, 4516/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 20149, tnet num: 5583, tinst num: 4515, tnode num: 25899, tedge num: 33260.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5583 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 129 (4.02), #lev = 6 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 125 (4.13), #lev = 6 (2.31)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 370 instances into 125 LUTs, name keeping = 79%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.124754s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (77.8%)

RUN-1004 : used memory is 174 MB, reserved memory is 137 MB, peak memory is 209 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.997302s wall, 1.546875s user + 0.046875s system = 1.593750s CPU (79.8%)

RUN-1004 : used memory is 174 MB, reserved memory is 137 MB, peak memory is 209 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (133 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/debayer_m/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/debayer_m/pclk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 4000 instances
RUN-0007 : 1466 luts, 1738 seqs, 452 mslices, 252 lslices, 71 pads, 12 brams, 0 dsps
RUN-1001 : There are total 5067 nets
RUN-1001 : 3396 nets have 2 pins
RUN-1001 : 1297 nets have [3 - 5] pins
RUN-1001 : 224 nets have [6 - 10] pins
RUN-1001 : 109 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     123     
RUN-1001 :   No   |  No   |  Yes  |    1101     
RUN-1001 :   No   |  Yes  |  No   |     64      
RUN-1001 :   Yes  |  No   |  No   |     19      
RUN-1001 :   Yes  |  No   |  Yes  |     431     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  22   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 44
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3998 instances, 1466 luts, 1738 seqs, 704 slices, 163 macros(704 instances: 452 mslices 252 lslices)
PHY-0007 : Cell area utilization is 14%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19027, tnet num: 5065, tinst num: 3998, tnode num: 24678, tedge num: 32146.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.672134s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (74.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.14726e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 3998.
PHY-3001 : End clustering;  0.000039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 763052, overlap = 31.5
PHY-3002 : Step(2): len = 600088, overlap = 24.75
PHY-3002 : Step(3): len = 375144, overlap = 26.5
PHY-3002 : Step(4): len = 333851, overlap = 28.8125
PHY-3002 : Step(5): len = 280460, overlap = 40.1562
PHY-3002 : Step(6): len = 250915, overlap = 48.4062
PHY-3002 : Step(7): len = 225360, overlap = 55.875
PHY-3002 : Step(8): len = 202450, overlap = 64.9375
PHY-3002 : Step(9): len = 182858, overlap = 79.9062
PHY-3002 : Step(10): len = 166700, overlap = 85.4375
PHY-3002 : Step(11): len = 159551, overlap = 96.3438
PHY-3002 : Step(12): len = 141578, overlap = 99.9688
PHY-3002 : Step(13): len = 130969, overlap = 107.938
PHY-3002 : Step(14): len = 127039, overlap = 111.688
PHY-3002 : Step(15): len = 116375, overlap = 113.281
PHY-3002 : Step(16): len = 112080, overlap = 115.562
PHY-3002 : Step(17): len = 109905, overlap = 123.938
PHY-3002 : Step(18): len = 100612, overlap = 127.406
PHY-3002 : Step(19): len = 99775.8, overlap = 127.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.64453e-05
PHY-3002 : Step(20): len = 102843, overlap = 120.531
PHY-3002 : Step(21): len = 105484, overlap = 103.406
PHY-3002 : Step(22): len = 109703, overlap = 94.0312
PHY-3002 : Step(23): len = 110210, overlap = 74.9688
PHY-3002 : Step(24): len = 111560, overlap = 66.4688
PHY-3002 : Step(25): len = 111306, overlap = 59.7812
PHY-3002 : Step(26): len = 110598, overlap = 54.2188
PHY-3002 : Step(27): len = 105690, overlap = 57.0938
PHY-3002 : Step(28): len = 103360, overlap = 62.7188
PHY-3002 : Step(29): len = 102403, overlap = 59.4062
PHY-3002 : Step(30): len = 101734, overlap = 62.0625
PHY-3002 : Step(31): len = 101243, overlap = 61.8125
PHY-3002 : Step(32): len = 99461.9, overlap = 68.5
PHY-3002 : Step(33): len = 99258.3, overlap = 68.9688
PHY-3002 : Step(34): len = 97649.1, overlap = 68.875
PHY-3002 : Step(35): len = 97234.7, overlap = 68.9688
PHY-3002 : Step(36): len = 96966.9, overlap = 67.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.28907e-05
PHY-3002 : Step(37): len = 97942.6, overlap = 66.4375
PHY-3002 : Step(38): len = 98250.1, overlap = 66.5625
PHY-3002 : Step(39): len = 98297.2, overlap = 66.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000105781
PHY-3002 : Step(40): len = 98219.5, overlap = 64.875
PHY-3002 : Step(41): len = 98255.2, overlap = 64.6562
PHY-3002 : Step(42): len = 99494.9, overlap = 63.9375
PHY-3002 : Step(43): len = 99764.6, overlap = 59.0625
PHY-3002 : Step(44): len = 100098, overlap = 58.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021521s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (72.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.109960s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.15953e-06
PHY-3002 : Step(45): len = 103176, overlap = 113.594
PHY-3002 : Step(46): len = 103317, overlap = 119.656
PHY-3002 : Step(47): len = 99260.2, overlap = 127.219
PHY-3002 : Step(48): len = 99614.5, overlap = 128.25
PHY-3002 : Step(49): len = 96491.1, overlap = 129.594
PHY-3002 : Step(50): len = 96158.1, overlap = 126.531
PHY-3002 : Step(51): len = 96069.3, overlap = 128.406
PHY-3002 : Step(52): len = 93938.3, overlap = 126.312
PHY-3002 : Step(53): len = 93866.8, overlap = 126.5
PHY-3002 : Step(54): len = 94217.7, overlap = 128.312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.03191e-05
PHY-3002 : Step(55): len = 93523.7, overlap = 112.5
PHY-3002 : Step(56): len = 93523.7, overlap = 112.5
PHY-3002 : Step(57): len = 93636.3, overlap = 110.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.06381e-05
PHY-3002 : Step(58): len = 96600.1, overlap = 98.6875
PHY-3002 : Step(59): len = 97386.5, overlap = 96.6875
PHY-3002 : Step(60): len = 100341, overlap = 85.2188
PHY-3002 : Step(61): len = 97592.1, overlap = 85.9375
PHY-3002 : Step(62): len = 97460.3, overlap = 85.9375
PHY-3002 : Step(63): len = 96417, overlap = 88.6875
PHY-3002 : Step(64): len = 96417, overlap = 88.6875
PHY-3002 : Step(65): len = 96143.3, overlap = 90.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.12762e-05
PHY-3002 : Step(66): len = 97425.4, overlap = 90.375
PHY-3002 : Step(67): len = 97537.9, overlap = 87.1562
PHY-3002 : Step(68): len = 97656.5, overlap = 86.9375
PHY-3002 : Step(69): len = 97685.4, overlap = 86.8125
PHY-3002 : Step(70): len = 97431.6, overlap = 88.6875
PHY-3002 : Step(71): len = 97891.5, overlap = 90.0625
PHY-3002 : Step(72): len = 97058.8, overlap = 93.5625
PHY-3002 : Step(73): len = 96964, overlap = 94.0625
PHY-3002 : Step(74): len = 96964, overlap = 94.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.25525e-05
PHY-3002 : Step(75): len = 96621.1, overlap = 94.875
PHY-3002 : Step(76): len = 96587.6, overlap = 94.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.097301s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.49082e-05
PHY-3002 : Step(77): len = 99743.9, overlap = 191.75
PHY-3002 : Step(78): len = 99743.9, overlap = 191.75
PHY-3002 : Step(79): len = 98668.5, overlap = 188.5
PHY-3002 : Step(80): len = 98551.4, overlap = 188.344
PHY-3002 : Step(81): len = 98435.2, overlap = 187.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.98164e-05
PHY-3002 : Step(82): len = 99840.7, overlap = 179.281
PHY-3002 : Step(83): len = 100334, overlap = 172.312
PHY-3002 : Step(84): len = 103047, overlap = 151.188
PHY-3002 : Step(85): len = 103774, overlap = 134.625
PHY-3002 : Step(86): len = 100874, overlap = 135.469
PHY-3002 : Step(87): len = 100874, overlap = 135.469
PHY-3002 : Step(88): len = 100214, overlap = 136.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.96329e-05
PHY-3002 : Step(89): len = 101142, overlap = 130.625
PHY-3002 : Step(90): len = 101328, overlap = 130.094
PHY-3002 : Step(91): len = 102588, overlap = 121.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000119266
PHY-3002 : Step(92): len = 103002, overlap = 122.594
PHY-3002 : Step(93): len = 103002, overlap = 122.594
PHY-3002 : Step(94): len = 103072, overlap = 116.719
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000238531
PHY-3002 : Step(95): len = 104747, overlap = 109.844
PHY-3002 : Step(96): len = 105895, overlap = 105.656
PHY-3002 : Step(97): len = 107092, overlap = 99.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000477063
PHY-3002 : Step(98): len = 106759, overlap = 97.625
PHY-3002 : Step(99): len = 106759, overlap = 97.625
PHY-3002 : Step(100): len = 106743, overlap = 98.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000954126
PHY-3002 : Step(101): len = 108109, overlap = 99.0938
PHY-3002 : Step(102): len = 108723, overlap = 97.8438
PHY-3002 : Step(103): len = 108599, overlap = 96.0938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00190825
PHY-3002 : Step(104): len = 108695, overlap = 94.9062
PHY-3002 : Step(105): len = 108750, overlap = 95.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00312474
PHY-3002 : Step(106): len = 108828, overlap = 95.0625
PHY-3002 : Step(107): len = 108902, overlap = 93.7812
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00505583
PHY-3002 : Step(108): len = 109080, overlap = 93.9375
PHY-3002 : Step(109): len = 109244, overlap = 93.5312
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00818033
PHY-3002 : Step(110): len = 109339, overlap = 93.7188
PHY-3002 : Step(111): len = 109554, overlap = 94.7812
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0132358
PHY-3002 : Step(112): len = 109655, overlap = 94.1562
PHY-3002 : Step(113): len = 109800, overlap = 93.8438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0214155
PHY-3002 : Step(114): len = 109834, overlap = 93.6875
PHY-3002 : Step(115): len = 109928, overlap = 93.4375
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0346502
PHY-3002 : Step(116): len = 109960, overlap = 93.0938
PHY-3002 : Step(117): len = 109960, overlap = 93.0938
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.059401
PHY-3002 : Step(118): len = 109938, overlap = 92.3438
PHY-3002 : Step(119): len = 109938, overlap = 92.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19027, tnet num: 5065, tinst num: 3998, tnode num: 24678, tedge num: 32146.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 273.75 peak overflow 4.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/5067.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 124608, over cnt = 575(1%), over = 2282, worst = 20
PHY-1001 : End global iterations;  0.268551s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (29.1%)

PHY-1001 : Congestion index: top1 = 46.62, top5 = 34.99, top10 = 27.50, top15 = 22.71.
PHY-1001 : End incremental global routing;  0.375665s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (45.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.142259s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (76.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.593170s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (63.2%)

OPT-1001 : Current memory(MB): used = 260, reserve = 224, peak = 260.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3637/5067.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 124608, over cnt = 575(1%), over = 2282, worst = 20
PHY-1002 : len = 137392, over cnt = 370(1%), over = 1070, worst = 19
PHY-1002 : len = 149248, over cnt = 111(0%), over = 161, worst = 8
PHY-1002 : len = 150256, over cnt = 49(0%), over = 63, worst = 6
PHY-1002 : len = 151384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.320561s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (53.6%)

PHY-1001 : Congestion index: top1 = 42.24, top5 = 34.43, top10 = 28.69, top15 = 24.49.
OPT-1001 : End congestion update;  0.418153s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (59.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.112577s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (83.3%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.530987s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (64.7%)

OPT-1001 : Current memory(MB): used = 263, reserve = 228, peak = 263.
OPT-1001 : End physical optimization;  1.836099s wall, 1.484375s user + 0.093750s system = 1.578125s CPU (85.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1466 LUT to BLE ...
SYN-4008 : Packed 1466 LUT and 910 SEQ to BLE.
SYN-4003 : Packing 828 remaining SEQ's ...
SYN-4005 : Packed 434 SEQ with LUT/SLICE
SYN-4006 : 246 single LUT's are left
SYN-4006 : 394 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 1860/2816 primitive instances ...
PHY-3001 : End packing;  0.216901s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (72.0%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 1793 instances
RUN-1001 : 851 mslices, 850 lslices, 71 pads, 12 brams, 0 dsps
RUN-1001 : There are total 4255 nets
RUN-1001 : 2633 nets have 2 pins
RUN-1001 : 1236 nets have [3 - 5] pins
RUN-1001 : 242 nets have [6 - 10] pins
RUN-1001 : 105 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 1791 instances, 1701 slices, 163 macros(704 instances: 452 mslices 252 lslices)
PHY-3001 : Cell area utilization is 21%
PHY-3001 : After packing: Len = 112612, Over = 117.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 21%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 15795, tnet num: 4253, tinst num: 1791, tnode num: 19779, tedge num: 28350.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4253 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.875875s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (60.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.04325e-05
PHY-3002 : Step(120): len = 110975, overlap = 119.75
PHY-3002 : Step(121): len = 110376, overlap = 120.75
PHY-3002 : Step(122): len = 109669, overlap = 122.25
PHY-3002 : Step(123): len = 107943, overlap = 123
PHY-3002 : Step(124): len = 107205, overlap = 123.5
PHY-3002 : Step(125): len = 106384, overlap = 125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.0865e-05
PHY-3002 : Step(126): len = 107636, overlap = 120.5
PHY-3002 : Step(127): len = 108411, overlap = 118.75
PHY-3002 : Step(128): len = 110156, overlap = 112.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.173e-05
PHY-3002 : Step(129): len = 112693, overlap = 103.5
PHY-3002 : Step(130): len = 114023, overlap = 98
PHY-3002 : Step(131): len = 117649, overlap = 94.25
PHY-3002 : Step(132): len = 118907, overlap = 87.75
PHY-3002 : Step(133): len = 118941, overlap = 85.75
PHY-3002 : Step(134): len = 118138, overlap = 86
PHY-3002 : Step(135): len = 117802, overlap = 83
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00016346
PHY-3002 : Step(136): len = 120010, overlap = 81.75
PHY-3002 : Step(137): len = 120712, overlap = 81.25
PHY-3002 : Step(138): len = 122046, overlap = 79.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00032692
PHY-3002 : Step(139): len = 123985, overlap = 76.75
PHY-3002 : Step(140): len = 125224, overlap = 74
PHY-3002 : Step(141): len = 126317, overlap = 68.5
PHY-3002 : Step(142): len = 125505, overlap = 67.5
PHY-3002 : Step(143): len = 125387, overlap = 67.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.681856s wall, 0.046875s user + 0.093750s system = 0.140625s CPU (20.6%)

PHY-3001 : Trial Legalized: Len = 149094
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 21%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4253 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.088839s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000590784
PHY-3002 : Step(144): len = 141505, overlap = 5.25
PHY-3002 : Step(145): len = 132884, overlap = 19.5
PHY-3002 : Step(146): len = 130917, overlap = 27.5
PHY-3002 : Step(147): len = 129496, overlap = 29.75
PHY-3002 : Step(148): len = 128861, overlap = 33.25
PHY-3002 : Step(149): len = 127771, overlap = 35
PHY-3002 : Step(150): len = 127463, overlap = 35.5
PHY-3002 : Step(151): len = 127226, overlap = 35.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00118157
PHY-3002 : Step(152): len = 127873, overlap = 34
PHY-3002 : Step(153): len = 128009, overlap = 34.75
PHY-3002 : Step(154): len = 127994, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00236314
PHY-3002 : Step(155): len = 128246, overlap = 34.5
PHY-3002 : Step(156): len = 128652, overlap = 34.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007816s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (199.9%)

PHY-3001 : Legalized: Len = 138916, Over = 0
PHY-3001 : Spreading special nets. 53 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.016854s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.7%)

PHY-3001 : 72 instances has been re-located, deltaX = 43, deltaY = 36, maxDist = 2.
PHY-3001 : Final: Len = 140551, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 15795, tnet num: 4253, tinst num: 1792, tnode num: 19779, tedge num: 28350.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 138/4255.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 163840, over cnt = 438(1%), over = 756, worst = 7
PHY-1002 : len = 166952, over cnt = 237(0%), over = 351, worst = 7
PHY-1002 : len = 170864, over cnt = 53(0%), over = 66, worst = 4
PHY-1002 : len = 171536, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 171616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.477512s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (49.1%)

PHY-1001 : Congestion index: top1 = 35.80, top5 = 29.05, top10 = 25.38, top15 = 22.85.
PHY-1001 : End incremental global routing;  0.609854s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (43.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 4253 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.127797s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (97.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.819584s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (53.4%)

OPT-1001 : Current memory(MB): used = 269, reserve = 234, peak = 269.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3668/4255.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 171616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023617s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (132.3%)

PHY-1001 : Congestion index: top1 = 35.80, top5 = 29.05, top10 = 25.38, top15 = 22.85.
OPT-1001 : End congestion update;  0.123989s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4253 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.090096s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (52.0%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.214337s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (80.2%)

OPT-1001 : Current memory(MB): used = 270, reserve = 235, peak = 270.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4253 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.083234s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (93.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3668/4255.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 171616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022944s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.1%)

PHY-1001 : Congestion index: top1 = 35.80, top5 = 29.05, top10 = 25.38, top15 = 22.85.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4253 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.092194s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 35.413793
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.081964s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (67.5%)

RUN-1003 : finish command "place" in  13.960620s wall, 8.453125s user + 2.281250s system = 10.734375s CPU (76.9%)

RUN-1004 : used memory is 253 MB, reserved memory is 218 MB, peak memory is 271 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 1794 instances
RUN-1001 : 851 mslices, 850 lslices, 71 pads, 12 brams, 0 dsps
RUN-1001 : There are total 4255 nets
RUN-1001 : 2633 nets have 2 pins
RUN-1001 : 1236 nets have [3 - 5] pins
RUN-1001 : 242 nets have [6 - 10] pins
RUN-1001 : 105 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 15795, tnet num: 4253, tinst num: 1792, tnode num: 19779, tedge num: 28350.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 851 mslices, 850 lslices, 71 pads, 12 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4253 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 162928, over cnt = 447(1%), over = 760, worst = 7
PHY-1002 : len = 166464, over cnt = 245(0%), over = 337, worst = 4
PHY-1002 : len = 168944, over cnt = 113(0%), over = 157, worst = 4
PHY-1002 : len = 171000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.425775s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (66.1%)

PHY-1001 : Congestion index: top1 = 36.14, top5 = 29.12, top10 = 25.39, top15 = 22.87.
PHY-1001 : End global routing;  0.529707s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (73.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 302, reserve = 268, peak = 303.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/debayer_m/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 554, reserve = 525, peak = 554.
PHY-1001 : End build detailed router design. 3.822101s wall, 2.890625s user + 0.062500s system = 2.953125s CPU (77.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 57264, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 3.305696s wall, 2.546875s user + 0.015625s system = 2.562500s CPU (77.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 57248, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.452066s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (72.6%)

PHY-1001 : Current memory(MB): used = 587, reserve = 560, peak = 587.
PHY-1001 : End phase 1; 3.768273s wall, 2.906250s user + 0.015625s system = 2.921875s CPU (77.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 435760, over cnt = 98(0%), over = 98, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 588, reserve = 560, peak = 588.
PHY-1001 : End initial routed; 6.050424s wall, 3.437500s user + 0.062500s system = 3.500000s CPU (57.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3700(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.019009s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (55.2%)

PHY-1001 : Current memory(MB): used = 594, reserve = 565, peak = 594.
PHY-1001 : End phase 2; 7.069596s wall, 4.000000s user + 0.062500s system = 4.062500s CPU (57.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 435760, over cnt = 98(0%), over = 98, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.021505s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 434392, over cnt = 40(0%), over = 40, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.161307s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (48.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 434416, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.065904s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (23.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 434384, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.056861s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (27.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3700(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.834709s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (89.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 28 feed throughs used by 22 nets
PHY-1001 : End commit to database; 0.452309s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (86.4%)

PHY-1001 : Current memory(MB): used = 619, reserve = 591, peak = 619.
PHY-1001 : End phase 3; 1.785430s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (76.1%)

PHY-1003 : Routed, final wirelength = 434384
PHY-1001 : Current memory(MB): used = 620, reserve = 592, peak = 620.
PHY-1001 : End export database. 0.017060s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.6%)

PHY-1001 : End detail routing;  16.735796s wall, 11.375000s user + 0.140625s system = 11.515625s CPU (68.8%)

RUN-1003 : finish command "route" in  18.076247s wall, 12.250000s user + 0.156250s system = 12.406250s CPU (68.6%)

RUN-1004 : used memory is 588 MB, reserved memory is 561 MB, peak memory is 620 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     2913   out of  19600   14.86%
#reg                     1753   out of  19600    8.94%
#le                      3307
  #lut only              1554   out of   3307   46.99%
  #reg only               394   out of   3307   11.91%
  #lut&reg               1359   out of   3307   41.09%
#dsp                        0   out of     29    0.00%
#bram                      10   out of     64   15.62%
  #bram9k                  10
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                    Fanout
#1        u_hdmi_top/debayer_m/pclk                   GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                470
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                168
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                159
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                          82
#5        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               mslice             u_hdmi_top/debayer_m/t3_b1[2]_syn_8.q0    60
#6        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                          52
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                33
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                24
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |3307   |2209    |704     |1757    |12      |0       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |550    |362     |100     |346     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |195    |137     |40      |89      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |32     |32      |0       |18      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |147    |105     |40      |55      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |16     |0       |0       |16      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |355    |225     |60      |257     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |134    |81      |18      |109     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |8      |3       |0       |8       |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |42     |28      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |31     |30      |0       |31      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |141    |89      |18      |115     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |12     |12      |0       |12      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |40     |20      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |33     |25      |0       |33      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |1809   |1179    |452     |825     |8       |0       |
|    debayer_m                       |isp_demosaic_m                             |1296   |804     |337     |616     |8       |0       |
|      linebuffer                    |shift_register                             |56     |39      |16      |19      |8       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |8      |8       |0       |1       |2       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |363    |286     |54      |184     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |363    |286     |54      |184     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |104    |85      |18      |49      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |103    |83      |18      |40      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |102    |80      |18      |41      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |20     |16      |0       |20      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |6      |2       |0       |6       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |14     |10      |0       |14      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |14     |10      |0       |14      |0       |0       |
|    u_video_driver                  |video_driver                               |150    |89      |61      |25      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |349    |270     |49      |212     |0       |0       |
|    u_sd_init                       |sd_init                                    |198    |152     |32      |110     |0       |0       |
|    u_sd_read                       |sd_read                                    |151    |118     |17      |102     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |219    |175     |32      |144     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |374    |217     |71      |224     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |374    |217     |71      |224     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |144    |69      |0       |128     |0       |0       |
|        reg_inst                    |register                                   |141    |66      |0       |125     |0       |0       |
|        tap_inst                    |tap                                        |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger                                    |230    |148     |71      |96      |0       |0       |
|        bus_inst                    |bus_top                                    |20     |14      |6       |12      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                    |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |14     |8       |6       |6       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |112    |79      |33      |50      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2620  
    #2          2       740   
    #3          3       307   
    #4          4       189   
    #5        5-10      254   
    #6        11-50     117   
    #7       51-100      2    
    #8       101-500     3    
  Average     2.48            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 15795, tnet num: 4253, tinst num: 1792, tnode num: 19779, tedge num: 28350.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 4253 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/debayer_m/pclk
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 175b442899c4343ca9cc4fdf878a890774b73a39c692c121a51edf31c82e2c36 -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 1792
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 4255, pip num: 35229
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 28
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1834 valid insts, and 106905 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110100010101000110101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  3.676372s wall, 12.203125s user + 0.250000s system = 12.453125s CPU (338.7%)

RUN-1004 : used memory is 598 MB, reserved memory is 573 MB, peak memory is 774 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240704_224004.log"
