<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>music</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_qrf_basic_fu_2991</InstName>
<ModuleName>qrf_basic</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2991</ID>
<InstancesList>
<Instance>
<InstName>grp_qrf_givens_float_s_fu_584</InstName>
<ModuleName>qrf_givens_float_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>584</ID>
<InstancesList>
<Instance>
<InstName>grp_qrf_magnitude_float_s_fu_226</InstName>
<ModuleName>qrf_magnitude_float_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>226</ID>
</Instance>
</InstancesList>
</Instance>
</InstancesList>
</Instance>
<Instance>
<InstName>grp_sin_or_cos_float_s_fu_3001</InstName>
<ModuleName>sin_or_cos_float_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3001</ID>
<InstancesList>
<Instance>
<InstName>grp_scaled_fixed2ieee_1_fu_218</InstName>
<ModuleName>scaled_fixed2ieee_1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>218</ID>
</Instance>
</InstancesList>
</Instance>
<Instance>
<InstName>grp_sin_or_cos_float_s_fu_3017</InstName>
<ModuleName>sin_or_cos_float_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3017</ID>
<InstancesList>
<Instance>
<InstName>grp_scaled_fixed2ieee_1_fu_218</InstName>
<ModuleName>scaled_fixed2ieee_1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>218</ID>
</Instance>
</InstancesList>
</Instance>
<Instance>
<InstName>grp_scaled_fixed2ieee_fu_3034</InstName>
<ModuleName>scaled_fixed2ieee</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>3034</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>scaled_fixed2ieee_1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>10.754</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5</Best-caseLatency>
<Average-caseLatency>5</Average-caseLatency>
<Worst-caseLatency>6</Worst-caseLatency>
<PipelineInitiationInterval>5 ~ 6</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop1>
<Loop2>
<Name>Loop 2</Name>
<TripCount>
<range>
<min>1</min>
<max>2</max>
</range>
</TripCount>
<Latency>1 ~ 2</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop2>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>267</FF>
<LUT>738</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>scaled_fixed2ieee.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>scaled_fixed2ieee.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>scaled_fixed2ieee.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>scaled_fixed2ieee.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>scaled_fixed2ieee.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>scaled_fixed2ieee.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>scaled_fixed2ieee.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_V</name>
<Object>in_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>29</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>prescale</name>
<Object>prescale</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>9</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>sin_or_cos_float_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>17.495</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>12</Best-caseLatency>
<Average-caseLatency>12</Average-caseLatency>
<Worst-caseLatency>13</Worst-caseLatency>
<PipelineInitiationInterval>12 ~ 13</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>13</DSP48E>
<FF>937</FF>
<LUT>2698</LUT>
<BRAM_18K>0</BRAM_18K>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>sin_or_cos&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>sin_or_cos&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>sin_or_cos&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>sin_or_cos&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>sin_or_cos&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>sin_or_cos&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>sin_or_cos&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>t_in</name>
<Object>t_in</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>do_cos</name>
<Object>do_cos</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>qrf_magnitude_float_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>16.877</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>3</Best-caseLatency>
<Average-caseLatency>16</Average-caseLatency>
<Worst-caseLatency>28</Worst-caseLatency>
<PipelineInitiationInterval>3 ~ 28</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>13</DSP48E>
<FF>3397</FF>
<LUT>8271</LUT>
<BRAM_18K>0</BRAM_18K>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>qrf_magnitude&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>qrf_magnitude&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>qrf_magnitude&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>qrf_magnitude&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>qrf_magnitude&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>qrf_magnitude&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>qrf_magnitude&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_M_real</name>
<Object>a_M_real</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_M_imag</name>
<Object>a_M_imag</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_M_real</name>
<Object>b_M_real</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_M_imag</name>
<Object>b_M_imag</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>qrf_givens_float_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>16.877</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>7</Best-caseLatency>
<Average-caseLatency>27</Average-caseLatency>
<Worst-caseLatency>46</Worst-caseLatency>
<PipelineInitiationInterval>7 ~ 46</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>50</DSP48E>
<FF>8664</FF>
<LUT>18347</LUT>
<BRAM_18K>0</BRAM_18K>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>qrf_givens&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>qrf_givens&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>qrf_givens&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>qrf_givens&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>qrf_givens&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>qrf_givens&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_0</name>
<Object>qrf_givens&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_1</name>
<Object>qrf_givens&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_2</name>
<Object>qrf_givens&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_3</name>
<Object>qrf_givens&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_4</name>
<Object>qrf_givens&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_5</name>
<Object>qrf_givens&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_6</name>
<Object>qrf_givens&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_7</name>
<Object>qrf_givens&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_8</name>
<Object>qrf_givens&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>extra_pass</name>
<Object>extra_pass</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_M_real</name>
<Object>a_M_real</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_M_imag</name>
<Object>a_M_imag</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_M_real</name>
<Object>b_M_real</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_M_imag</name>
<Object>b_M_imag</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>qrf_basic</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>16.877</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>171</Best-caseLatency>
<Average-caseLatency>855</Average-caseLatency>
<Worst-caseLatency>1767</Worst-caseLatency>
<PipelineInitiationInterval>171 ~ 1767</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>4</TripCount>
<Latency>19</Latency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>4</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop1.1>
</Loop1>
<Loop2>
<Name>Loop 2</Name>
<TripCount>4</TripCount>
<Latency>19</Latency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<Loop2.1>
<Name>Loop 2.1</Name>
<TripCount>4</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop2.1>
</Loop2>
<qrf_in_row_assign>
<Name>qrf_in_row_assign</Name>
<TripCount>4</TripCount>
<Latency>52</Latency>
<IterationLatency>13</IterationLatency>
<PipelineDepth>13</PipelineDepth>
<qrf_in_col_assign_Qi>
<Name>qrf_in_col_assign_Qi</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</qrf_in_col_assign_Qi>
<qrf_in_col_assign_Ri>
<Name>qrf_in_col_assign_Ri</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</qrf_in_col_assign_Ri>
</qrf_in_row_assign>
<qrf_col_loop_qrf_row_loop>
<Name>qrf_col_loop_qrf_row_loop</Name>
<TripCount>12</TripCount>
<Latency>24 ~ 1620</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>135</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 135</PipelineDepth>
<qrf_r_update>
<Name>qrf_r_update</Name>
<TripCount>4</TripCount>
<Latency>41</Latency>
<PipelineII>8</PipelineII>
<PipelineDepth>18</PipelineDepth>
</qrf_r_update>
<qrf_q_update>
<Name>qrf_q_update</Name>
<TripCount>4</TripCount>
<Latency>41</Latency>
<PipelineII>8</PipelineII>
<PipelineDepth>18</PipelineDepth>
</qrf_q_update>
</qrf_col_loop_qrf_row_loop>
<qrf_out_row_assign>
<Name>qrf_out_row_assign</Name>
<TripCount>4</TripCount>
<Latency>52</Latency>
<IterationLatency>13</IterationLatency>
<PipelineDepth>13</PipelineDepth>
<qrf_out_col_assign_Q>
<Name>qrf_out_col_assign_Q</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</qrf_out_col_assign_Q>
<qrf_out_col_assign_R>
<Name>qrf_out_col_assign_R</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</qrf_out_col_assign_R>
</qrf_out_row_assign>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<DSP48E>60</DSP48E>
<FF>11074</FF>
<LUT>21927</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>qrf_basic</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>qrf_basic</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>qrf_basic</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>qrf_basic</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>qrf_basic</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>qrf_basic</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_M_real_address0</name>
<Object>A_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_M_real_ce0</name>
<Object>A_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_M_real_q0</name>
<Object>A_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_M_imag_address0</name>
<Object>A_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_M_imag_ce0</name>
<Object>A_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_M_imag_q0</name>
<Object>A_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>Q_M_real_address0</name>
<Object>Q_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>Q_M_real_ce0</name>
<Object>Q_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>Q_M_real_we0</name>
<Object>Q_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>Q_M_real_d0</name>
<Object>Q_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>Q_M_imag_address0</name>
<Object>Q_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>Q_M_imag_ce0</name>
<Object>Q_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>Q_M_imag_we0</name>
<Object>Q_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>Q_M_imag_d0</name>
<Object>Q_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>R_M_real_address0</name>
<Object>R_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>R_M_real_ce0</name>
<Object>R_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>R_M_real_we0</name>
<Object>R_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>R_M_real_d0</name>
<Object>R_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>R_M_imag_address0</name>
<Object>R_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>R_M_imag_ce0</name>
<Object>R_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>R_M_imag_we0</name>
<Object>R_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>R_M_imag_d0</name>
<Object>R_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>scaled_fixed2ieee</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>12.528</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>14</Best-caseLatency>
<Average-caseLatency>15</Average-caseLatency>
<Worst-caseLatency>17</Worst-caseLatency>
<PipelineInitiationInterval>14 ~ 17</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>3</TripCount>
<Latency>6</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1>
<Loop2>
<Name>Loop 2</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop2>
<Loop3>
<Name>Loop 3</Name>
<TripCount>
<range>
<min>1</min>
<max>4</max>
</range>
</TripCount>
<Latency>1 ~ 4</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>613</FF>
<LUT>1653</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>scaled_fixed2ieee</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>scaled_fixed2ieee</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>scaled_fixed2ieee</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>scaled_fixed2ieee</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>scaled_fixed2ieee</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>scaled_fixed2ieee</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>scaled_fixed2ieee</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_V</name>
<Object>in_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>63</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>prescale</name>
<Object>prescale</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>music</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>17.787</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>186303478</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>3569819750</Worst-caseLatency>
<PipelineInitiationInterval>186303479 ~ 3569819751</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>10</TripCount>
<Latency>49</Latency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>4</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop1.1>
</Loop1>
<Loop2>
<Name>Loop 2</Name>
<TripCount>4</TripCount>
<Latency>19</Latency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<Loop2.1>
<Name>Loop 2.1</Name>
<TripCount>4</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop2.1>
</Loop2>
<Loop3>
<Name>Loop 3</Name>
<TripCount>4</TripCount>
<Latency>11</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
<Loop3.1>
<Name>Loop 3.1</Name>
<TripCount>2</TripCount>
<Latency>1</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop3.1>
</Loop3>
<Loop4>
<Name>Loop 4</Name>
<TripCount>4</TripCount>
<Latency>19</Latency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<Loop4.1>
<Name>Loop 4.1</Name>
<TripCount>4</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop4.1>
</Loop4>
<Loop5>
<Name>Loop 5</Name>
<TripCount>361</TripCount>
<Latency>1804</Latency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<Loop5.1>
<Name>Loop 5.1</Name>
<TripCount>4</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop5.1>
</Loop5>
<Loop6>
<Name>Loop 6</Name>
<TripCount>361</TripCount>
<Latency>360</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop6>
<Loop7>
<Name>Loop 7</Name>
<TripCount>4</TripCount>
<Latency>1447</Latency>
<IterationLatency>362</IterationLatency>
<PipelineDepth>362</PipelineDepth>
<Loop7.1>
<Name>Loop 7.1</Name>
<TripCount>361</TripCount>
<Latency>360</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop7.1>
</Loop7>
<Loop8>
<Name>Loop 8</Name>
<TripCount>10</TripCount>
<Latency>719340 ~ 3359876700</Latency>
<IterationLatency>
<range>
<min>71934</min>
<max>335987670</max>
</range>
</IterationLatency>
<PipelineDepth>71934 ~ 335987670</PipelineDepth>
<Loop8.1>
<Name>Loop 8.1</Name>
<TripCount>4</TripCount>
<Latency>71932 ~ 335987668</Latency>
<IterationLatency>
<range>
<min>17983</min>
<max>83996917</max>
</range>
</IterationLatency>
<PipelineDepth>17983 ~ 83996917</PipelineDepth>
<Loop8.1.1>
<Name>Loop 8.1.1</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop8.1.1>
<Loop8.1.2>
<Name>Loop 8.1.2</Name>
<TripCount>1024</TripCount>
<Latency>13312 ~ 14336</Latency>
<IterationLatency>
<range>
<min>13</min>
<max>14</max>
</range>
</IterationLatency>
<PipelineDepth>13 ~ 14</PipelineDepth>
<reverse_bits_label14>
<Name>reverse_bits_label14</Name>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</reverse_bits_label14>
</Loop8.1.2>
<stages>
<Name>stages</Name>
<TripCount>10</TripCount>
<Latency>570 ~ 83978480</Latency>
<IterationLatency>
<range>
<min>57</min>
<max>8397848</max>
</range>
</IterationLatency>
<PipelineDepth>57 ~ 8397848</PipelineDepth>
<butterfly>
<Name>butterfly</Name>
<TripCount>
<range>
<min>1</min>
<max>512</max>
</range>
</TripCount>
<Latency>33 ~ 8397824</Latency>
<IterationLatency>
<range>
<min>33</min>
<max>16402</max>
</range>
</IterationLatency>
<PipelineDepth>33 ~ 16402</PipelineDepth>
<DFTpts>
<Name>DFTpts</Name>
<TripCount>
<range>
<min>1</min>
<max>1024</max>
</range>
</TripCount>
<Latency>16 ~ 16384</Latency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
</DFTpts>
</butterfly>
</stages>
<Loop8.1.4>
<Name>Loop 8.1.4</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop8.1.4>
</Loop8.1>
</Loop8>
<music_label1>
<Name>music_label1</Name>
<TripCount>1024</TripCount>
<Latency>185576448 ~ 209935360</Latency>
<IterationLatency>
<range>
<min>181227</min>
<max>205015</max>
</range>
</IterationLatency>
<PipelineDepth>181227 ~ 205015</PipelineDepth>
<music_label1.1>
<Name>music_label1.1</Name>
<TripCount>10</TripCount>
<Latency>100</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<music_label1.1.1>
<Name>music_label1.1.1</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</music_label1.1.1>
</music_label1.1>
<music_label1.2>
<Name>music_label1.2</Name>
<TripCount>4</TripCount>
<Latency>2024</Latency>
<IterationLatency>506</IterationLatency>
<PipelineDepth>506</PipelineDepth>
<music_label1.2.1>
<Name>music_label1.2.1</Name>
<TripCount>4</TripCount>
<Latency>504</Latency>
<IterationLatency>126</IterationLatency>
<PipelineDepth>126</PipelineDepth>
<music_label1.2.1.1>
<Name>music_label1.2.1.1</Name>
<TripCount>10</TripCount>
<Latency>110</Latency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
</music_label1.2.1.1>
</music_label1.2.1>
</music_label1.2>
<music_label1.3>
<Name>music_label1.3</Name>
<TripCount>4</TripCount>
<Latency>19</Latency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<music_label1.3.1>
<Name>music_label1.3.1</Name>
<TripCount>4</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</music_label1.3.1>
</music_label1.3>
<music_label1.4>
<Name>music_label1.4</Name>
<TripCount>4</TripCount>
<Latency>19</Latency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<music_label1.4.1>
<Name>music_label1.4.1</Name>
<TripCount>4</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</music_label1.4.1>
</music_label1.4>
<music_label1.5>
<Name>music_label1.5</Name>
<TripCount>4</TripCount>
<Latency>19</Latency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<music_label1.5.1>
<Name>music_label1.5.1</Name>
<TripCount>4</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</music_label1.5.1>
</music_label1.5>
<music_label1.6>
<Name>music_label1.6</Name>
<TripCount>4</TripCount>
<Latency>19</Latency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<music_label1.6.1>
<Name>music_label1.6.1</Name>
<TripCount>4</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</music_label1.6.1>
</music_label1.6>
<music_label1.7>
<Name>music_label1.7</Name>
<TripCount>4</TripCount>
<Latency>40</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<music_label1.7.1>
<Name>music_label1.7.1</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</music_label1.7.1>
</music_label1.7>
<music_label1.8>
<Name>music_label1.8</Name>
<TripCount>10</TripCount>
<Latency>9180 ~ 25140</Latency>
<IterationLatency>
<range>
<min>918</min>
<max>2514</max>
</range>
</IterationLatency>
<PipelineDepth>918 ~ 2514</PipelineDepth>
<music_label1.8.1>
<Name>music_label1.8.1</Name>
<TripCount>4</TripCount>
<Latency>744</Latency>
<IterationLatency>186</IterationLatency>
<PipelineDepth>186</PipelineDepth>
<music_label1.8.1.1>
<Name>music_label1.8.1.1</Name>
<TripCount>4</TripCount>
<Latency>184</Latency>
<IterationLatency>46</IterationLatency>
<PipelineDepth>46</PipelineDepth>
<eig_decompose_label7>
<Name>eig_decompose_label7</Name>
<TripCount>4</TripCount>
<Latency>44</Latency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
</eig_decompose_label7>
</music_label1.8.1.1>
</music_label1.8.1>
</music_label1.8>
<music_label1.9>
<Name>music_label1.9</Name>
<TripCount>4</TripCount>
<Latency>1788 ~ 3828</Latency>
<IterationLatency>
<range>
<min>447</min>
<max>957</max>
</range>
</IterationLatency>
<PipelineDepth>447 ~ 957</PipelineDepth>
<music_label1.9.1>
<Name>music_label1.9.1</Name>
<TripCount>4</TripCount>
<Latency>56</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<eig_decompose_label12>
<Name>eig_decompose_label12</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</eig_decompose_label12>
</music_label1.9.1>
<music_label1.9.2>
<Name>music_label1.9.2</Name>
<TripCount>3</TripCount>
<Latency>198 ~ 642</Latency>
<IterationLatency>
<range>
<min>66</min>
<max>214</max>
</range>
</IterationLatency>
<PipelineDepth>66 ~ 214</PipelineDepth>
<eig_decompose_label9>
<Name>eig_decompose_label9</Name>
<TripCount>
<range>
<min>2</min>
<max>4</max>
</range>
</TripCount>
<Latency>32 ~ 64</Latency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
</eig_decompose_label9>
<music_label1.9.2.2>
<Name>music_label1.9.2.2</Name>
<TripCount>
<range>
<min>1</min>
<max>3</max>
</range>
</TripCount>
<Latency>25 ~ 141</Latency>
<IterationLatency>
<range>
<min>25</min>
<max>47</max>
</range>
</IterationLatency>
<PipelineDepth>25 ~ 47</PipelineDepth>
<eig_decompose_label8>
<Name>eig_decompose_label8</Name>
<TripCount>
<range>
<min>2</min>
<max>4</max>
</range>
</TripCount>
<Latency>22 ~ 44</Latency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
</eig_decompose_label8>
</music_label1.9.2.2>
</music_label1.9.2>
<eig_decompose_label11>
<Name>eig_decompose_label11</Name>
<TripCount>3</TripCount>
<Latency>111 ~ 177</Latency>
<IterationLatency>
<range>
<min>37</min>
<max>59</max>
</range>
</IterationLatency>
<PipelineDepth>37 ~ 59</PipelineDepth>
<eig_decompose_label10>
<Name>eig_decompose_label10</Name>
<TripCount>
<range>
<min>1</min>
<max>3</max>
</range>
</TripCount>
<Latency>11 ~ 33</Latency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
</eig_decompose_label10>
</eig_decompose_label11>
<eig_decompose_label13>
<Name>eig_decompose_label13</Name>
<TripCount>4</TripCount>
<Latency>64</Latency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
</eig_decompose_label13>
</music_label1.9>
<music_label1.10>
<Name>music_label1.10</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</music_label1.10>
<music_label1.11>
<Name>music_label1.11</Name>
<TripCount>3</TripCount>
<Latency>21 ~ 33</Latency>
<IterationLatency>
<range>
<min>7</min>
<max>11</max>
</range>
</IterationLatency>
<PipelineDepth>7 ~ 11</PipelineDepth>
<music_label1.11.1>
<Name>music_label1.11.1</Name>
<TripCount>
<range>
<min>1</min>
<max>3</max>
</range>
</TripCount>
<Latency>2 ~ 6</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</music_label1.11.1>
</music_label1.11>
<music_label1.12>
<Name>music_label1.12</Name>
<TripCount>4</TripCount>
<Latency>40</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<music_label1.12.1>
<Name>music_label1.12.1</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</music_label1.12.1>
</music_label1.12>
<music_label1.13>
<Name>music_label1.13</Name>
<TripCount>4</TripCount>
<Latency>70768 ~ 76544</Latency>
<IterationLatency>
<range>
<min>17692</min>
<max>19136</max>
</range>
</IterationLatency>
<PipelineDepth>17692 ~ 19136</PipelineDepth>
<music_label2>
<Name>music_label2</Name>
<TripCount>361</TripCount>
<Latency>17689 ~ 19133</Latency>
<IterationLatency>
<range>
<min>49</min>
<max>53</max>
</range>
</IterationLatency>
<PipelineDepth>49 ~ 53</PipelineDepth>
</music_label2>
</music_label1.13>
<music_label1.14>
<Name>music_label1.14</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<music_label1.14.1>
<Name>music_label1.14.1</Name>
<TripCount>4</TripCount>
<Latency>96</Latency>
<IterationLatency>24</IterationLatency>
<PipelineDepth>24</PipelineDepth>
<music_label3>
<Name>music_label3</Name>
<TripCount>2</TripCount>
<Latency>22</Latency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
</music_label3>
</music_label1.14.1>
</music_label1.14>
<music_label1.15>
<Name>music_label1.15</Name>
<TripCount>361</TripCount>
<Latency>67146</Latency>
<IterationLatency>186</IterationLatency>
<PipelineDepth>186</PipelineDepth>
<music_label1.15.1>
<Name>music_label1.15.1</Name>
<TripCount>4</TripCount>
<Latency>184</Latency>
<IterationLatency>46</IterationLatency>
<PipelineDepth>46</PipelineDepth>
<music_label4>
<Name>music_label4</Name>
<TripCount>4</TripCount>
<Latency>44</Latency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
</music_label4>
</music_label1.15.1>
</music_label1.15>
<music_label1.16>
<Name>music_label1.16</Name>
<TripCount>361</TripCount>
<Latency>29602</Latency>
<IterationLatency>82</IterationLatency>
<PipelineDepth>82</PipelineDepth>
<music_label5>
<Name>music_label5</Name>
<TripCount>4</TripCount>
<Latency>76</Latency>
<IterationLatency>19</IterationLatency>
<PipelineDepth>19</PipelineDepth>
</music_label5>
</music_label1.16>
</music_label1>
<music_label6>
<Name>music_label6</Name>
<TripCount>361</TripCount>
<Latency>3971</Latency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
</music_label6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>45</BRAM_18K>
<DSP48E>218</DSP48E>
<FF>25338</FF>
<LUT>52528</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>music</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>music</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>music</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>music</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>music</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>music</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>X_address0</name>
<Object>X</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>X_ce0</name>
<Object>X</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>X_q0</name>
<Object>X</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Xj_f_M_real_address0</name>
<Object>Xj_f_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Xj_f_M_real_ce0</name>
<Object>Xj_f_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Xj_f_M_real_we0</name>
<Object>Xj_f_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Xj_f_M_real_d0</name>
<Object>Xj_f_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Xj_f_M_real_q0</name>
<Object>Xj_f_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Xj_f_M_imag_address0</name>
<Object>Xj_f_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Xj_f_M_imag_ce0</name>
<Object>Xj_f_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Xj_f_M_imag_we0</name>
<Object>Xj_f_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Xj_f_M_imag_d0</name>
<Object>Xj_f_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Xj_f_M_imag_q0</name>
<Object>Xj_f_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>P_sm_address0</name>
<Object>P_sm</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>P_sm_ce0</name>
<Object>P_sm</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>P_sm_we0</name>
<Object>P_sm</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>P_sm_d0</name>
<Object>P_sm</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
