

================================================================
== Vitis HLS Report for 'ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M'
================================================================
* Date:           Mon Nov 11 16:40:46 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1033|     1033|  10.330 us|  10.330 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Pipeline_N_Pipeline_M  |     1031|     1031|         9|          1|          1|  1024|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1070|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     40|     2440|     2424|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       99|     -|
|Register             |        -|      -|     2066|      352|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     40|     4506|     3945|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U498  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U499  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U500  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U501  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U502  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U503  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U504  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U505  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U506   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U507   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U508   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U509   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U510   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U511   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U512   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U513   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  40| 2440| 2424|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |add106_fu_477_p2                   |         +|   0|  0|   34|          27|          27|
    |add115_fu_524_p2                   |         +|   0|  0|   17|          10|          10|
    |add91_fu_472_p2                    |         +|   0|  0|   12|           5|           5|
    |add_fu_490_p2                      |         +|   0|  0|   12|           5|           5|
    |add_ln64_2_fu_455_p2               |         +|   0|  0|   12|           5|           1|
    |add_ln64_fu_373_p2                 |         +|   0|  0|   18|          11|           1|
    |add_ln67_fu_436_p2                 |         +|   0|  0|   14|           7|           1|
    |and_ln80_2_fu_424_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln80_fu_418_p2                 |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0                       |       and|   0|  0|    2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op63_write_state2     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op65_store_state2     |       and|   0|  0|    2|           1|           1|
    |inBounds_15_fu_900_p2              |       and|   0|  0|    2|           1|           1|
    |inBounds_16_fu_911_p2              |       and|   0|  0|    2|           1|           1|
    |inBounds_17_fu_922_p2              |       and|   0|  0|    2|           1|           1|
    |inBounds_18_fu_933_p2              |       and|   0|  0|    2|           1|           1|
    |inBounds_19_fu_944_p2              |       and|   0|  0|    2|           1|           1|
    |inBounds_20_fu_955_p2              |       and|   0|  0|    2|           1|           1|
    |inBounds_21_fu_966_p2              |       and|   0|  0|    2|           1|           1|
    |inBounds_fu_889_p2                 |       and|   0|  0|    2|           1|           1|
    |icmp_ln64_fu_367_p2                |      icmp|   0|  0|   19|          11|          12|
    |icmp_ln67_fu_382_p2                |      icmp|   0|  0|   15|           7|           8|
    |icmp_ln82_fu_396_p2                |      icmp|   0|  0|   14|           7|           3|
    |icmp_ln83_fu_412_p2                |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln85_fu_430_p2                |      icmp|   0|  0|   14|           7|           3|
    |inBoundsM_15_fu_582_p2             |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_16_fu_611_p2             |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_17_fu_640_p2             |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_18_fu_669_p2             |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_19_fu_698_p2             |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_20_fu_727_p2             |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_21_fu_756_p2             |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_fu_547_p2                |      icmp|   0|  0|   39|          32|          32|
    |inBoundsN_fu_500_p2                |      icmp|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3   |        or|   0|  0|    2|           1|           1|
    |cPrev_2_fu_776_p3                  |    select|   0|  0|  221|           1|           1|
    |select_ln296_10_fu_926_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln296_11_fu_937_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln296_12_fu_948_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln296_13_fu_959_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln296_14_fu_970_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln296_8_fu_904_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln296_9_fu_915_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln296_fu_893_p3             |    select|   0|  0|   32|           1|          32|
    |select_ln64_2_fu_461_p3            |    select|   0|  0|    5|           1|           5|
    |select_ln64_fu_388_p3              |    select|   0|  0|    7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 1070|         423|         649|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |aPipes_7_blk_n                         |   9|          2|    1|          2|
    |aPipes_8_blk_n                         |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_m1_load               |   9|          2|    7|         14|
    |bPipes_7_blk_n                         |   9|          2|    1|          2|
    |bPipes_8_blk_n                         |   9|          2|    1|          2|
    |indvar_flatten6_fu_162                 |   9|          2|   11|         22|
    |m1_fu_154                              |   9|          2|    7|         14|
    |n1_7_fu_158                            |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  99|         22|   47|         94|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add91_reg_1115                          |   5|   0|    5|          0|
    |and_ln80_2_reg_1107                     |   1|   0|    1|          0|
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg        |   1|   0|    1|          0|
    |bitcast_ln32_18_reg_1320                |  32|   0|   32|          0|
    |bitcast_ln32_18_reg_1320_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_20_reg_1326                |  32|   0|   32|          0|
    |bitcast_ln32_20_reg_1326_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_22_reg_1332                |  32|   0|   32|          0|
    |bitcast_ln32_22_reg_1332_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_24_reg_1338                |  32|   0|   32|          0|
    |bitcast_ln32_24_reg_1338_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_26_reg_1344                |  32|   0|   32|          0|
    |bitcast_ln32_26_reg_1344_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_28_reg_1350                |  32|   0|   32|          0|
    |bitcast_ln32_28_reg_1350_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_30_reg_1356                |  32|   0|   32|          0|
    |bitcast_ln32_30_reg_1356_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_32_reg_1362                |  32|   0|   32|          0|
    |bitcast_ln32_32_reg_1362_pp0_iter6_reg  |  32|   0|   32|          0|
    |cBuffer_addr_reg_1142                   |  10|   0|   10|          0|
    |empty_165_reg_1120                      |   4|   0|    4|          0|
    |empty_165_reg_1120_pp0_iter2_reg        |   4|   0|    4|          0|
    |icmp_ln67_reg_1096                      |   1|   0|    1|          0|
    |icmp_ln85_reg_1111                      |   1|   0|    1|          0|
    |inBoundsM_15_reg_1170                   |   1|   0|    1|          0|
    |inBoundsM_16_reg_1180                   |   1|   0|    1|          0|
    |inBoundsM_17_reg_1190                   |   1|   0|    1|          0|
    |inBoundsM_18_reg_1200                   |   1|   0|    1|          0|
    |inBoundsM_19_reg_1210                   |   1|   0|    1|          0|
    |inBoundsM_20_reg_1220                   |   1|   0|    1|          0|
    |inBoundsM_21_reg_1230                   |   1|   0|    1|          0|
    |inBoundsM_reg_1148                      |   1|   0|    1|          0|
    |inBoundsN_reg_1125                      |   1|   0|    1|          0|
    |indvar_flatten6_fu_162                  |  11|   0|   11|          0|
    |m1_fu_154                               |   7|   0|    7|          0|
    |n1_7_fu_158                             |   5|   0|    5|          0|
    |res_62_reg_1240                         |  32|   0|   32|          0|
    |res_63_reg_1250                         |  32|   0|   32|          0|
    |res_64_reg_1260                         |  32|   0|   32|          0|
    |res_65_reg_1270                         |  32|   0|   32|          0|
    |res_66_reg_1280                         |  32|   0|   32|          0|
    |res_67_reg_1290                         |  32|   0|   32|          0|
    |res_68_reg_1300                         |  32|   0|   32|          0|
    |res_69_reg_1310                         |  32|   0|   32|          0|
    |select_ln296_10_reg_1383                |  32|   0|   32|          0|
    |select_ln296_11_reg_1388                |  32|   0|   32|          0|
    |select_ln296_12_reg_1393                |  32|   0|   32|          0|
    |select_ln296_13_reg_1398                |  32|   0|   32|          0|
    |select_ln296_14_reg_1403                |  32|   0|   32|          0|
    |select_ln296_8_reg_1373                 |  32|   0|   32|          0|
    |select_ln296_9_reg_1378                 |  32|   0|   32|          0|
    |select_ln296_reg_1368                   |  32|   0|   32|          0|
    |select_ln64_reg_1101                    |   7|   0|    7|          0|
    |tmp_29_reg_1255                         |  32|   0|   32|          0|
    |tmp_31_reg_1265                         |  32|   0|   32|          0|
    |tmp_33_reg_1275                         |  32|   0|   32|          0|
    |tmp_35_reg_1285                         |  32|   0|   32|          0|
    |tmp_37_reg_1295                         |  32|   0|   32|          0|
    |tmp_39_reg_1305                         |  32|   0|   32|          0|
    |tmp_41_reg_1315                         |  32|   0|   32|          0|
    |trunc_ln170_3_reg_1245                  |  32|   0|   32|          0|
    |cBuffer_addr_reg_1142                   |  64|  32|   10|          0|
    |inBoundsM_15_reg_1170                   |  64|  32|    1|          0|
    |inBoundsM_16_reg_1180                   |  64|  32|    1|          0|
    |inBoundsM_17_reg_1190                   |  64|  32|    1|          0|
    |inBoundsM_18_reg_1200                   |  64|  32|    1|          0|
    |inBoundsM_19_reg_1210                   |  64|  32|    1|          0|
    |inBoundsM_20_reg_1220                   |  64|  32|    1|          0|
    |inBoundsM_21_reg_1230                   |  64|  32|    1|          0|
    |inBoundsM_reg_1148                      |  64|  32|    1|          0|
    |inBoundsN_reg_1125                      |  64|  32|    1|          0|
    |select_ln64_reg_1101                    |  64|  32|    7|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |2066| 352| 1388|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M|  return value|
|aPipes_7_dout            |   in|   32|     ap_fifo|                                            aPipes_7|       pointer|
|aPipes_7_num_data_valid  |   in|    3|     ap_fifo|                                            aPipes_7|       pointer|
|aPipes_7_fifo_cap        |   in|    3|     ap_fifo|                                            aPipes_7|       pointer|
|aPipes_7_empty_n         |   in|    1|     ap_fifo|                                            aPipes_7|       pointer|
|aPipes_7_read            |  out|    1|     ap_fifo|                                            aPipes_7|       pointer|
|aPipes_8_din             |  out|   32|     ap_fifo|                                            aPipes_8|       pointer|
|aPipes_8_num_data_valid  |   in|    3|     ap_fifo|                                            aPipes_8|       pointer|
|aPipes_8_fifo_cap        |   in|    3|     ap_fifo|                                            aPipes_8|       pointer|
|aPipes_8_full_n          |   in|    1|     ap_fifo|                                            aPipes_8|       pointer|
|aPipes_8_write           |  out|    1|     ap_fifo|                                            aPipes_8|       pointer|
|bPipes_7_dout            |   in|  256|     ap_fifo|                                            bPipes_7|       pointer|
|bPipes_7_num_data_valid  |   in|    3|     ap_fifo|                                            bPipes_7|       pointer|
|bPipes_7_fifo_cap        |   in|    3|     ap_fifo|                                            bPipes_7|       pointer|
|bPipes_7_empty_n         |   in|    1|     ap_fifo|                                            bPipes_7|       pointer|
|bPipes_7_read            |  out|    1|     ap_fifo|                                            bPipes_7|       pointer|
|bPipes_8_din             |  out|  256|     ap_fifo|                                            bPipes_8|       pointer|
|bPipes_8_num_data_valid  |   in|    3|     ap_fifo|                                            bPipes_8|       pointer|
|bPipes_8_fifo_cap        |   in|    3|     ap_fifo|                                            bPipes_8|       pointer|
|bPipes_8_full_n          |   in|    1|     ap_fifo|                                            bPipes_8|       pointer|
|bPipes_8_write           |  out|    1|     ap_fifo|                                            bPipes_8|       pointer|
|m0                       |   in|   23|     ap_none|                                                  m0|        scalar|
|cBuffer_address0         |  out|   10|   ap_memory|                                             cBuffer|         array|
|cBuffer_ce0              |  out|    1|   ap_memory|                                             cBuffer|         array|
|cBuffer_we0              |  out|    1|   ap_memory|                                             cBuffer|         array|
|cBuffer_d0               |  out|  256|   ap_memory|                                             cBuffer|         array|
|cBuffer_address1         |  out|   10|   ap_memory|                                             cBuffer|         array|
|cBuffer_ce1              |  out|    1|   ap_memory|                                             cBuffer|         array|
|cBuffer_q1               |   in|  256|   ap_memory|                                             cBuffer|         array|
|cmp111                   |   in|    1|     ap_none|                                              cmp111|        scalar|
|size_m                   |   in|   32|     ap_none|                                              size_m|        scalar|
|cond90                   |   in|    5|     ap_none|                                              cond90|        scalar|
|aBuffer_address0         |  out|    5|   ap_memory|                                             aBuffer|         array|
|aBuffer_ce0              |  out|    1|   ap_memory|                                             aBuffer|         array|
|aBuffer_we0              |  out|    1|   ap_memory|                                             aBuffer|         array|
|aBuffer_d0               |  out|   32|   ap_memory|                                             aBuffer|         array|
|aBuffer_address1         |  out|    5|   ap_memory|                                             aBuffer|         array|
|aBuffer_ce1              |  out|    1|   ap_memory|                                             aBuffer|         array|
|aBuffer_q1               |   in|   32|   ap_memory|                                             aBuffer|         array|
|mul                      |   in|   27|     ap_none|                                                 mul|        scalar|
|cond                     |   in|    5|     ap_none|                                                cond|        scalar|
|size_n                   |   in|   32|     ap_none|                                              size_n|        scalar|
|brmerge282               |   in|    1|     ap_none|                                          brmerge282|        scalar|
+-------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.49>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1" [../kernel/Compute.cpp:67]   --->   Operation 12 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n1_7 = alloca i32 1" [../kernel/Compute.cpp:64]   --->   Operation 13 'alloca' 'n1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_7, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_8, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_7, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_8, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%brmerge282_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge282"   --->   Operation 19 'read' 'brmerge282_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%size_n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_n"   --->   Operation 20 'read' 'size_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cond_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %cond"   --->   Operation 21 'read' 'cond_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mul_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %mul"   --->   Operation 22 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cond90_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %cond90"   --->   Operation 23 'read' 'cond90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%size_m_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_m"   --->   Operation 24 'read' 'size_m_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cmp111_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp111"   --->   Operation 25 'read' 'cmp111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%m0_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %m0"   --->   Operation 26 'read' 'm0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten6"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln64 = store i5 0, i5 %n1_7" [../kernel/Compute.cpp:64]   --->   Operation 28 'store' 'store_ln64' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln67 = store i7 0, i7 %m1" [../kernel/Compute.cpp:67]   --->   Operation 29 'store' 'store_ln67' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body58" [../kernel/Compute.cpp:64]   --->   Operation 30 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i11 %indvar_flatten6" [../kernel/Compute.cpp:64]   --->   Operation 31 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%icmp_ln64 = icmp_eq  i11 %indvar_flatten6_load, i11 1024" [../kernel/Compute.cpp:64]   --->   Operation 32 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.73ns)   --->   "%add_ln64 = add i11 %indvar_flatten6_load, i11 1" [../kernel/Compute.cpp:64]   --->   Operation 33 'add' 'add_ln64' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc165, void %for.inc168.exitStub" [../kernel/Compute.cpp:64]   --->   Operation 34 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%m1_load = load i7 %m1" [../kernel/Compute.cpp:67]   --->   Operation 35 'load' 'm1_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln67 = icmp_eq  i7 %m1_load, i7 64" [../kernel/Compute.cpp:67]   --->   Operation 36 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.30ns)   --->   "%select_ln64 = select i1 %icmp_ln67, i7 0, i7 %m1_load" [../kernel/Compute.cpp:64]   --->   Operation 37 'select' 'select_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%icmp_ln82 = icmp_ugt  i7 %select_ln64, i7 6" [../kernel/Compute.cpp:82]   --->   Operation 38 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln64)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln64, i32 5, i32 6" [../kernel/Compute.cpp:83]   --->   Operation 39 'partselect' 'tmp' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.43ns)   --->   "%icmp_ln83 = icmp_eq  i2 %tmp, i2 0" [../kernel/Compute.cpp:83]   --->   Operation 40 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln64)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_2)   --->   "%and_ln80 = and i1 %brmerge282_read, i1 %icmp_ln82" [../kernel/Compute.cpp:80]   --->   Operation 41 'and' 'and_ln80' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln80_2 = and i1 %and_ln80, i1 %icmp_ln83" [../kernel/Compute.cpp:80]   --->   Operation 42 'and' 'and_ln80_2' <Predicate = (!icmp_ln64)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %and_ln80_2, void %if.end86_ifconv, void %if.then72" [../kernel/Compute.cpp:80]   --->   Operation 43 'br' 'br_ln80' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.70ns)   --->   "%icmp_ln85 = icmp_eq  i7 %select_ln64, i7 7" [../kernel/Compute.cpp:85]   --->   Operation 44 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln64 & and_ln80_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %if.then83, void %if.then75" [../kernel/Compute.cpp:85]   --->   Operation 45 'br' 'br_ln85' <Predicate = (!icmp_ln64 & and_ln80_2)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln97 = br void %if.end86_ifconv" [../kernel/Compute.cpp:97]   --->   Operation 46 'br' 'br_ln97' <Predicate = (!icmp_ln64 & and_ln80_2)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln67 = add i7 %select_ln64, i7 1" [../kernel/Compute.cpp:67]   --->   Operation 47 'add' 'add_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln64 = store i11 %add_ln64, i11 %indvar_flatten6" [../kernel/Compute.cpp:64]   --->   Operation 48 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln67 = store i7 %add_ln67, i7 %m1" [../kernel/Compute.cpp:67]   --->   Operation 49 'store' 'store_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%n1_7_load = load i5 %n1_7" [../kernel/Compute.cpp:64]   --->   Operation 50 'load' 'n1_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln64_2 = add i5 %n1_7_load, i5 1" [../kernel/Compute.cpp:64]   --->   Operation 51 'add' 'add_ln64_2' <Predicate = (icmp_ln67)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.27ns)   --->   "%select_ln64_2 = select i1 %icmp_ln67, i5 %add_ln64_2, i5 %n1_7_load" [../kernel/Compute.cpp:64]   --->   Operation 52 'select' 'select_ln64_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %select_ln64_2" [../kernel/Compute.cpp:64]   --->   Operation 53 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.70ns)   --->   "%add91 = add i5 %select_ln64_2, i5 %cond90_read" [../kernel/Compute.cpp:64]   --->   Operation 54 'add' 'add91' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.85ns)   --->   "%add106 = add i27 %mul_read, i27 %zext_ln64" [../kernel/Compute.cpp:64]   --->   Operation 55 'add' 'add106' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%add106_cast = zext i27 %add106" [../kernel/Compute.cpp:64]   --->   Operation 56 'zext' 'add106_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty_165 = trunc i5 %select_ln64_2" [../kernel/Compute.cpp:64]   --->   Operation 57 'trunc' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.70ns)   --->   "%add = add i5 %select_ln64_2, i5 %cond_read" [../kernel/Compute.cpp:64]   --->   Operation 58 'add' 'add' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%add_cast = zext i5 %add" [../kernel/Compute.cpp:64]   --->   Operation 59 'zext' 'add_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%aBuffer_addr_3 = getelementptr i32 %aBuffer, i64 0, i64 %add_cast" [../kernel/Compute.cpp:64]   --->   Operation 60 'getelementptr' 'aBuffer_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.88ns)   --->   "%inBoundsN = icmp_ult  i32 %add106_cast, i32 %size_n_read" [../kernel/Compute.cpp:64]   --->   Operation 61 'icmp' 'inBoundsN' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.46ns)   --->   "%read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aPipes_7" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:84]   --->   Operation 62 'read' 'read' <Predicate = (and_ln80_2)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 63 [1/1] (1.46ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aPipes_8, i32 %read" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:94]   --->   Operation 63 'write' 'write_ln406' <Predicate = (and_ln80_2 & !icmp_ln85)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end85"   --->   Operation 64 'br' 'br_ln0' <Predicate = (and_ln80_2 & !icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.69ns)   --->   "%store_ln150 = store i32 %read, i5 %aBuffer_addr_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:87]   --->   Operation 65 'store' 'store_ln150' <Predicate = (and_ln80_2 & icmp_ln85)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln89 = br void %if.end85" [../kernel/Compute.cpp:89]   --->   Operation 66 'br' 'br_ln89' <Predicate = (and_ln80_2 & icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln64 = store i5 %select_ln64_2, i5 %n1_7" [../kernel/Compute.cpp:64]   --->   Operation 67 'store' 'store_ln64' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%add91_cast = zext i5 %add91" [../kernel/Compute.cpp:64]   --->   Operation 68 'zext' 'add91_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%aBuffer_addr = getelementptr i32 %aBuffer, i64 0, i64 %add91_cast" [../kernel/Compute.cpp:64]   --->   Operation 69 'getelementptr' 'aBuffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (0.69ns)   --->   "%aVal = load i5 %aBuffer_addr" [../kernel/Compute.cpp:101]   --->   Operation 70 'load' 'aVal' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.88>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Pipeline_N_Pipeline_M_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty_165, i6 0" [../kernel/Compute.cpp:64]   --->   Operation 73 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i7 %select_ln64" [../kernel/Compute.cpp:67]   --->   Operation 74 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Compute.cpp:70]   --->   Operation 75 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (0.69ns)   --->   "%aVal = load i5 %aBuffer_addr" [../kernel/Compute.cpp:101]   --->   Operation 76 'load' 'aVal' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 77 [1/1] (0.98ns)   --->   "%bVal = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %bPipes_7" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:103]   --->   Operation 77 'read' 'bVal' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_4 : Operation 78 [1/1] (0.98ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bPipes_8, i256 %bVal" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:105]   --->   Operation 78 'write' 'write_ln406' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_4 : Operation 79 [1/1] (0.72ns)   --->   "%add115 = add i10 %mul3, i10 %zext_ln67" [../kernel/Compute.cpp:64]   --->   Operation 79 'add' 'add115' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%add115_cast = zext i10 %add115" [../kernel/Compute.cpp:64]   --->   Operation 80 'zext' 'add115_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%empty = trunc i7 %select_ln64" [../kernel/Compute.cpp:64]   --->   Operation 81 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%add2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 0" [../kernel/Compute.cpp:64]   --->   Operation 82 'bitconcatenate' 'add2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%cBuffer_addr = getelementptr i256 %cBuffer, i64 0, i64 %add115_cast" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:141]   --->   Operation 83 'getelementptr' 'cBuffer_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (1.20ns)   --->   "%cPrev = load i10 %cBuffer_addr" [../kernel/Compute.cpp:117]   --->   Operation 84 'load' 'cPrev' <Predicate = (!cmp111_read)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_4 : Operation 85 [1/1] (0.88ns)   --->   "%inBoundsM = icmp_ult  i32 %add2, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 85 'icmp' 'inBoundsM' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %aVal" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 86 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i256 %bVal" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 87 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln32_17 = bitcast i32 %trunc_ln170" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 88 'bitcast' 'bitcast_ln32_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (4.90ns)   --->   "%res_62 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_17" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 89 'fmul' 'res_62' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 1" [../kernel/Compute.cpp:125]   --->   Operation 90 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.88ns)   --->   "%inBoundsM_15 = icmp_ult  i32 %or_ln, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 91 'icmp' 'inBoundsM_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 32, i32 63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 92 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln32_19 = bitcast i32 %tmp_s" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 93 'bitcast' 'bitcast_ln32_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (4.90ns)   --->   "%res_63 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_19" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 94 'fmul' 'res_63' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln125_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 2" [../kernel/Compute.cpp:125]   --->   Operation 95 'bitconcatenate' 'or_ln125_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.88ns)   --->   "%inBoundsM_16 = icmp_ult  i32 %or_ln125_7, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 96 'icmp' 'inBoundsM_16' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 64, i32 95" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 97 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln32_21 = bitcast i32 %tmp_30" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 98 'bitcast' 'bitcast_ln32_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (4.90ns)   --->   "%res_64 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_21" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 99 'fmul' 'res_64' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln125_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 3" [../kernel/Compute.cpp:125]   --->   Operation 100 'bitconcatenate' 'or_ln125_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.88ns)   --->   "%inBoundsM_17 = icmp_ult  i32 %or_ln125_8, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 101 'icmp' 'inBoundsM_17' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 96, i32 127" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 102 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln32_23 = bitcast i32 %tmp_32" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 103 'bitcast' 'bitcast_ln32_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (4.90ns)   --->   "%res_65 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_23" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 104 'fmul' 'res_65' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln125_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 4" [../kernel/Compute.cpp:125]   --->   Operation 105 'bitconcatenate' 'or_ln125_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.88ns)   --->   "%inBoundsM_18 = icmp_ult  i32 %or_ln125_9, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 106 'icmp' 'inBoundsM_18' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 128, i32 159" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 107 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln32_25 = bitcast i32 %tmp_34" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 108 'bitcast' 'bitcast_ln32_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (4.90ns)   --->   "%res_66 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_25" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 109 'fmul' 'res_66' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln125_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 5" [../kernel/Compute.cpp:125]   --->   Operation 110 'bitconcatenate' 'or_ln125_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.88ns)   --->   "%inBoundsM_19 = icmp_ult  i32 %or_ln125_s, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 111 'icmp' 'inBoundsM_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 160, i32 191" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 112 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln32_27 = bitcast i32 %tmp_36" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 113 'bitcast' 'bitcast_ln32_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [2/2] (4.90ns)   --->   "%res_67 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_27" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 114 'fmul' 'res_67' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%or_ln125_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 6" [../kernel/Compute.cpp:125]   --->   Operation 115 'bitconcatenate' 'or_ln125_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.88ns)   --->   "%inBoundsM_20 = icmp_ult  i32 %or_ln125_1, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 116 'icmp' 'inBoundsM_20' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 192, i32 223" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 117 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln32_29 = bitcast i32 %tmp_38" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 118 'bitcast' 'bitcast_ln32_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (4.90ns)   --->   "%res_68 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_29" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 119 'fmul' 'res_68' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln125_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 7" [../kernel/Compute.cpp:125]   --->   Operation 120 'bitconcatenate' 'or_ln125_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.88ns)   --->   "%inBoundsM_21 = icmp_ult  i32 %or_ln125_2, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 121 'icmp' 'inBoundsM_21' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 224, i32 255" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 122 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln32_31 = bitcast i32 %tmp_40" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 123 'bitcast' 'bitcast_ln32_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (4.90ns)   --->   "%res_69 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_31" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 124 'fmul' 'res_69' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.90>
ST_5 : Operation 125 [1/2] (1.20ns)   --->   "%cPrev = load i10 %cBuffer_addr" [../kernel/Compute.cpp:117]   --->   Operation 125 'load' 'cPrev' <Predicate = (!cmp111_read)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_5 : Operation 126 [1/1] (0.42ns)   --->   "%cPrev_2 = select i1 %cmp111_read, i256 0, i256 %cPrev" [../kernel/Compute.cpp:117]   --->   Operation 126 'select' 'cPrev_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/2] (4.90ns)   --->   "%res_62 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_17" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 127 'fmul' 'res_62' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln170_3 = trunc i256 %cPrev_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 128 'trunc' 'trunc_ln170_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/2] (4.90ns)   --->   "%res_63 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_19" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 129 'fmul' 'res_63' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 32, i32 63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 130 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/2] (4.90ns)   --->   "%res_64 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_21" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 131 'fmul' 'res_64' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 64, i32 95" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 132 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/2] (4.90ns)   --->   "%res_65 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_23" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 133 'fmul' 'res_65' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 96, i32 127" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 134 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/2] (4.90ns)   --->   "%res_66 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_25" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 135 'fmul' 'res_66' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 128, i32 159" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 136 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/2] (4.90ns)   --->   "%res_67 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_27" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 137 'fmul' 'res_67' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 160, i32 191" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 138 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/2] (4.90ns)   --->   "%res_68 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_29" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 139 'fmul' 'res_68' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 192, i32 223" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 140 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/2] (4.90ns)   --->   "%res_69 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_31" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 141 'fmul' 'res_69' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 224, i32 255" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 142 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.14>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln32_18 = bitcast i32 %trunc_ln170_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 143 'bitcast' 'bitcast_ln32_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [3/3] (6.14ns)   --->   "%res = fadd i32 %bitcast_ln32_18, i32 %res_62" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 144 'fadd' 'res' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln32_20 = bitcast i32 %tmp_29" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 145 'bitcast' 'bitcast_ln32_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [3/3] (6.14ns)   --->   "%res_49 = fadd i32 %bitcast_ln32_20, i32 %res_63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 146 'fadd' 'res_49' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln32_22 = bitcast i32 %tmp_31" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 147 'bitcast' 'bitcast_ln32_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [3/3] (6.14ns)   --->   "%res_51 = fadd i32 %bitcast_ln32_22, i32 %res_64" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 148 'fadd' 'res_51' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln32_24 = bitcast i32 %tmp_33" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 149 'bitcast' 'bitcast_ln32_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [3/3] (6.14ns)   --->   "%res_53 = fadd i32 %bitcast_ln32_24, i32 %res_65" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 150 'fadd' 'res_53' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln32_26 = bitcast i32 %tmp_35" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 151 'bitcast' 'bitcast_ln32_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [3/3] (6.14ns)   --->   "%res_55 = fadd i32 %bitcast_ln32_26, i32 %res_66" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 152 'fadd' 'res_55' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln32_28 = bitcast i32 %tmp_37" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 153 'bitcast' 'bitcast_ln32_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [3/3] (6.14ns)   --->   "%res_57 = fadd i32 %bitcast_ln32_28, i32 %res_67" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 154 'fadd' 'res_57' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln32_30 = bitcast i32 %tmp_39" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 155 'bitcast' 'bitcast_ln32_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [3/3] (6.14ns)   --->   "%res_59 = fadd i32 %bitcast_ln32_30, i32 %res_68" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 156 'fadd' 'res_59' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln32_32 = bitcast i32 %tmp_41" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 157 'bitcast' 'bitcast_ln32_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [3/3] (6.14ns)   --->   "%res_61 = fadd i32 %bitcast_ln32_32, i32 %res_69" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 158 'fadd' 'res_61' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.14>
ST_7 : Operation 159 [2/3] (6.14ns)   --->   "%res = fadd i32 %bitcast_ln32_18, i32 %res_62" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 159 'fadd' 'res' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [2/3] (6.14ns)   --->   "%res_49 = fadd i32 %bitcast_ln32_20, i32 %res_63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 160 'fadd' 'res_49' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [2/3] (6.14ns)   --->   "%res_51 = fadd i32 %bitcast_ln32_22, i32 %res_64" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 161 'fadd' 'res_51' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [2/3] (6.14ns)   --->   "%res_53 = fadd i32 %bitcast_ln32_24, i32 %res_65" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 162 'fadd' 'res_53' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [2/3] (6.14ns)   --->   "%res_55 = fadd i32 %bitcast_ln32_26, i32 %res_66" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 163 'fadd' 'res_55' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [2/3] (6.14ns)   --->   "%res_57 = fadd i32 %bitcast_ln32_28, i32 %res_67" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 164 'fadd' 'res_57' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [2/3] (6.14ns)   --->   "%res_59 = fadd i32 %bitcast_ln32_30, i32 %res_68" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 165 'fadd' 'res_59' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [2/3] (6.14ns)   --->   "%res_61 = fadd i32 %bitcast_ln32_32, i32 %res_69" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 166 'fadd' 'res_61' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.37>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln296)   --->   "%inBounds = and i1 %inBoundsN, i1 %inBoundsM" [../kernel/Compute.cpp:127]   --->   Operation 167 'and' 'inBounds' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/3] (6.14ns)   --->   "%res = fadd i32 %bitcast_ln32_18, i32 %res_62" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 168 'fadd' 'res' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296 = select i1 %inBounds, i32 %res, i32 %bitcast_ln32_18" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 169 'select' 'select_ln296' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_8)   --->   "%inBounds_15 = and i1 %inBoundsN, i1 %inBoundsM_15" [../kernel/Compute.cpp:127]   --->   Operation 170 'and' 'inBounds_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/3] (6.14ns)   --->   "%res_49 = fadd i32 %bitcast_ln32_20, i32 %res_63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 171 'fadd' 'res_49' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_8 = select i1 %inBounds_15, i32 %res_49, i32 %bitcast_ln32_20" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 172 'select' 'select_ln296_8' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_9)   --->   "%inBounds_16 = and i1 %inBoundsN, i1 %inBoundsM_16" [../kernel/Compute.cpp:127]   --->   Operation 173 'and' 'inBounds_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/3] (6.14ns)   --->   "%res_51 = fadd i32 %bitcast_ln32_22, i32 %res_64" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 174 'fadd' 'res_51' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_9 = select i1 %inBounds_16, i32 %res_51, i32 %bitcast_ln32_22" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 175 'select' 'select_ln296_9' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_10)   --->   "%inBounds_17 = and i1 %inBoundsN, i1 %inBoundsM_17" [../kernel/Compute.cpp:127]   --->   Operation 176 'and' 'inBounds_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/3] (6.14ns)   --->   "%res_53 = fadd i32 %bitcast_ln32_24, i32 %res_65" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 177 'fadd' 'res_53' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_10 = select i1 %inBounds_17, i32 %res_53, i32 %bitcast_ln32_24" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 178 'select' 'select_ln296_10' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_11)   --->   "%inBounds_18 = and i1 %inBoundsN, i1 %inBoundsM_18" [../kernel/Compute.cpp:127]   --->   Operation 179 'and' 'inBounds_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/3] (6.14ns)   --->   "%res_55 = fadd i32 %bitcast_ln32_26, i32 %res_66" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 180 'fadd' 'res_55' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_11 = select i1 %inBounds_18, i32 %res_55, i32 %bitcast_ln32_26" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 181 'select' 'select_ln296_11' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_12)   --->   "%inBounds_19 = and i1 %inBoundsN, i1 %inBoundsM_19" [../kernel/Compute.cpp:127]   --->   Operation 182 'and' 'inBounds_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/3] (6.14ns)   --->   "%res_57 = fadd i32 %bitcast_ln32_28, i32 %res_67" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 183 'fadd' 'res_57' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_12 = select i1 %inBounds_19, i32 %res_57, i32 %bitcast_ln32_28" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 184 'select' 'select_ln296_12' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_13)   --->   "%inBounds_20 = and i1 %inBoundsN, i1 %inBoundsM_20" [../kernel/Compute.cpp:127]   --->   Operation 185 'and' 'inBounds_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/3] (6.14ns)   --->   "%res_59 = fadd i32 %bitcast_ln32_30, i32 %res_68" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 186 'fadd' 'res_59' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_13 = select i1 %inBounds_20, i32 %res_59, i32 %bitcast_ln32_30" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 187 'select' 'select_ln296_13' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_14)   --->   "%inBounds_21 = and i1 %inBoundsN, i1 %inBoundsM_21" [../kernel/Compute.cpp:127]   --->   Operation 188 'and' 'inBounds_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/3] (6.14ns)   --->   "%res_61 = fadd i32 %bitcast_ln32_32, i32 %res_69" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 189 'fadd' 'res_61' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_14 = select i1 %inBounds_21, i32 %res_61, i32 %bitcast_ln32_32" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 190 'select' 'select_ln296_14' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 202 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 1.20>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %select_ln296" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 191 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln36_8 = bitcast i32 %select_ln296_8" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 192 'bitcast' 'bitcast_ln36_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln36_9 = bitcast i32 %select_ln296_9" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 193 'bitcast' 'bitcast_ln36_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln36_10 = bitcast i32 %select_ln296_10" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 194 'bitcast' 'bitcast_ln36_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln36_11 = bitcast i32 %select_ln296_11" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 195 'bitcast' 'bitcast_ln36_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln36_12 = bitcast i32 %select_ln296_12" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 196 'bitcast' 'bitcast_ln36_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln36_13 = bitcast i32 %select_ln296_13" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 197 'bitcast' 'bitcast_ln36_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln36_14 = bitcast i32 %select_ln296_14" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 198 'bitcast' 'bitcast_ln36_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln36_14, i32 %bitcast_ln36_13, i32 %bitcast_ln36_12, i32 %bitcast_ln36_11, i32 %bitcast_ln36_10, i32 %bitcast_ln36_9, i32 %bitcast_ln36_8, i32 %bitcast_ln36" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 199 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (1.20ns)   --->   "%store_ln150 = store i256 %tmp_42, i10 %cBuffer_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:141]   --->   Operation 200 'store' 'store_ln150' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.body58" [../kernel/Compute.cpp:67]   --->   Operation 201 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bPipes_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bPipes_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cBuffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ cmp111]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cond90]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aBuffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cond]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ brmerge282]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aPipes_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aPipes_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m1                    (alloca           ) [ 0100000000]
n1_7                  (alloca           ) [ 0110000000]
indvar_flatten6       (alloca           ) [ 0100000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
brmerge282_read       (read             ) [ 0000000000]
size_n_read           (read             ) [ 0110000000]
cond_read             (read             ) [ 0110000000]
mul_read              (read             ) [ 0110000000]
cond90_read           (read             ) [ 0110000000]
size_m_read           (read             ) [ 0111100000]
cmp111_read           (read             ) [ 0111110000]
m0_read               (read             ) [ 0111100000]
store_ln0             (store            ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
store_ln67            (store            ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
indvar_flatten6_load  (load             ) [ 0000000000]
icmp_ln64             (icmp             ) [ 0111111110]
add_ln64              (add              ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
m1_load               (load             ) [ 0000000000]
icmp_ln67             (icmp             ) [ 0110000000]
select_ln64           (select           ) [ 0111100000]
icmp_ln82             (icmp             ) [ 0000000000]
tmp                   (partselect       ) [ 0000000000]
icmp_ln83             (icmp             ) [ 0000000000]
and_ln80              (and              ) [ 0000000000]
and_ln80_2            (and              ) [ 0110000000]
br_ln80               (br               ) [ 0000000000]
icmp_ln85             (icmp             ) [ 0110000000]
br_ln85               (br               ) [ 0000000000]
br_ln97               (br               ) [ 0000000000]
add_ln67              (add              ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
store_ln67            (store            ) [ 0000000000]
n1_7_load             (load             ) [ 0000000000]
add_ln64_2            (add              ) [ 0000000000]
select_ln64_2         (select           ) [ 0000000000]
zext_ln64             (zext             ) [ 0000000000]
add91                 (add              ) [ 0101000000]
add106                (add              ) [ 0000000000]
add106_cast           (zext             ) [ 0000000000]
empty_165             (trunc            ) [ 0101100000]
add                   (add              ) [ 0000000000]
add_cast              (zext             ) [ 0000000000]
aBuffer_addr_3        (getelementptr    ) [ 0000000000]
inBoundsN             (icmp             ) [ 0101111110]
read                  (read             ) [ 0000000000]
write_ln406           (write            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
store_ln150           (store            ) [ 0000000000]
br_ln89               (br               ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
add91_cast            (zext             ) [ 0000000000]
aBuffer_addr          (getelementptr    ) [ 0100100000]
specloopname_ln0      (specloopname     ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
mul3                  (bitconcatenate   ) [ 0000000000]
zext_ln67             (zext             ) [ 0000000000]
specpipeline_ln70     (specpipeline     ) [ 0000000000]
aVal                  (load             ) [ 0000000000]
bVal                  (read             ) [ 0000000000]
write_ln406           (write            ) [ 0000000000]
add115                (add              ) [ 0000000000]
add115_cast           (zext             ) [ 0000000000]
empty                 (trunc            ) [ 0000000000]
add2                  (bitconcatenate   ) [ 0000000000]
cBuffer_addr          (getelementptr    ) [ 0100011111]
inBoundsM             (icmp             ) [ 0100011110]
bitcast_ln32          (bitcast          ) [ 0100010000]
trunc_ln170           (trunc            ) [ 0000000000]
bitcast_ln32_17       (bitcast          ) [ 0100010000]
or_ln                 (bitconcatenate   ) [ 0000000000]
inBoundsM_15          (icmp             ) [ 0100011110]
tmp_s                 (partselect       ) [ 0000000000]
bitcast_ln32_19       (bitcast          ) [ 0100010000]
or_ln125_7            (bitconcatenate   ) [ 0000000000]
inBoundsM_16          (icmp             ) [ 0100011110]
tmp_30                (partselect       ) [ 0000000000]
bitcast_ln32_21       (bitcast          ) [ 0100010000]
or_ln125_8            (bitconcatenate   ) [ 0000000000]
inBoundsM_17          (icmp             ) [ 0100011110]
tmp_32                (partselect       ) [ 0000000000]
bitcast_ln32_23       (bitcast          ) [ 0100010000]
or_ln125_9            (bitconcatenate   ) [ 0000000000]
inBoundsM_18          (icmp             ) [ 0100011110]
tmp_34                (partselect       ) [ 0000000000]
bitcast_ln32_25       (bitcast          ) [ 0100010000]
or_ln125_s            (bitconcatenate   ) [ 0000000000]
inBoundsM_19          (icmp             ) [ 0100011110]
tmp_36                (partselect       ) [ 0000000000]
bitcast_ln32_27       (bitcast          ) [ 0100010000]
or_ln125_1            (bitconcatenate   ) [ 0000000000]
inBoundsM_20          (icmp             ) [ 0100011110]
tmp_38                (partselect       ) [ 0000000000]
bitcast_ln32_29       (bitcast          ) [ 0100010000]
or_ln125_2            (bitconcatenate   ) [ 0000000000]
inBoundsM_21          (icmp             ) [ 0100011110]
tmp_40                (partselect       ) [ 0000000000]
bitcast_ln32_31       (bitcast          ) [ 0100010000]
cPrev                 (load             ) [ 0000000000]
cPrev_2               (select           ) [ 0000000000]
res_62                (fmul             ) [ 0100001110]
trunc_ln170_3         (trunc            ) [ 0100001000]
res_63                (fmul             ) [ 0100001110]
tmp_29                (partselect       ) [ 0100001000]
res_64                (fmul             ) [ 0100001110]
tmp_31                (partselect       ) [ 0100001000]
res_65                (fmul             ) [ 0100001110]
tmp_33                (partselect       ) [ 0100001000]
res_66                (fmul             ) [ 0100001110]
tmp_35                (partselect       ) [ 0100001000]
res_67                (fmul             ) [ 0100001110]
tmp_37                (partselect       ) [ 0100001000]
res_68                (fmul             ) [ 0100001110]
tmp_39                (partselect       ) [ 0100001000]
res_69                (fmul             ) [ 0100001110]
tmp_41                (partselect       ) [ 0100001000]
bitcast_ln32_18       (bitcast          ) [ 0100000110]
bitcast_ln32_20       (bitcast          ) [ 0100000110]
bitcast_ln32_22       (bitcast          ) [ 0100000110]
bitcast_ln32_24       (bitcast          ) [ 0100000110]
bitcast_ln32_26       (bitcast          ) [ 0100000110]
bitcast_ln32_28       (bitcast          ) [ 0100000110]
bitcast_ln32_30       (bitcast          ) [ 0100000110]
bitcast_ln32_32       (bitcast          ) [ 0100000110]
inBounds              (and              ) [ 0000000000]
res                   (fadd             ) [ 0000000000]
select_ln296          (select           ) [ 0100000001]
inBounds_15           (and              ) [ 0000000000]
res_49                (fadd             ) [ 0000000000]
select_ln296_8        (select           ) [ 0100000001]
inBounds_16           (and              ) [ 0000000000]
res_51                (fadd             ) [ 0000000000]
select_ln296_9        (select           ) [ 0100000001]
inBounds_17           (and              ) [ 0000000000]
res_53                (fadd             ) [ 0000000000]
select_ln296_10       (select           ) [ 0100000001]
inBounds_18           (and              ) [ 0000000000]
res_55                (fadd             ) [ 0000000000]
select_ln296_11       (select           ) [ 0100000001]
inBounds_19           (and              ) [ 0000000000]
res_57                (fadd             ) [ 0000000000]
select_ln296_12       (select           ) [ 0100000001]
inBounds_20           (and              ) [ 0000000000]
res_59                (fadd             ) [ 0000000000]
select_ln296_13       (select           ) [ 0100000001]
inBounds_21           (and              ) [ 0000000000]
res_61                (fadd             ) [ 0000000000]
select_ln296_14       (select           ) [ 0100000001]
bitcast_ln36          (bitcast          ) [ 0000000000]
bitcast_ln36_8        (bitcast          ) [ 0000000000]
bitcast_ln36_9        (bitcast          ) [ 0000000000]
bitcast_ln36_10       (bitcast          ) [ 0000000000]
bitcast_ln36_11       (bitcast          ) [ 0000000000]
bitcast_ln36_12       (bitcast          ) [ 0000000000]
bitcast_ln36_13       (bitcast          ) [ 0000000000]
bitcast_ln36_14       (bitcast          ) [ 0000000000]
tmp_42                (bitconcatenate   ) [ 0000000000]
store_ln150           (store            ) [ 0000000000]
br_ln67               (br               ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bPipes_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bPipes_7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bPipes_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bPipes_8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cBuffer">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cBuffer"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp111">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp111"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="size_m">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cond90">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cond90"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="aBuffer">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aBuffer"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mul">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cond">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cond"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="size_n">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="brmerge282">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brmerge282"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="aPipes_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aPipes_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="aPipes_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aPipes_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Pipeline_N_Pipeline_M_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i23.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="m1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="n1_7_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1_7/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten6_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="brmerge282_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="brmerge282_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="size_n_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_n_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="cond_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="0" index="1" bw="5" slack="0"/>
<pin id="181" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cond_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mul_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="27" slack="0"/>
<pin id="186" dir="0" index="1" bw="27" slack="0"/>
<pin id="187" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="cond90_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="5" slack="0"/>
<pin id="193" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cond90_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="size_m_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_m_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="cmp111_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp111_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="m0_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="23" slack="0"/>
<pin id="210" dir="0" index="1" bw="23" slack="0"/>
<pin id="211" dir="1" index="2" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m0_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="write_ln406_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln406/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="bVal_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="256" slack="0"/>
<pin id="230" dir="0" index="1" bw="256" slack="0"/>
<pin id="231" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bVal/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="write_ln406_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="256" slack="0"/>
<pin id="237" dir="0" index="2" bw="256" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln406/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="aBuffer_addr_3_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aBuffer_addr_3/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="0"/>
<pin id="263" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="264" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="266" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln150/2 aVal/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="aBuffer_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aBuffer_addr/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="cBuffer_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="256" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cBuffer_addr/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="5"/>
<pin id="277" dir="0" index="1" bw="256" slack="0"/>
<pin id="278" dir="0" index="2" bw="0" slack="0"/>
<pin id="280" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="281" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="282" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="256" slack="2147483647"/>
<pin id="283" dir="1" index="7" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cPrev/4 store_ln150/9 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="1"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="1"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_49/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_51/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_53/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_55/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_57/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="1"/>
<pin id="312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_59/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_61/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_62/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_63/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_64/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_65/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_66/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_67/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_68/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_69/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln0_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="11" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln64_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="5" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln67_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="7" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="indvar_flatten6_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="0"/>
<pin id="366" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln64_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="0" index="1" bw="11" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln64_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="m1_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="0"/>
<pin id="381" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_load/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln67_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="0" index="1" bw="7" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln64_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="7" slack="0"/>
<pin id="391" dir="0" index="2" bw="7" slack="0"/>
<pin id="392" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln82_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="0" index="1" bw="7" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="7" slack="0"/>
<pin id="405" dir="0" index="2" bw="4" slack="0"/>
<pin id="406" dir="0" index="3" bw="4" slack="0"/>
<pin id="407" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln83_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="2" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="and_ln80_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="and_ln80_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80_2/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln85_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="0" index="1" bw="7" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln67_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln64_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="0" index="1" bw="11" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln67_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="0" index="1" bw="7" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="n1_7_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="1"/>
<pin id="454" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_7_load/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln64_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_2/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln64_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="0" index="1" bw="5" slack="0"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64_2/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln64_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="0"/>
<pin id="470" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add91_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="1"/>
<pin id="475" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add91/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add106_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="27" slack="1"/>
<pin id="479" dir="0" index="1" bw="5" slack="0"/>
<pin id="480" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add106/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add106_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="27" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add106_cast/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="empty_165_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_165/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="0" index="1" bw="5" slack="1"/>
<pin id="493" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_cast/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="inBoundsN_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="1"/>
<pin id="503" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsN/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln64_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="0" index="1" bw="5" slack="1"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add91_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="1"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add91_cast/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="mul3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="0"/>
<pin id="516" dir="0" index="1" bw="4" slack="2"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul3/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln67_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="3"/>
<pin id="523" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add115_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="10" slack="0"/>
<pin id="526" dir="0" index="1" bw="7" slack="0"/>
<pin id="527" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add115/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add115_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="10" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add115_cast/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="empty_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="7" slack="3"/>
<pin id="537" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="23" slack="3"/>
<pin id="541" dir="0" index="2" bw="6" slack="0"/>
<pin id="542" dir="0" index="3" bw="1" slack="0"/>
<pin id="543" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add2/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="inBoundsM_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="3"/>
<pin id="550" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="bitcast_ln32_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln170_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="256" slack="0"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="bitcast_ln32_17_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_17/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="or_ln_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="23" slack="3"/>
<pin id="576" dir="0" index="2" bw="6" slack="0"/>
<pin id="577" dir="0" index="3" bw="1" slack="0"/>
<pin id="578" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="inBoundsM_15_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="3"/>
<pin id="585" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_15/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_s_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="256" slack="0"/>
<pin id="590" dir="0" index="2" bw="7" slack="0"/>
<pin id="591" dir="0" index="3" bw="7" slack="0"/>
<pin id="592" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="bitcast_ln32_19_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_19/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="or_ln125_7_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="23" slack="3"/>
<pin id="605" dir="0" index="2" bw="6" slack="0"/>
<pin id="606" dir="0" index="3" bw="3" slack="0"/>
<pin id="607" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_7/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="inBoundsM_16_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="3"/>
<pin id="614" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_16/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_30_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="256" slack="0"/>
<pin id="619" dir="0" index="2" bw="8" slack="0"/>
<pin id="620" dir="0" index="3" bw="8" slack="0"/>
<pin id="621" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="bitcast_ln32_21_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_21/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="or_ln125_8_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="23" slack="3"/>
<pin id="634" dir="0" index="2" bw="6" slack="0"/>
<pin id="635" dir="0" index="3" bw="3" slack="0"/>
<pin id="636" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_8/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="inBoundsM_17_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="0" index="1" bw="32" slack="3"/>
<pin id="643" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_17/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_32_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="256" slack="0"/>
<pin id="648" dir="0" index="2" bw="8" slack="0"/>
<pin id="649" dir="0" index="3" bw="8" slack="0"/>
<pin id="650" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="bitcast_ln32_23_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_23/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="or_ln125_9_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="0" index="1" bw="23" slack="3"/>
<pin id="663" dir="0" index="2" bw="6" slack="0"/>
<pin id="664" dir="0" index="3" bw="3" slack="0"/>
<pin id="665" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_9/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="inBoundsM_18_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="3"/>
<pin id="672" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_18/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_34_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="256" slack="0"/>
<pin id="677" dir="0" index="2" bw="9" slack="0"/>
<pin id="678" dir="0" index="3" bw="9" slack="0"/>
<pin id="679" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="bitcast_ln32_25_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_25/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="or_ln125_s_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="0" index="1" bw="23" slack="3"/>
<pin id="692" dir="0" index="2" bw="6" slack="0"/>
<pin id="693" dir="0" index="3" bw="3" slack="0"/>
<pin id="694" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_s/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="inBoundsM_19_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="3"/>
<pin id="701" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_19/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_36_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="256" slack="0"/>
<pin id="706" dir="0" index="2" bw="9" slack="0"/>
<pin id="707" dir="0" index="3" bw="9" slack="0"/>
<pin id="708" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="bitcast_ln32_27_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_27/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="or_ln125_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="23" slack="3"/>
<pin id="721" dir="0" index="2" bw="6" slack="0"/>
<pin id="722" dir="0" index="3" bw="2" slack="0"/>
<pin id="723" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_1/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="inBoundsM_20_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="3"/>
<pin id="730" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_20/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_38_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="0" index="1" bw="256" slack="0"/>
<pin id="735" dir="0" index="2" bw="9" slack="0"/>
<pin id="736" dir="0" index="3" bw="9" slack="0"/>
<pin id="737" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="bitcast_ln32_29_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_29/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="or_ln125_2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="0" index="1" bw="23" slack="3"/>
<pin id="750" dir="0" index="2" bw="6" slack="0"/>
<pin id="751" dir="0" index="3" bw="1" slack="0"/>
<pin id="752" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_2/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="inBoundsM_21_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="3"/>
<pin id="759" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_21/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_40_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="256" slack="0"/>
<pin id="764" dir="0" index="2" bw="9" slack="0"/>
<pin id="765" dir="0" index="3" bw="9" slack="0"/>
<pin id="766" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="bitcast_ln32_31_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_31/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="cPrev_2_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="4"/>
<pin id="778" dir="0" index="1" bw="256" slack="0"/>
<pin id="779" dir="0" index="2" bw="256" slack="0"/>
<pin id="780" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cPrev_2/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln170_3_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="256" slack="0"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170_3/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_29_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="0" index="1" bw="256" slack="0"/>
<pin id="790" dir="0" index="2" bw="7" slack="0"/>
<pin id="791" dir="0" index="3" bw="7" slack="0"/>
<pin id="792" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_31_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="0" index="1" bw="256" slack="0"/>
<pin id="800" dir="0" index="2" bw="8" slack="0"/>
<pin id="801" dir="0" index="3" bw="8" slack="0"/>
<pin id="802" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_33_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="0" index="1" bw="256" slack="0"/>
<pin id="810" dir="0" index="2" bw="8" slack="0"/>
<pin id="811" dir="0" index="3" bw="8" slack="0"/>
<pin id="812" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_35_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="0" index="1" bw="256" slack="0"/>
<pin id="820" dir="0" index="2" bw="9" slack="0"/>
<pin id="821" dir="0" index="3" bw="9" slack="0"/>
<pin id="822" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_37_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="0" index="1" bw="256" slack="0"/>
<pin id="830" dir="0" index="2" bw="9" slack="0"/>
<pin id="831" dir="0" index="3" bw="9" slack="0"/>
<pin id="832" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_39_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="0" index="1" bw="256" slack="0"/>
<pin id="840" dir="0" index="2" bw="9" slack="0"/>
<pin id="841" dir="0" index="3" bw="9" slack="0"/>
<pin id="842" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_41_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="0" index="1" bw="256" slack="0"/>
<pin id="850" dir="0" index="2" bw="9" slack="0"/>
<pin id="851" dir="0" index="3" bw="9" slack="0"/>
<pin id="852" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="857" class="1004" name="bitcast_ln32_18_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_18/6 "/>
</bind>
</comp>

<comp id="861" class="1004" name="bitcast_ln32_20_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_20/6 "/>
</bind>
</comp>

<comp id="865" class="1004" name="bitcast_ln32_22_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_22/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="bitcast_ln32_24_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_24/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="bitcast_ln32_26_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_26/6 "/>
</bind>
</comp>

<comp id="877" class="1004" name="bitcast_ln32_28_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_28/6 "/>
</bind>
</comp>

<comp id="881" class="1004" name="bitcast_ln32_30_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_30/6 "/>
</bind>
</comp>

<comp id="885" class="1004" name="bitcast_ln32_32_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_32/6 "/>
</bind>
</comp>

<comp id="889" class="1004" name="inBounds_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="6"/>
<pin id="891" dir="0" index="1" bw="1" slack="4"/>
<pin id="892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds/8 "/>
</bind>
</comp>

<comp id="893" class="1004" name="select_ln296_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="32" slack="0"/>
<pin id="896" dir="0" index="2" bw="32" slack="2"/>
<pin id="897" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296/8 "/>
</bind>
</comp>

<comp id="900" class="1004" name="inBounds_15_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="6"/>
<pin id="902" dir="0" index="1" bw="1" slack="4"/>
<pin id="903" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_15/8 "/>
</bind>
</comp>

<comp id="904" class="1004" name="select_ln296_8_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="0" index="2" bw="32" slack="2"/>
<pin id="908" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_8/8 "/>
</bind>
</comp>

<comp id="911" class="1004" name="inBounds_16_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="6"/>
<pin id="913" dir="0" index="1" bw="1" slack="4"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_16/8 "/>
</bind>
</comp>

<comp id="915" class="1004" name="select_ln296_9_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="0" index="2" bw="32" slack="2"/>
<pin id="919" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_9/8 "/>
</bind>
</comp>

<comp id="922" class="1004" name="inBounds_17_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="6"/>
<pin id="924" dir="0" index="1" bw="1" slack="4"/>
<pin id="925" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_17/8 "/>
</bind>
</comp>

<comp id="926" class="1004" name="select_ln296_10_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="0"/>
<pin id="929" dir="0" index="2" bw="32" slack="2"/>
<pin id="930" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_10/8 "/>
</bind>
</comp>

<comp id="933" class="1004" name="inBounds_18_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="6"/>
<pin id="935" dir="0" index="1" bw="1" slack="4"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_18/8 "/>
</bind>
</comp>

<comp id="937" class="1004" name="select_ln296_11_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="32" slack="0"/>
<pin id="940" dir="0" index="2" bw="32" slack="2"/>
<pin id="941" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_11/8 "/>
</bind>
</comp>

<comp id="944" class="1004" name="inBounds_19_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="6"/>
<pin id="946" dir="0" index="1" bw="1" slack="4"/>
<pin id="947" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_19/8 "/>
</bind>
</comp>

<comp id="948" class="1004" name="select_ln296_12_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="32" slack="0"/>
<pin id="951" dir="0" index="2" bw="32" slack="2"/>
<pin id="952" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_12/8 "/>
</bind>
</comp>

<comp id="955" class="1004" name="inBounds_20_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="6"/>
<pin id="957" dir="0" index="1" bw="1" slack="4"/>
<pin id="958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_20/8 "/>
</bind>
</comp>

<comp id="959" class="1004" name="select_ln296_13_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="32" slack="0"/>
<pin id="962" dir="0" index="2" bw="32" slack="2"/>
<pin id="963" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_13/8 "/>
</bind>
</comp>

<comp id="966" class="1004" name="inBounds_21_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="6"/>
<pin id="968" dir="0" index="1" bw="1" slack="4"/>
<pin id="969" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_21/8 "/>
</bind>
</comp>

<comp id="970" class="1004" name="select_ln296_14_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="0" index="1" bw="32" slack="0"/>
<pin id="973" dir="0" index="2" bw="32" slack="2"/>
<pin id="974" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_14/8 "/>
</bind>
</comp>

<comp id="977" class="1004" name="bitcast_ln36_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/9 "/>
</bind>
</comp>

<comp id="980" class="1004" name="bitcast_ln36_8_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="1"/>
<pin id="982" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_8/9 "/>
</bind>
</comp>

<comp id="983" class="1004" name="bitcast_ln36_9_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="1"/>
<pin id="985" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_9/9 "/>
</bind>
</comp>

<comp id="986" class="1004" name="bitcast_ln36_10_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_10/9 "/>
</bind>
</comp>

<comp id="989" class="1004" name="bitcast_ln36_11_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_11/9 "/>
</bind>
</comp>

<comp id="992" class="1004" name="bitcast_ln36_12_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_12/9 "/>
</bind>
</comp>

<comp id="995" class="1004" name="bitcast_ln36_13_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_13/9 "/>
</bind>
</comp>

<comp id="998" class="1004" name="bitcast_ln36_14_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_14/9 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp_42_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="256" slack="0"/>
<pin id="1003" dir="0" index="1" bw="32" slack="0"/>
<pin id="1004" dir="0" index="2" bw="32" slack="0"/>
<pin id="1005" dir="0" index="3" bw="32" slack="0"/>
<pin id="1006" dir="0" index="4" bw="32" slack="0"/>
<pin id="1007" dir="0" index="5" bw="32" slack="0"/>
<pin id="1008" dir="0" index="6" bw="32" slack="0"/>
<pin id="1009" dir="0" index="7" bw="32" slack="0"/>
<pin id="1010" dir="0" index="8" bw="32" slack="0"/>
<pin id="1011" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/9 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="m1_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="7" slack="0"/>
<pin id="1024" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="n1_7_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="5" slack="0"/>
<pin id="1031" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n1_7 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="indvar_flatten6_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="11" slack="0"/>
<pin id="1038" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="size_n_read_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_n_read "/>
</bind>
</comp>

<comp id="1048" class="1005" name="cond_read_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="5" slack="1"/>
<pin id="1050" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cond_read "/>
</bind>
</comp>

<comp id="1053" class="1005" name="mul_read_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="27" slack="1"/>
<pin id="1055" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="mul_read "/>
</bind>
</comp>

<comp id="1058" class="1005" name="cond90_read_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="5" slack="1"/>
<pin id="1060" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cond90_read "/>
</bind>
</comp>

<comp id="1063" class="1005" name="size_m_read_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="3"/>
<pin id="1065" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="size_m_read "/>
</bind>
</comp>

<comp id="1075" class="1005" name="cmp111_read_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="3"/>
<pin id="1077" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp111_read "/>
</bind>
</comp>

<comp id="1080" class="1005" name="m0_read_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="23" slack="3"/>
<pin id="1082" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="m0_read "/>
</bind>
</comp>

<comp id="1092" class="1005" name="icmp_ln64_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="7"/>
<pin id="1094" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="icmp_ln67_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="1"/>
<pin id="1098" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="select_ln64_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="7" slack="3"/>
<pin id="1103" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="select_ln64 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="and_ln80_2_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="1"/>
<pin id="1109" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln80_2 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="icmp_ln85_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="1"/>
<pin id="1113" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln85 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="add91_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="5" slack="1"/>
<pin id="1117" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add91 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="empty_165_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="4" slack="2"/>
<pin id="1122" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty_165 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="inBoundsN_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="6"/>
<pin id="1127" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="inBoundsN "/>
</bind>
</comp>

<comp id="1137" class="1005" name="aBuffer_addr_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="5" slack="1"/>
<pin id="1139" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="aBuffer_addr "/>
</bind>
</comp>

<comp id="1142" class="1005" name="cBuffer_addr_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="10" slack="1"/>
<pin id="1144" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cBuffer_addr "/>
</bind>
</comp>

<comp id="1148" class="1005" name="inBoundsM_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="4"/>
<pin id="1150" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM "/>
</bind>
</comp>

<comp id="1153" class="1005" name="bitcast_ln32_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="1"/>
<pin id="1155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="bitcast_ln32_17_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="1"/>
<pin id="1167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_17 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="inBoundsM_15_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="4"/>
<pin id="1172" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_15 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="bitcast_ln32_19_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="1"/>
<pin id="1177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_19 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="inBoundsM_16_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="4"/>
<pin id="1182" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_16 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="bitcast_ln32_21_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="1"/>
<pin id="1187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_21 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="inBoundsM_17_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="4"/>
<pin id="1192" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_17 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="bitcast_ln32_23_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="32" slack="1"/>
<pin id="1197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_23 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="inBoundsM_18_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="4"/>
<pin id="1202" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_18 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="bitcast_ln32_25_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="1"/>
<pin id="1207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_25 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="inBoundsM_19_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="4"/>
<pin id="1212" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_19 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="bitcast_ln32_27_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="1"/>
<pin id="1217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_27 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="inBoundsM_20_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="4"/>
<pin id="1222" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_20 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="bitcast_ln32_29_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="1"/>
<pin id="1227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_29 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="inBoundsM_21_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="4"/>
<pin id="1232" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_21 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="bitcast_ln32_31_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="1"/>
<pin id="1237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_31 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="res_62_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="1"/>
<pin id="1242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_62 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="trunc_ln170_3_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="1"/>
<pin id="1247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln170_3 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="res_63_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="1"/>
<pin id="1252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_63 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="tmp_29_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="1"/>
<pin id="1257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="res_64_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_64 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="tmp_31_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="1"/>
<pin id="1267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="res_65_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="1"/>
<pin id="1272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_65 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp_33_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="1"/>
<pin id="1277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="res_66_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="1"/>
<pin id="1282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_66 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="tmp_35_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="1"/>
<pin id="1287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="res_67_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="1"/>
<pin id="1292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_67 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="tmp_37_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="1"/>
<pin id="1297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="res_68_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="32" slack="1"/>
<pin id="1302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_68 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="tmp_39_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="1"/>
<pin id="1307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="res_69_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="1"/>
<pin id="1312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_69 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="tmp_41_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="32" slack="1"/>
<pin id="1317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="bitcast_ln32_18_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="32" slack="1"/>
<pin id="1322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_18 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="bitcast_ln32_20_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="1"/>
<pin id="1328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_20 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="bitcast_ln32_22_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="1"/>
<pin id="1334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_22 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="bitcast_ln32_24_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="1"/>
<pin id="1340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_24 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="bitcast_ln32_26_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="1"/>
<pin id="1346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_26 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="bitcast_ln32_28_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="1"/>
<pin id="1352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_28 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="bitcast_ln32_30_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="1"/>
<pin id="1358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_30 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="bitcast_ln32_32_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="1"/>
<pin id="1364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_32 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="select_ln296_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="32" slack="1"/>
<pin id="1370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="select_ln296_8_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="32" slack="1"/>
<pin id="1375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_8 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="select_ln296_9_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="1"/>
<pin id="1380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_9 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="select_ln296_10_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="32" slack="1"/>
<pin id="1385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_10 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="select_ln296_11_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="1"/>
<pin id="1390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_11 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="select_ln296_12_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="32" slack="1"/>
<pin id="1395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_12 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="select_ln296_13_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="1"/>
<pin id="1400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_13 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="select_ln296_14_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="32" slack="1"/>
<pin id="1405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="80" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="82" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="214" pin="2"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="98" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="100" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="228" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="78" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="214" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="78" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="273"><net_src comp="6" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="78" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="284"><net_src comp="268" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="353"><net_src comp="50" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="54" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="56" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="364" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="58" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="54" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="379" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="64" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="388" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="66" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="416"><net_src comp="402" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="70" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="166" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="396" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="412" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="388" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="72" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="388" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="74" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="373" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="436" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="459"><net_src comp="452" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="76" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="467"><net_src comp="452" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="471"><net_src comp="461" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="461" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="468" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="477" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="461" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="461" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="504"><net_src comp="482" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="461" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="510" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="519"><net_src comp="92" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="94" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="528"><net_src comp="514" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="544"><net_src comp="102" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="535" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="546"><net_src comp="104" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="551"><net_src comp="538" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="249" pin="7"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="559"><net_src comp="552" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="562"><net_src comp="552" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="563"><net_src comp="552" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="567"><net_src comp="228" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="579"><net_src comp="102" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="535" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="581"><net_src comp="106" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="586"><net_src comp="573" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="593"><net_src comp="108" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="228" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="110" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="596"><net_src comp="112" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="600"><net_src comp="587" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="608"><net_src comp="102" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="535" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="610"><net_src comp="114" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="615"><net_src comp="602" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="622"><net_src comp="108" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="228" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="116" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="118" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="629"><net_src comp="616" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="637"><net_src comp="102" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="535" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="639"><net_src comp="120" pin="0"/><net_sink comp="631" pin=3"/></net>

<net id="644"><net_src comp="631" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="651"><net_src comp="108" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="228" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="122" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="124" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="658"><net_src comp="645" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="666"><net_src comp="102" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="535" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="668"><net_src comp="126" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="673"><net_src comp="660" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="680"><net_src comp="108" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="228" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="128" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="130" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="687"><net_src comp="674" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="695"><net_src comp="102" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="535" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="697"><net_src comp="132" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="702"><net_src comp="689" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="709"><net_src comp="108" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="228" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="134" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="136" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="716"><net_src comp="703" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="724"><net_src comp="102" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="535" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="726"><net_src comp="138" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="731"><net_src comp="718" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="738"><net_src comp="108" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="228" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="140" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="741"><net_src comp="142" pin="0"/><net_sink comp="732" pin=3"/></net>

<net id="745"><net_src comp="732" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="753"><net_src comp="102" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="535" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="755"><net_src comp="144" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="760"><net_src comp="747" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="767"><net_src comp="108" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="228" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="146" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="770"><net_src comp="148" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="774"><net_src comp="761" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="781"><net_src comp="150" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="782"><net_src comp="275" pin="7"/><net_sink comp="776" pin=2"/></net>

<net id="786"><net_src comp="776" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="793"><net_src comp="108" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="776" pin="3"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="110" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="112" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="803"><net_src comp="108" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="776" pin="3"/><net_sink comp="797" pin=1"/></net>

<net id="805"><net_src comp="116" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="806"><net_src comp="118" pin="0"/><net_sink comp="797" pin=3"/></net>

<net id="813"><net_src comp="108" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="776" pin="3"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="122" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="816"><net_src comp="124" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="823"><net_src comp="108" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="776" pin="3"/><net_sink comp="817" pin=1"/></net>

<net id="825"><net_src comp="128" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="826"><net_src comp="130" pin="0"/><net_sink comp="817" pin=3"/></net>

<net id="833"><net_src comp="108" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="776" pin="3"/><net_sink comp="827" pin=1"/></net>

<net id="835"><net_src comp="134" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="836"><net_src comp="136" pin="0"/><net_sink comp="827" pin=3"/></net>

<net id="843"><net_src comp="108" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="776" pin="3"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="140" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="142" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="853"><net_src comp="108" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="776" pin="3"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="146" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="856"><net_src comp="148" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="864"><net_src comp="861" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="868"><net_src comp="865" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="872"><net_src comp="869" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="876"><net_src comp="873" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="880"><net_src comp="877" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="884"><net_src comp="881" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="888"><net_src comp="885" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="898"><net_src comp="889" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="285" pin="2"/><net_sink comp="893" pin=1"/></net>

<net id="909"><net_src comp="900" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="289" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="920"><net_src comp="911" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="293" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="931"><net_src comp="922" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="297" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="942"><net_src comp="933" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="301" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="953"><net_src comp="944" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="305" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="964"><net_src comp="955" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="309" pin="2"/><net_sink comp="959" pin=1"/></net>

<net id="975"><net_src comp="966" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="313" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="1012"><net_src comp="152" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1013"><net_src comp="998" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1014"><net_src comp="995" pin="1"/><net_sink comp="1001" pin=2"/></net>

<net id="1015"><net_src comp="992" pin="1"/><net_sink comp="1001" pin=3"/></net>

<net id="1016"><net_src comp="989" pin="1"/><net_sink comp="1001" pin=4"/></net>

<net id="1017"><net_src comp="986" pin="1"/><net_sink comp="1001" pin=5"/></net>

<net id="1018"><net_src comp="983" pin="1"/><net_sink comp="1001" pin=6"/></net>

<net id="1019"><net_src comp="980" pin="1"/><net_sink comp="1001" pin=7"/></net>

<net id="1020"><net_src comp="977" pin="1"/><net_sink comp="1001" pin=8"/></net>

<net id="1021"><net_src comp="1001" pin="9"/><net_sink comp="275" pin=1"/></net>

<net id="1025"><net_src comp="154" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1028"><net_src comp="1022" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="1032"><net_src comp="158" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1035"><net_src comp="1029" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1039"><net_src comp="162" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1042"><net_src comp="1036" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="1046"><net_src comp="172" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="1051"><net_src comp="178" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1056"><net_src comp="184" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1061"><net_src comp="190" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1066"><net_src comp="196" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1068"><net_src comp="1063" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1069"><net_src comp="1063" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="1070"><net_src comp="1063" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="1071"><net_src comp="1063" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1072"><net_src comp="1063" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1073"><net_src comp="1063" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1074"><net_src comp="1063" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1078"><net_src comp="202" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1083"><net_src comp="208" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="1086"><net_src comp="1080" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1087"><net_src comp="1080" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1088"><net_src comp="1080" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1089"><net_src comp="1080" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1090"><net_src comp="1080" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1091"><net_src comp="1080" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1095"><net_src comp="367" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1099"><net_src comp="382" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1104"><net_src comp="388" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1110"><net_src comp="424" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="430" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="472" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1123"><net_src comp="486" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="1128"><net_src comp="500" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1130"><net_src comp="1125" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1131"><net_src comp="1125" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1132"><net_src comp="1125" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1133"><net_src comp="1125" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1134"><net_src comp="1125" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1135"><net_src comp="1125" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1136"><net_src comp="1125" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1140"><net_src comp="256" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1145"><net_src comp="268" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1151"><net_src comp="547" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1156"><net_src comp="552" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1159"><net_src comp="1153" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1160"><net_src comp="1153" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1161"><net_src comp="1153" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1162"><net_src comp="1153" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1163"><net_src comp="1153" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1164"><net_src comp="1153" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1168"><net_src comp="568" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1173"><net_src comp="582" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1178"><net_src comp="597" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1183"><net_src comp="611" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1188"><net_src comp="626" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1193"><net_src comp="640" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1198"><net_src comp="655" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1203"><net_src comp="669" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1208"><net_src comp="684" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1213"><net_src comp="698" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1218"><net_src comp="713" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="1223"><net_src comp="727" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1228"><net_src comp="742" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1233"><net_src comp="756" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1238"><net_src comp="771" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1243"><net_src comp="317" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1248"><net_src comp="783" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1253"><net_src comp="321" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1258"><net_src comp="787" pin="4"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1263"><net_src comp="325" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1268"><net_src comp="797" pin="4"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1273"><net_src comp="329" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1278"><net_src comp="807" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1283"><net_src comp="333" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1288"><net_src comp="817" pin="4"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1293"><net_src comp="337" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1298"><net_src comp="827" pin="4"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1303"><net_src comp="341" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1308"><net_src comp="837" pin="4"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1313"><net_src comp="345" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="1318"><net_src comp="847" pin="4"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1323"><net_src comp="857" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="893" pin=2"/></net>

<net id="1329"><net_src comp="861" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="904" pin=2"/></net>

<net id="1335"><net_src comp="865" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="915" pin=2"/></net>

<net id="1341"><net_src comp="869" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="926" pin=2"/></net>

<net id="1347"><net_src comp="873" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="937" pin=2"/></net>

<net id="1353"><net_src comp="877" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="1355"><net_src comp="1350" pin="1"/><net_sink comp="948" pin=2"/></net>

<net id="1359"><net_src comp="881" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1361"><net_src comp="1356" pin="1"/><net_sink comp="959" pin=2"/></net>

<net id="1365"><net_src comp="885" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="970" pin=2"/></net>

<net id="1371"><net_src comp="893" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1376"><net_src comp="904" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1381"><net_src comp="915" pin="3"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1386"><net_src comp="926" pin="3"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1391"><net_src comp="937" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1396"><net_src comp="948" pin="3"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1401"><net_src comp="959" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1406"><net_src comp="970" pin="3"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="998" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bPipes_7 | {}
	Port: bPipes_8 | {4 }
	Port: cBuffer | {9 }
	Port: aBuffer | {2 }
	Port: aPipes_7 | {}
	Port: aPipes_8 | {2 }
 - Input state : 
	Port: ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M : bPipes_7 | {4 }
	Port: ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M : bPipes_8 | {}
	Port: ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M : m0 | {1 }
	Port: ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M : cBuffer | {4 5 }
	Port: ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M : cmp111 | {1 }
	Port: ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M : size_m | {1 }
	Port: ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M : cond90 | {1 }
	Port: ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M : aBuffer | {3 4 }
	Port: ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M : mul | {1 }
	Port: ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M : cond | {1 }
	Port: ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M : size_n | {1 }
	Port: ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M : brmerge282 | {1 }
	Port: ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M : aPipes_7 | {2 }
	Port: ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M : aPipes_8 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln64 : 1
		store_ln67 : 1
		indvar_flatten6_load : 1
		icmp_ln64 : 2
		add_ln64 : 2
		br_ln64 : 3
		m1_load : 1
		icmp_ln67 : 2
		select_ln64 : 3
		icmp_ln82 : 4
		tmp : 4
		icmp_ln83 : 5
		and_ln80 : 5
		and_ln80_2 : 6
		br_ln80 : 6
		icmp_ln85 : 4
		br_ln85 : 5
		add_ln67 : 4
		store_ln64 : 3
		store_ln67 : 5
	State 2
		add_ln64_2 : 1
		select_ln64_2 : 2
		zext_ln64 : 3
		add91 : 3
		add106 : 4
		add106_cast : 5
		empty_165 : 3
		add : 3
		add_cast : 4
		aBuffer_addr_3 : 5
		inBoundsN : 6
		store_ln150 : 6
		store_ln64 : 3
	State 3
		aBuffer_addr : 1
		aVal : 2
	State 4
		add115 : 1
		add115_cast : 2
		add2 : 1
		cBuffer_addr : 3
		cPrev : 4
		inBoundsM : 2
		bitcast_ln32 : 1
		bitcast_ln32_17 : 1
		res_62 : 2
		or_ln : 1
		inBoundsM_15 : 2
		bitcast_ln32_19 : 1
		res_63 : 2
		or_ln125_7 : 1
		inBoundsM_16 : 2
		bitcast_ln32_21 : 1
		res_64 : 2
		or_ln125_8 : 1
		inBoundsM_17 : 2
		bitcast_ln32_23 : 1
		res_65 : 2
		or_ln125_9 : 1
		inBoundsM_18 : 2
		bitcast_ln32_25 : 1
		res_66 : 2
		or_ln125_s : 1
		inBoundsM_19 : 2
		bitcast_ln32_27 : 1
		res_67 : 2
		or_ln125_1 : 1
		inBoundsM_20 : 2
		bitcast_ln32_29 : 1
		res_68 : 2
		or_ln125_2 : 1
		inBoundsM_21 : 2
		bitcast_ln32_31 : 1
		res_69 : 2
	State 5
		cPrev_2 : 1
		trunc_ln170_3 : 2
		tmp_29 : 2
		tmp_31 : 2
		tmp_33 : 2
		tmp_35 : 2
		tmp_37 : 2
		tmp_39 : 2
		tmp_41 : 2
	State 6
		res : 1
		res_49 : 1
		res_51 : 1
		res_53 : 1
		res_55 : 1
		res_57 : 1
		res_59 : 1
		res_61 : 1
	State 7
	State 8
		select_ln296 : 1
		select_ln296_8 : 1
		select_ln296_9 : 1
		select_ln296_10 : 1
		select_ln296_11 : 1
		select_ln296_12 : 1
		select_ln296_13 : 1
		select_ln296_14 : 1
	State 9
		tmp_42 : 1
		store_ln150 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_285         |    2    |   177   |   226   |
|          |          grp_fu_289         |    2    |   177   |   226   |
|          |          grp_fu_293         |    2    |   177   |   226   |
|   fadd   |          grp_fu_297         |    2    |   177   |   226   |
|          |          grp_fu_301         |    2    |   177   |   226   |
|          |          grp_fu_305         |    2    |   177   |   226   |
|          |          grp_fu_309         |    2    |   177   |   226   |
|          |          grp_fu_313         |    2    |   177   |   226   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_317         |    3    |   128   |    77   |
|          |          grp_fu_321         |    3    |   128   |    77   |
|          |          grp_fu_325         |    3    |   128   |    77   |
|   fmul   |          grp_fu_329         |    3    |   128   |    77   |
|          |          grp_fu_333         |    3    |   128   |    77   |
|          |          grp_fu_337         |    3    |   128   |    77   |
|          |          grp_fu_341         |    3    |   128   |    77   |
|          |          grp_fu_345         |    3    |   128   |    77   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln64_fu_388     |    0    |    0    |    7    |
|          |     select_ln64_2_fu_461    |    0    |    0    |    5    |
|          |        cPrev_2_fu_776       |    0    |    0    |   221   |
|          |     select_ln296_fu_893     |    0    |    0    |    32   |
|          |    select_ln296_8_fu_904    |    0    |    0    |    32   |
|  select  |    select_ln296_9_fu_915    |    0    |    0    |    32   |
|          |    select_ln296_10_fu_926   |    0    |    0    |    32   |
|          |    select_ln296_11_fu_937   |    0    |    0    |    32   |
|          |    select_ln296_12_fu_948   |    0    |    0    |    32   |
|          |    select_ln296_13_fu_959   |    0    |    0    |    32   |
|          |    select_ln296_14_fu_970   |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln64_fu_367      |    0    |    0    |    18   |
|          |       icmp_ln67_fu_382      |    0    |    0    |    14   |
|          |       icmp_ln82_fu_396      |    0    |    0    |    14   |
|          |       icmp_ln83_fu_412      |    0    |    0    |    9    |
|          |       icmp_ln85_fu_430      |    0    |    0    |    14   |
|          |       inBoundsN_fu_500      |    0    |    0    |    39   |
|   icmp   |       inBoundsM_fu_547      |    0    |    0    |    39   |
|          |     inBoundsM_15_fu_582     |    0    |    0    |    39   |
|          |     inBoundsM_16_fu_611     |    0    |    0    |    39   |
|          |     inBoundsM_17_fu_640     |    0    |    0    |    39   |
|          |     inBoundsM_18_fu_669     |    0    |    0    |    39   |
|          |     inBoundsM_19_fu_698     |    0    |    0    |    39   |
|          |     inBoundsM_20_fu_727     |    0    |    0    |    39   |
|          |     inBoundsM_21_fu_756     |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln64_fu_373       |    0    |    0    |    18   |
|          |       add_ln67_fu_436       |    0    |    0    |    14   |
|          |      add_ln64_2_fu_455      |    0    |    0    |    12   |
|    add   |         add91_fu_472        |    0    |    0    |    12   |
|          |        add106_fu_477        |    0    |    0    |    34   |
|          |          add_fu_490         |    0    |    0    |    12   |
|          |        add115_fu_524        |    0    |    0    |    17   |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln80_fu_418       |    0    |    0    |    2    |
|          |      and_ln80_2_fu_424      |    0    |    0    |    2    |
|          |       inBounds_fu_889       |    0    |    0    |    2    |
|          |      inBounds_15_fu_900     |    0    |    0    |    2    |
|    and   |      inBounds_16_fu_911     |    0    |    0    |    2    |
|          |      inBounds_17_fu_922     |    0    |    0    |    2    |
|          |      inBounds_18_fu_933     |    0    |    0    |    2    |
|          |      inBounds_19_fu_944     |    0    |    0    |    2    |
|          |      inBounds_20_fu_955     |    0    |    0    |    2    |
|          |      inBounds_21_fu_966     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          | brmerge282_read_read_fu_166 |    0    |    0    |    0    |
|          |   size_n_read_read_fu_172   |    0    |    0    |    0    |
|          |    cond_read_read_fu_178    |    0    |    0    |    0    |
|          |     mul_read_read_fu_184    |    0    |    0    |    0    |
|   read   |   cond90_read_read_fu_190   |    0    |    0    |    0    |
|          |   size_m_read_read_fu_196   |    0    |    0    |    0    |
|          |   cmp111_read_read_fu_202   |    0    |    0    |    0    |
|          |     m0_read_read_fu_208     |    0    |    0    |    0    |
|          |       read_read_fu_214      |    0    |    0    |    0    |
|          |       bVal_read_fu_228      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln406_write_fu_220  |    0    |    0    |    0    |
|          |   write_ln406_write_fu_234  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_402         |    0    |    0    |    0    |
|          |         tmp_s_fu_587        |    0    |    0    |    0    |
|          |        tmp_30_fu_616        |    0    |    0    |    0    |
|          |        tmp_32_fu_645        |    0    |    0    |    0    |
|          |        tmp_34_fu_674        |    0    |    0    |    0    |
|          |        tmp_36_fu_703        |    0    |    0    |    0    |
|          |        tmp_38_fu_732        |    0    |    0    |    0    |
|partselect|        tmp_40_fu_761        |    0    |    0    |    0    |
|          |        tmp_29_fu_787        |    0    |    0    |    0    |
|          |        tmp_31_fu_797        |    0    |    0    |    0    |
|          |        tmp_33_fu_807        |    0    |    0    |    0    |
|          |        tmp_35_fu_817        |    0    |    0    |    0    |
|          |        tmp_37_fu_827        |    0    |    0    |    0    |
|          |        tmp_39_fu_837        |    0    |    0    |    0    |
|          |        tmp_41_fu_847        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln64_fu_468      |    0    |    0    |    0    |
|          |      add106_cast_fu_482     |    0    |    0    |    0    |
|   zext   |       add_cast_fu_495       |    0    |    0    |    0    |
|          |      add91_cast_fu_510      |    0    |    0    |    0    |
|          |       zext_ln67_fu_521      |    0    |    0    |    0    |
|          |      add115_cast_fu_530     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       empty_165_fu_486      |    0    |    0    |    0    |
|   trunc  |         empty_fu_535        |    0    |    0    |    0    |
|          |      trunc_ln170_fu_564     |    0    |    0    |    0    |
|          |     trunc_ln170_3_fu_783    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         mul3_fu_514         |    0    |    0    |    0    |
|          |         add2_fu_538         |    0    |    0    |    0    |
|          |         or_ln_fu_573        |    0    |    0    |    0    |
|          |      or_ln125_7_fu_602      |    0    |    0    |    0    |
|bitconcatenate|      or_ln125_8_fu_631      |    0    |    0    |    0    |
|          |      or_ln125_9_fu_660      |    0    |    0    |    0    |
|          |      or_ln125_s_fu_689      |    0    |    0    |    0    |
|          |      or_ln125_1_fu_718      |    0    |    0    |    0    |
|          |      or_ln125_2_fu_747      |    0    |    0    |    0    |
|          |        tmp_42_fu_1001       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    40   |   2440  |   3472  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  aBuffer_addr_reg_1137 |    5   |
|     add91_reg_1115     |    5   |
|   and_ln80_2_reg_1107  |    1   |
|bitcast_ln32_17_reg_1165|   32   |
|bitcast_ln32_18_reg_1320|   32   |
|bitcast_ln32_19_reg_1175|   32   |
|bitcast_ln32_20_reg_1326|   32   |
|bitcast_ln32_21_reg_1185|   32   |
|bitcast_ln32_22_reg_1332|   32   |
|bitcast_ln32_23_reg_1195|   32   |
|bitcast_ln32_24_reg_1338|   32   |
|bitcast_ln32_25_reg_1205|   32   |
|bitcast_ln32_26_reg_1344|   32   |
|bitcast_ln32_27_reg_1215|   32   |
|bitcast_ln32_28_reg_1350|   32   |
|bitcast_ln32_29_reg_1225|   32   |
|bitcast_ln32_30_reg_1356|   32   |
|bitcast_ln32_31_reg_1235|   32   |
|bitcast_ln32_32_reg_1362|   32   |
|  bitcast_ln32_reg_1153 |   32   |
|  cBuffer_addr_reg_1142 |   10   |
|  cmp111_read_reg_1075  |    1   |
|  cond90_read_reg_1058  |    5   |
|   cond_read_reg_1048   |    5   |
|   empty_165_reg_1120   |    4   |
|   icmp_ln64_reg_1092   |    1   |
|   icmp_ln67_reg_1096   |    1   |
|   icmp_ln85_reg_1111   |    1   |
|  inBoundsM_15_reg_1170 |    1   |
|  inBoundsM_16_reg_1180 |    1   |
|  inBoundsM_17_reg_1190 |    1   |
|  inBoundsM_18_reg_1200 |    1   |
|  inBoundsM_19_reg_1210 |    1   |
|  inBoundsM_20_reg_1220 |    1   |
|  inBoundsM_21_reg_1230 |    1   |
|   inBoundsM_reg_1148   |    1   |
|   inBoundsN_reg_1125   |    1   |
|indvar_flatten6_reg_1036|   11   |
|    m0_read_reg_1080    |   23   |
|       m1_reg_1022      |    7   |
|    mul_read_reg_1053   |   27   |
|      n1_7_reg_1029     |    5   |
|     res_62_reg_1240    |   32   |
|     res_63_reg_1250    |   32   |
|     res_64_reg_1260    |   32   |
|     res_65_reg_1270    |   32   |
|     res_66_reg_1280    |   32   |
|     res_67_reg_1290    |   32   |
|     res_68_reg_1300    |   32   |
|     res_69_reg_1310    |   32   |
|select_ln296_10_reg_1383|   32   |
|select_ln296_11_reg_1388|   32   |
|select_ln296_12_reg_1393|   32   |
|select_ln296_13_reg_1398|   32   |
|select_ln296_14_reg_1403|   32   |
| select_ln296_8_reg_1373|   32   |
| select_ln296_9_reg_1378|   32   |
|  select_ln296_reg_1368 |   32   |
|  select_ln64_reg_1101  |    7   |
|  size_m_read_reg_1063  |   32   |
|  size_n_read_reg_1043  |   32   |
|     tmp_29_reg_1255    |   32   |
|     tmp_31_reg_1265    |   32   |
|     tmp_33_reg_1275    |   32   |
|     tmp_35_reg_1285    |   32   |
|     tmp_37_reg_1295    |   32   |
|     tmp_39_reg_1305    |   32   |
|     tmp_41_reg_1315    |   32   |
| trunc_ln170_3_reg_1245 |   32   |
+------------------------+--------+
|          Total         |  1504  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_249 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_275 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_285    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_289    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_293    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_297    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_301    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_305    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_309    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_313    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_317    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_317    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_321    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_321    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_325    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_325    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_329    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_329    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_333    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_333    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_337    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_337    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_341    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_341    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_345    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_345    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |  1536  ||  10.062 ||    0    ||   234   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |  2440  |  3472  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    0   |   234  |
|  Register |    -   |    -   |  1504  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   10   |  3944  |  3706  |
+-----------+--------+--------+--------+--------+
