Analysis & Synthesis report for audio_codec
Tue May 21 01:58:45 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |audio_codec|i2c:WM8731|i2c_fsm
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated
 15. Parameter Settings for User Entity Instance: pll:u0|pll_onchip_memory2_0:onchip_memory2_0
 16. Parameter Settings for User Entity Instance: pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 17. Parameter Settings for User Entity Instance: pll:u0|pll_pll_0:pll_0|altera_pll:altera_pll_i
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "i2c:WM8731"
 20. Port Connectivity Checks: "pll:u0|pll_pll_0:pll_0|altera_pll:altera_pll_i"
 21. Port Connectivity Checks: "pll:u0|pll_pll_0:pll_0"
 22. Port Connectivity Checks: "pll:u0|pll_onchip_memory2_0:onchip_memory2_0"
 23. Port Connectivity Checks: "pll:u0"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 21 01:58:45 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; audio_codec                                 ;
; Top-level Entity Name           ; audio_codec                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 163                                         ;
; Total pins                      ; 40                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,124,080                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; audio_codec        ; audio_codec        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; audio_codec.vhd                                                                        ; yes             ; User VHDL File                         ; C:/Users/yasin/Desktop/WM8731_FPGA/project/audio_codec.vhd                             ;         ;
; i2c.vhd                                                                                ; yes             ; User VHDL File                         ; C:/Users/yasin/Desktop/WM8731_FPGA/project/i2c.vhd                                     ;         ;
; aud_gen.vhd                                                                            ; yes             ; User VHDL File                         ; C:/Users/yasin/Desktop/WM8731_FPGA/project/aud_gen.vhd                                 ;         ;
; c:/users/yasin/desktop/wm8731_fpga/project/db/ip/pll/pll.v                             ; yes             ; Auto-Found Verilog HDL File            ; c:/users/yasin/desktop/wm8731_fpga/project/db/ip/pll/pll.v                             ; pll     ;
; c:/users/yasin/desktop/wm8731_fpga/project/db/ip/pll/submodules/pll_onchip_memory2_0.v ; yes             ; Auto-Found Verilog HDL File            ; c:/users/yasin/desktop/wm8731_fpga/project/db/ip/pll/submodules/pll_onchip_memory2_0.v ; pll     ;
; c:/users/yasin/desktop/wm8731_fpga/project/db/ip/pll/submodules/pll_pll_0.v            ; yes             ; Auto-Found Verilog HDL File            ; c:/users/yasin/desktop/wm8731_fpga/project/db/ip/pll/submodules/pll_pll_0.v            ; pll     ;
; altsyncram.tdf                                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                                                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal201.inc                                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                  ;         ;
; a_rdenreg.inc                                                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_ahq1.tdf                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/yasin/Desktop/WM8731_FPGA/project/db/altsyncram_ahq1.tdf                      ;         ;
; mem_besli_kisa.mif                                                                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif                          ;         ;
; db/decode_uma.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/yasin/Desktop/WM8731_FPGA/project/db/decode_uma.tdf                           ;         ;
; db/mux_tib.tdf                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/yasin/Desktop/WM8731_FPGA/project/db/mux_tib.tdf                              ;         ;
; altera_pll.v                                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                    ;         ;
+----------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 263          ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 338          ;
;     -- 7 input functions                    ; 19           ;
;     -- 6 input functions                    ; 154          ;
;     -- 5 input functions                    ; 48           ;
;     -- 4 input functions                    ; 39           ;
;     -- <=3 input functions                  ; 78           ;
;                                             ;              ;
; Dedicated logic registers                   ; 163          ;
;                                             ;              ;
; I/O pins                                    ; 40           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 3124080      ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Total PLLs                                  ; 2            ;
;     -- PLLs                                 ; 2            ;
;                                             ;              ;
; Maximum fan-out node                        ; read_addr[7] ;
; Maximum fan-out                             ; 391          ;
; Total fan-out                               ; 7963         ;
; Average fan-out                             ; 8.23         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name          ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |audio_codec                                  ; 338 (239)           ; 163 (93)                  ; 3124080           ; 0          ; 40   ; 0            ; |audio_codec                                                                                                                    ; audio_codec          ; work         ;
;    |aud_gen:sound1|                           ; 25 (25)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_codec|aud_gen:sound1                                                                                                     ; aud_gen              ; work         ;
;    |i2c:WM8731|                               ; 58 (58)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_codec|i2c:WM8731                                                                                                         ; i2c                  ; work         ;
;    |pll:u0|                                   ; 16 (0)              ; 5 (0)                     ; 3124080           ; 0          ; 0    ; 0            ; |audio_codec|pll:u0                                                                                                             ; pll                  ; pll          ;
;       |pll_onchip_memory2_0:onchip_memory2_0| ; 16 (0)              ; 5 (0)                     ; 3124080           ; 0          ; 0    ; 0            ; |audio_codec|pll:u0|pll_onchip_memory2_0:onchip_memory2_0                                                                       ; pll_onchip_memory2_0 ; pll          ;
;          |altsyncram:the_altsyncram|          ; 16 (0)              ; 5 (0)                     ; 3124080           ; 0          ; 0    ; 0            ; |audio_codec|pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                             ; altsyncram           ; work         ;
;             |altsyncram_ahq1:auto_generated|  ; 16 (0)              ; 5 (5)                     ; 3124080           ; 0          ; 0    ; 0            ; |audio_codec|pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated              ; altsyncram_ahq1      ; work         ;
;                |mux_tib:mux2|                 ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_codec|pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|mux_tib:mux2 ; mux_tib              ; work         ;
;       |pll_pll_0:pll_0|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_codec|pll:u0|pll_pll_0:pll_0                                                                                             ; pll_pll_0            ; pll          ;
;          |altera_pll:altera_pll_i|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_codec|pll:u0|pll_pll_0:pll_0|altera_pll:altera_pll_i                                                                     ; altera_pll           ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------------------+
; Name                                                                                                             ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                           ;
+------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------------------+
; pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 195255       ; 16           ; --           ; --           ; 3124080 ; C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif ;
+------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                           ;
+--------+------------------------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name                 ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File                                     ;
+--------+------------------------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------------------------------------------+
; N/A    ; Qsys                         ; 20.1    ; N/A          ; N/A          ; |audio_codec|pll:u0                                       ; C:/Users/yasin/Desktop/WM8731_FPGA/project/pll.qsys ;
; Altera ; altera_avalon_onchip_memory2 ; 20.1    ; N/A          ; N/A          ; |audio_codec|pll:u0|pll_onchip_memory2_0:onchip_memory2_0 ; C:/Users/yasin/Desktop/WM8731_FPGA/project/pll.qsys ;
; Altera ; altera_pll                   ; 20.1    ; N/A          ; N/A          ; |audio_codec|pll:u0|pll_pll_0:pll_0                       ; C:/Users/yasin/Desktop/WM8731_FPGA/project/pll.qsys ;
+--------+------------------------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |audio_codec|i2c:WM8731|i2c_fsm                                                                                           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i2c_fsm.st8 ; i2c_fsm.st7 ; i2c_fsm.st6 ; i2c_fsm.st5 ; i2c_fsm.st4 ; i2c_fsm.st3 ; i2c_fsm.st2 ; i2c_fsm.st1 ; i2c_fsm.st0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i2c_fsm.st0 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i2c_fsm.st1 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i2c_fsm.st2 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i2c_fsm.st3 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i2c_fsm.st4 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i2c_fsm.st5 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; i2c_fsm.st6 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; i2c_fsm.st7 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; i2c_fsm.st8 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+----------------------------------------+--------------------------------------------+
; Register name                          ; Reason for Removal                         ;
+----------------------------------------+--------------------------------------------+
; hex[3]~reg0                            ; Merged with hex[0]~reg0                    ;
; aud_gen:sound1|da_data_out[31]         ; Merged with aud_gen:sound1|da_data_out[15] ;
; aud_mono_1[16]                         ; Merged with aud_mono_1[0]                  ;
; WM_i2c_data[14,15]                     ; Merged with WM_i2c_data[13]                ;
; WM_i2c_data[5,6,8]                     ; Merged with WM_i2c_data[3]                 ;
; aud_mono_1[1]                          ; Merged with aud_mono_1[17]                 ;
; aud_mono_1[2]                          ; Merged with aud_mono_1[18]                 ;
; aud_mono_1[3]                          ; Merged with aud_mono_1[19]                 ;
; aud_mono_1[4]                          ; Merged with aud_mono_1[20]                 ;
; aud_mono_1[5]                          ; Merged with aud_mono_1[21]                 ;
; aud_mono_1[6]                          ; Merged with aud_mono_1[22]                 ;
; aud_mono_1[7]                          ; Merged with aud_mono_1[23]                 ;
; aud_mono_1[8]                          ; Merged with aud_mono_1[24]                 ;
; aud_mono_1[9]                          ; Merged with aud_mono_1[25]                 ;
; aud_mono_1[31]                         ; Merged with aud_mono_1[15]                 ;
; aud_mono_1[30]                         ; Merged with aud_mono_1[14]                 ;
; aud_mono_1[29]                         ; Merged with aud_mono_1[13]                 ;
; aud_mono_1[28]                         ; Merged with aud_mono_1[12]                 ;
; aud_mono_1[27]                         ; Merged with aud_mono_1[11]                 ;
; aud_mono_1[26]                         ; Merged with aud_mono_1[10]                 ;
; aud_gen:sound1|da_data_out[1]          ; Merged with aud_gen:sound1|da_data_out[17] ;
; aud_gen:sound1|da_data_out[2]          ; Merged with aud_gen:sound1|da_data_out[18] ;
; aud_gen:sound1|da_data_out[3]          ; Merged with aud_gen:sound1|da_data_out[19] ;
; aud_gen:sound1|da_data_out[4]          ; Merged with aud_gen:sound1|da_data_out[20] ;
; aud_gen:sound1|da_data_out[5]          ; Merged with aud_gen:sound1|da_data_out[21] ;
; aud_gen:sound1|da_data_out[6]          ; Merged with aud_gen:sound1|da_data_out[22] ;
; aud_gen:sound1|da_data_out[7]          ; Merged with aud_gen:sound1|da_data_out[23] ;
; aud_gen:sound1|da_data_out[8]          ; Merged with aud_gen:sound1|da_data_out[24] ;
; aud_gen:sound1|da_data_out[9]          ; Merged with aud_gen:sound1|da_data_out[25] ;
; aud_gen:sound1|da_data_out[30]         ; Merged with aud_gen:sound1|da_data_out[14] ;
; aud_gen:sound1|da_data_out[29]         ; Merged with aud_gen:sound1|da_data_out[13] ;
; aud_gen:sound1|da_data_out[28]         ; Merged with aud_gen:sound1|da_data_out[12] ;
; aud_gen:sound1|da_data_out[27]         ; Merged with aud_gen:sound1|da_data_out[11] ;
; aud_gen:sound1|da_data_out[26]         ; Merged with aud_gen:sound1|da_data_out[10] ;
; aud_gen:sound1|da_data_out[16]         ; Merged with aud_gen:sound1|da_data_out[0]  ;
; WM_i2c_data[13]                        ; Stuck at GND due to stuck port data_in     ;
; WM_i2c_data[7]                         ; Merged with WM_i2c_data[3]                 ;
; Total Number of Removed Registers = 40 ;                                            ;
+----------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 163   ;
; Number of registers using Synchronous Clear  ; 77    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 82    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |audio_codec|aud_gen:sound1|data_index[4]                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |audio_codec|bitprsc[2]                                                                                                                              ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |audio_codec|hex[5]~reg0                                                                                                                             ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |audio_codec|WM_i2c_data[2]                                                                                                                          ;
; 9:1                ; 6 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |audio_codec|WM_i2c_data[1]                                                                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |audio_codec|i2c:WM8731|data_index[2]                                                                                                                ;
; 19:1               ; 16 bits   ; 192 LEs       ; 176 LEs              ; 16 LEs                 ; Yes        ; |audio_codec|aud_mono_1[0]                                                                                                                           ;
; 17:1               ; 18 bits   ; 198 LEs       ; 108 LEs              ; 90 LEs                 ; Yes        ; |audio_codec|read_addr[9]                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |audio_codec|pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|mux_tib:mux2|l3_w2_n2_mux_dataout ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |audio_codec|i2c:WM8731|i2c_fsm                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u0|pll_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------------------------------------+----------+
; Parameter Name ; Value                                                         ; Type     ;
+----------------+---------------------------------------------------------------+----------+
; INIT_FILE      ; C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif ; String   ;
+----------------+---------------------------------------------------------------+----------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                         ; Type           ;
+------------------------------------+---------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                   ; Untyped        ;
; WIDTH_A                            ; 16                                                            ; Signed Integer ;
; WIDTHAD_A                          ; 18                                                            ; Signed Integer ;
; NUMWORDS_A                         ; 195255                                                        ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped        ;
; WIDTH_B                            ; 1                                                             ; Untyped        ;
; WIDTHAD_B                          ; 1                                                             ; Untyped        ;
; NUMWORDS_B                         ; 1                                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 2                                                             ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                                             ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped        ;
; INIT_FILE                          ; C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 195255                                                        ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ahq1                                               ; Untyped        ;
+------------------------------------+---------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u0|pll_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------+
; Parameter Name                       ; Value                  ; Type                        ;
+--------------------------------------+------------------------+-----------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                      ;
; fractional_vco_multiplier            ; false                  ; String                      ;
; pll_type                             ; General                ; String                      ;
; pll_subtype                          ; General                ; String                      ;
; number_of_clocks                     ; 2                      ; Signed Integer              ;
; operation_mode                       ; direct                 ; String                      ;
; deserialization_factor               ; 4                      ; Signed Integer              ;
; data_rate                            ; 0                      ; Signed Integer              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer              ;
; output_clock_frequency0              ; 12.000000 MHz          ; String                      ;
; phase_shift0                         ; 0 ps                   ; String                      ;
; duty_cycle0                          ; 50                     ; Signed Integer              ;
; output_clock_frequency1              ; 12.000000 MHz          ; String                      ;
; phase_shift1                         ; 0 ps                   ; String                      ;
; duty_cycle1                          ; 50                     ; Signed Integer              ;
; output_clock_frequency2              ; 0 MHz                  ; String                      ;
; phase_shift2                         ; 0 ps                   ; String                      ;
; duty_cycle2                          ; 50                     ; Signed Integer              ;
; output_clock_frequency3              ; 0 MHz                  ; String                      ;
; phase_shift3                         ; 0 ps                   ; String                      ;
; duty_cycle3                          ; 50                     ; Signed Integer              ;
; output_clock_frequency4              ; 0 MHz                  ; String                      ;
; phase_shift4                         ; 0 ps                   ; String                      ;
; duty_cycle4                          ; 50                     ; Signed Integer              ;
; output_clock_frequency5              ; 0 MHz                  ; String                      ;
; phase_shift5                         ; 0 ps                   ; String                      ;
; duty_cycle5                          ; 50                     ; Signed Integer              ;
; output_clock_frequency6              ; 0 MHz                  ; String                      ;
; phase_shift6                         ; 0 ps                   ; String                      ;
; duty_cycle6                          ; 50                     ; Signed Integer              ;
; output_clock_frequency7              ; 0 MHz                  ; String                      ;
; phase_shift7                         ; 0 ps                   ; String                      ;
; duty_cycle7                          ; 50                     ; Signed Integer              ;
; output_clock_frequency8              ; 0 MHz                  ; String                      ;
; phase_shift8                         ; 0 ps                   ; String                      ;
; duty_cycle8                          ; 50                     ; Signed Integer              ;
; output_clock_frequency9              ; 0 MHz                  ; String                      ;
; phase_shift9                         ; 0 ps                   ; String                      ;
; duty_cycle9                          ; 50                     ; Signed Integer              ;
; output_clock_frequency10             ; 0 MHz                  ; String                      ;
; phase_shift10                        ; 0 ps                   ; String                      ;
; duty_cycle10                         ; 50                     ; Signed Integer              ;
; output_clock_frequency11             ; 0 MHz                  ; String                      ;
; phase_shift11                        ; 0 ps                   ; String                      ;
; duty_cycle11                         ; 50                     ; Signed Integer              ;
; output_clock_frequency12             ; 0 MHz                  ; String                      ;
; phase_shift12                        ; 0 ps                   ; String                      ;
; duty_cycle12                         ; 50                     ; Signed Integer              ;
; output_clock_frequency13             ; 0 MHz                  ; String                      ;
; phase_shift13                        ; 0 ps                   ; String                      ;
; duty_cycle13                         ; 50                     ; Signed Integer              ;
; output_clock_frequency14             ; 0 MHz                  ; String                      ;
; phase_shift14                        ; 0 ps                   ; String                      ;
; duty_cycle14                         ; 50                     ; Signed Integer              ;
; output_clock_frequency15             ; 0 MHz                  ; String                      ;
; phase_shift15                        ; 0 ps                   ; String                      ;
; duty_cycle15                         ; 50                     ; Signed Integer              ;
; output_clock_frequency16             ; 0 MHz                  ; String                      ;
; phase_shift16                        ; 0 ps                   ; String                      ;
; duty_cycle16                         ; 50                     ; Signed Integer              ;
; output_clock_frequency17             ; 0 MHz                  ; String                      ;
; phase_shift17                        ; 0 ps                   ; String                      ;
; duty_cycle17                         ; 50                     ; Signed Integer              ;
; clock_name_0                         ;                        ; String                      ;
; clock_name_1                         ;                        ; String                      ;
; clock_name_2                         ;                        ; String                      ;
; clock_name_3                         ;                        ; String                      ;
; clock_name_4                         ;                        ; String                      ;
; clock_name_5                         ;                        ; String                      ;
; clock_name_6                         ;                        ; String                      ;
; clock_name_7                         ;                        ; String                      ;
; clock_name_8                         ;                        ; String                      ;
; clock_name_global_0                  ; false                  ; String                      ;
; clock_name_global_1                  ; false                  ; String                      ;
; clock_name_global_2                  ; false                  ; String                      ;
; clock_name_global_3                  ; false                  ; String                      ;
; clock_name_global_4                  ; false                  ; String                      ;
; clock_name_global_5                  ; false                  ; String                      ;
; clock_name_global_6                  ; false                  ; String                      ;
; clock_name_global_7                  ; false                  ; String                      ;
; clock_name_global_8                  ; false                  ; String                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer              ;
; m_cnt_bypass_en                      ; false                  ; String                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer              ;
; n_cnt_bypass_en                      ; false                  ; String                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en0                     ; false                  ; String                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en1                     ; false                  ; String                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en2                     ; false                  ; String                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en3                     ; false                  ; String                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en4                     ; false                  ; String                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en5                     ; false                  ; String                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en6                     ; false                  ; String                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en7                     ; false                  ; String                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en8                     ; false                  ; String                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en9                     ; false                  ; String                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en10                    ; false                  ; String                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en11                    ; false                  ; String                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en12                    ; false                  ; String                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en13                    ; false                  ; String                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en14                    ; false                  ; String                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en15                    ; false                  ; String                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en16                    ; false                  ; String                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en17                    ; false                  ; String                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer              ;
; pll_vco_div                          ; 1                      ; Signed Integer              ;
; pll_slf_rst                          ; false                  ; String                      ;
; pll_bw_sel                           ; low                    ; String                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                      ;
; pll_cp_current                       ; 0                      ; Signed Integer              ;
; pll_bwctrl                           ; 0                      ; Signed Integer              ;
; pll_fractional_division              ; 1                      ; Signed Integer              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                      ;
; mimic_fbclk_type                     ; gclk                   ; String                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer              ;
; refclk1_frequency                    ; 0 MHz                  ; String                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                      ;
+--------------------------------------+------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                      ;
; Entity Instance                           ; pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 16                                                                     ;
;     -- NUMWORDS_A                         ; 195255                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c:WM8731"                                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; i2c_addr[5..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i2c_addr[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_addr[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_addr[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_addr[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i2c_done       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:u0|pll_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll:u0|pll_pll_0:pll_0"  ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:u0|pll_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:u0"                                                                                                                                                                  ;
+-----------------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                              ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                     ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; onchip_memory2_0_s1_debugaccess   ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; onchip_memory2_0_s1_clken         ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; onchip_memory2_0_s1_chipselect    ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; onchip_memory2_0_s1_write         ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; onchip_memory2_0_s1_writedata     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; onchip_memory2_0_s1_byteenable    ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; onchip_memory2_0_reset1_reset     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; onchip_memory2_0_reset1_reset_req ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 163                         ;
;     ENA               ; 48                          ;
;     ENA SCLR          ; 16                          ;
;     ENA SCLR SLD      ; 18                          ;
;     SCLR              ; 43                          ;
;     plain             ; 38                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 338                         ;
;     arith             ; 61                          ;
;         1 data inputs ; 61                          ;
;     extend            ; 19                          ;
;         7 data inputs ; 19                          ;
;     normal            ; 258                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 39                          ;
;         5 data inputs ; 48                          ;
;         6 data inputs ; 154                         ;
; boundary_port         ; 40                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 384                         ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.36                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue May 21 01:58:22 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off audio_codec -c audio_codec
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "pll.qsys"
Info (12250): 2024.05.21.01:58:33 Progress: Loading project/pll.qsys
Info (12250): 2024.05.21.01:58:34 Progress: Reading input file
Info (12250): 2024.05.21.01:58:34 Progress: Adding clk_0 [clock_source 20.1]
Info (12250): 2024.05.21.01:58:34 Progress: Parameterizing module clk_0
Info (12250): 2024.05.21.01:58:34 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Info (12250): 2024.05.21.01:58:34 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2024.05.21.01:58:34 Progress: Adding pll_0 [altera_pll 20.1]
Info (12250): 2024.05.21.01:58:35 Progress: Parameterizing module pll_0
Info (12250): 2024.05.21.01:58:35 Progress: Building connections
Info (12250): 2024.05.21.01:58:35 Progress: Parameterizing connections
Info (12250): 2024.05.21.01:58:35 Progress: Validating
Info (12250): 2024.05.21.01:58:37 Progress: Done reading input file
Info (12250): Pll.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info (12250): Pll.pll_0: Able to implement PLL with user settings
Warning (12251): Pll.: You have exported the interface onchip_memory2_0.reset1 but not its associated clock interface.  Export the driver of onchip_memory2_0.clk1
Warning (12251): Pll.: You have exported the interface onchip_memory2_0.s1 but not its associated clock interface.  Export the driver of onchip_memory2_0.clk1
Info (12250): Pll: Generating pll "pll" for QUARTUS_SYNTH
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'pll_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pll_onchip_memory2_0 --dir=C:/Users/yasin/AppData/Local/Temp/alt9863_6807892344033833318.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/yasin/AppData/Local/Temp/alt9863_6807892344033833318.dir/0002_onchip_memory2_0_gen//pll_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'pll_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "pll" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Pll_0: "pll" instantiated altera_pll "pll_0"
Info (12250): Pll: Done "pll" with 3 modules, 4 files
Info (12249): Finished elaborating Platform Designer system entity "pll.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file audio_codec.vhd
    Info (12022): Found design unit 1: audio_codec-main File: C:/Users/yasin/Desktop/WM8731_FPGA/project/audio_codec.vhd Line: 33
    Info (12023): Found entity 1: audio_codec File: C:/Users/yasin/Desktop/WM8731_FPGA/project/audio_codec.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file i2c.vhd
    Info (12022): Found design unit 1: i2c-main File: C:/Users/yasin/Desktop/WM8731_FPGA/project/i2c.vhd Line: 20
    Info (12023): Found entity 1: i2c File: C:/Users/yasin/Desktop/WM8731_FPGA/project/i2c.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file aud_gen.vhd
    Info (12022): Found design unit 1: aud_gen-main File: C:/Users/yasin/Desktop/WM8731_FPGA/project/aud_gen.vhd Line: 17
    Info (12023): Found entity 1: aud_gen File: C:/Users/yasin/Desktop/WM8731_FPGA/project/aud_gen.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pll/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/ip/pll/pll.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/pll_onchip_memory2_0.v
    Info (12023): Found entity 1: pll_onchip_memory2_0 File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/ip/pll/submodules/pll_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/pll_pll_0.v
    Info (12023): Found entity 1: pll_pll_0 File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/ip/pll/submodules/pll_pll_0.v Line: 2
Info (12127): Elaborating entity "audio_codec" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at audio_codec.vhd(13): used implicit default value for signal "AUD_ADCLRCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/yasin/Desktop/WM8731_FPGA/project/audio_codec.vhd Line: 13
Warning (10036): Verilog HDL or VHDL warning at audio_codec.vhd(51): object "WM_i2c_done" assigned a value but never read File: C:/Users/yasin/Desktop/WM8731_FPGA/project/audio_codec.vhd Line: 51
Warning (10492): VHDL Process Statement warning at audio_codec.vhd(301): signal "WM_i2c_busy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/yasin/Desktop/WM8731_FPGA/project/audio_codec.vhd Line: 301
Info (12128): Elaborating entity "pll" for hierarchy "pll:u0" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/audio_codec.vhd Line: 112
Info (12128): Elaborating entity "pll_onchip_memory2_0" for hierarchy "pll:u0|pll_onchip_memory2_0:onchip_memory2_0" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/ip/pll/pll.v Line: 37
Info (12128): Elaborating entity "altsyncram" for hierarchy "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/ip/pll/submodules/pll_onchip_memory2_0.v Line: 71
Info (12130): Elaborated megafunction instantiation "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/ip/pll/submodules/pll_onchip_memory2_0.v Line: 71
Info (12133): Instantiated megafunction "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/ip/pll/submodules/pll_onchip_memory2_0.v Line: 71
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "195255"
    Info (12134): Parameter "numwords_a" = "195255"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
    Info (12134): Parameter "widthad_a" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ahq1.tdf
    Info (12023): Found entity 1: altsyncram_ahq1 File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/altsyncram_ahq1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ahq1" for hierarchy "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_uma.tdf
    Info (12023): Found entity 1: decode_uma File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/decode_uma.tdf Line: 23
Info (12128): Elaborating entity "decode_uma" for hierarchy "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|decode_uma:decode3" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/altsyncram_ahq1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tib.tdf
    Info (12023): Found entity 1: mux_tib File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/mux_tib.tdf Line: 23
Info (12128): Elaborating entity "mux_tib" for hierarchy "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|mux_tib:mux2" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/altsyncram_ahq1.tdf Line: 45
Info (12128): Elaborating entity "pll_pll_0" for hierarchy "pll:u0|pll_pll_0:pll_0" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/ip/pll/pll.v Line: 45
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:u0|pll_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/ip/pll/submodules/pll_pll_0.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:u0|pll_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/ip/pll/submodules/pll_pll_0.v Line: 88
Info (12133): Instantiated megafunction "pll:u0|pll_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/yasin/Desktop/WM8731_FPGA/project/db/ip/pll/submodules/pll_pll_0.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "12.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "12.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "aud_gen" for hierarchy "aud_gen:sound1" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/audio_codec.vhd Line: 131
Info (12128): Elaborating entity "i2c" for hierarchy "i2c:WM8731" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/audio_codec.vhd Line: 141
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AUD_ADCLRCK" is stuck at GND File: C:/Users/yasin/Desktop/WM8731_FPGA/project/audio_codec.vhd Line: 13
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 24 assignments for entity "DE10_Standard_golden_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_Standard_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_Standard_golden_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "test_1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity test_1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity test_1 -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:u0|pll_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll:u0|pll_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/audio_codec.vhd Line: 14
    Warning (15610): No output dependent on input pin "sw[1]" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/audio_codec.vhd Line: 24
    Warning (15610): No output dependent on input pin "sw[2]" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/audio_codec.vhd Line: 24
    Warning (15610): No output dependent on input pin "sw[3]" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/audio_codec.vhd Line: 24
    Warning (15610): No output dependent on input pin "sw[4]" File: C:/Users/yasin/Desktop/WM8731_FPGA/project/audio_codec.vhd Line: 24
Info (21057): Implemented 812 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 23 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 386 logic cells
    Info (21064): Implemented 384 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 4897 megabytes
    Info: Processing ended: Tue May 21 01:58:45 2024
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:49


