Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Apr 11 13:11:01 2018
| Host         : salil running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file /home/salil/HDD/Work/ProgrammingModel/AES/timing_report_aes_gcm_128_input_pipeline_impl.txt
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

i_reset
sw[0]
sw[10]
sw[11]
sw[12]
sw[13]
sw[14]
sw[15]
sw[1]
sw[2]
sw[3]
sw[4]
sw[5]
sw[6]
sw[7]
sw[8]
sw[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

an[0]
an[1]
an[2]
an[3]
seg[0]
seg[1]
seg[2]
seg[3]
seg[4]
seg[5]
seg[6]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.154        0.000                      0                  424        0.098        0.000                      0                  424        3.000        0.000                       0                   427  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 21.739}     43.478          23.000          
  w_clkfbout_clk_wiz_gen  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         1.154        0.000                      0                  424        0.098        0.000                      0                  424       21.239        0.000                       0                   423  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  w_clk_out_clk_wiz_gen                           
(none)                  w_clkfbout_clk_wiz_gen                          
(none)                                          w_clk_out_clk_wiz_gen   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        1.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_cipher_text_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        42.121ns  (logic 7.144ns (16.960%)  route 34.977ns (83.040%))
  Logic Levels:           38  (CARRY4=1 LUT2=1 LUT3=1 LUT4=7 LUT5=4 LUT6=19 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 41.919 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.618    -0.894    gcm_aes_instance/clk
    SLICE_X5Y64          FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  gcm_aes_instance/r_s2_cb_reg[127]/Q
                         net (fo=2, routed)           0.499     0.061    gcm_aes_instance/r_s2_cb_reg_n_0_[127]
    SLICE_X4Y63                                                       r  gcm_aes_instance/g0_b0__158_i_7/CYINIT
    SLICE_X4Y63          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     0.659 r  gcm_aes_instance/g0_b0__158_i_7/O[1]
                         net (fo=1, routed)           0.722     1.381    gcm_aes_instance/g0_b0__158_i_7_n_6
    SLICE_X5Y65                                                       r  gcm_aes_instance/g0_b0__158_i_3/I0
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.329     1.710 r  gcm_aes_instance/g0_b0__158_i_3/O
                         net (fo=33, routed)          1.526     3.236    gcm_aes_instance/g0_b0__158_i_3_n_0
    SLICE_X5Y75                                                       r  gcm_aes_instance/g1_b6__158/I2
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.326     3.562 r  gcm_aes_instance/g1_b6__158/O
                         net (fo=2, routed)           0.966     4.529    gcm_aes_instance/g1_b6__158_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__1_i_66/I3
    SLICE_X5Y70          LUT4 (Prop_lut4_I3_O)        0.150     4.679 r  gcm_aes_instance/g0_b0__1_i_66/O
                         net (fo=4, routed)           1.088     5.766    gcm_aes_instance/g0_b0__1_i_66_n_0
    SLICE_X14Y73                                                      r  gcm_aes_instance/g0_b0__35_i_29/I0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.326     6.092 r  gcm_aes_instance/g0_b0__35_i_29/O
                         net (fo=13, routed)          0.913     7.005    gcm_aes_instance/g0_b0__35_i_29_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_77/S
    SLICE_X13Y80         MUXF7 (Prop_muxf7_S_O)       0.296     7.301 r  gcm_aes_instance/g0_b0__35_i_77/O
                         net (fo=1, routed)           0.000     7.301    gcm_aes_instance/g0_b0__35_i_77_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_53/I0
    SLICE_X13Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     7.405 r  gcm_aes_instance/g0_b0__35_i_53/O
                         net (fo=5, routed)           1.588     8.993    gcm_aes_instance/p_28_in677_in[3]
    SLICE_X6Y93                                                       r  gcm_aes_instance/g0_b0__36_i_10/I2
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.316     9.309 r  gcm_aes_instance/g0_b0__36_i_10/O
                         net (fo=1, routed)           0.958    10.267    gcm_aes_instance/g0_b0__36_i_10_n_0
    SLICE_X6Y96                                                       r  gcm_aes_instance/g0_b0__36_i_4/I0
    SLICE_X6Y96          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  gcm_aes_instance/g0_b0__36_i_4/O
                         net (fo=32, routed)          1.238    11.629    gcm_aes_instance/g0_b0__36_i_4_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g3_b5__36__0/I3
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124    11.753 r  gcm_aes_instance/g3_b5__36__0/O
                         net (fo=1, routed)           0.680    12.433    gcm_aes_instance/g3_b5__36__0_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g0_b0__42_i_22/I0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124    12.557 r  gcm_aes_instance/g0_b0__42_i_22/O
                         net (fo=13, routed)          0.992    13.548    gcm_aes_instance/p_9_in703_in[5]
    SLICE_X7Y101                                                      r  gcm_aes_instance/g0_b0__42_i_6/I0
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.124    13.672 r  gcm_aes_instance/g0_b0__42_i_6/O
                         net (fo=32, routed)          1.476    15.149    gcm_aes_instance/g0_b0__42_i_6_n_0
    SLICE_X8Y104                                                      r  gcm_aes_instance/g3_b7__42__0/I5
    SLICE_X8Y104         LUT6 (Prop_lut6_I5_O)        0.124    15.273 r  gcm_aes_instance/g3_b7__42__0/O
                         net (fo=1, routed)           0.845    16.118    gcm_aes_instance/g3_b7__42__0_n_0
    SLICE_X9Y104                                                      r  gcm_aes_instance/g0_b0__54_i_7/I0
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124    16.242 r  gcm_aes_instance/g0_b0__54_i_7/O
                         net (fo=11, routed)          1.050    17.292    gcm_aes_instance/g0_b0__54_i_7_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_11/I2
    SLICE_X7Y108         LUT4 (Prop_lut4_I2_O)        0.124    17.416 r  gcm_aes_instance/g0_b0__55_i_11/O
                         net (fo=1, routed)           0.665    18.081    gcm_aes_instance/g0_b0__55_i_11_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_4/I0
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.124    18.205 r  gcm_aes_instance/g0_b0__55_i_4/O
                         net (fo=32, routed)          0.901    19.106    gcm_aes_instance/g0_b0__55_i_4_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g3_b7__55__0/I3
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    19.230 r  gcm_aes_instance/g3_b7__55__0/O
                         net (fo=1, routed)           0.665    19.895    gcm_aes_instance/g3_b7__55__0_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g0_b0__78_i_7/I5
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.124    20.019 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, routed)          1.715    21.733    gcm_aes_instance/p_18_in847_in[7]
    SLICE_X33Y105                                                     r  gcm_aes_instance/g0_b0__79_i_11/I3
    SLICE_X33Y105        LUT5 (Prop_lut5_I3_O)        0.124    21.857 r  gcm_aes_instance/g0_b0__79_i_11/O
                         net (fo=1, routed)           0.309    22.166    gcm_aes_instance/g0_b0__79_i_11_n_0
    SLICE_X34Y105                                                     r  gcm_aes_instance/g0_b0__79_i_5/I0
    SLICE_X34Y105        LUT3 (Prop_lut3_I0_O)        0.124    22.290 r  gcm_aes_instance/g0_b0__79_i_5/O
                         net (fo=32, routed)          1.231    23.521    gcm_aes_instance/g0_b0__79_i_5_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g3_b0__79__0/I4
    SLICE_X47Y97         LUT6 (Prop_lut6_I4_O)        0.124    23.645 r  gcm_aes_instance/g3_b0__79__0/O
                         net (fo=1, routed)           0.000    23.645    gcm_aes_instance/g3_b0__79__0_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_30/I1
    SLICE_X47Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    23.862 r  gcm_aes_instance/g0_b0__5_i_30/O
                         net (fo=1, routed)           0.000    23.862    gcm_aes_instance/g0_b0__5_i_30_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_8/I1
    SLICE_X47Y97         MUXF8 (Prop_muxf8_I1_O)      0.094    23.956 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=5, routed)           1.344    25.300    gcm_aes_instance/p_25_in926_in[0]
    SLICE_X54Y95                                                      r  gcm_aes_instance/g0_b0__5_i_1/I1
    SLICE_X54Y95         LUT5 (Prop_lut5_I1_O)        0.316    25.616 r  gcm_aes_instance/g0_b0__5_i_1/O
                         net (fo=32, routed)          1.943    27.560    gcm_aes_instance/g0_b0__5_i_1_n_0
    SLICE_X29Y91                                                      r  gcm_aes_instance/g2_b5__5__0/I0
    SLICE_X29Y91         LUT6 (Prop_lut6_I0_O)        0.124    27.684 r  gcm_aes_instance/g2_b5__5__0/O
                         net (fo=1, routed)           0.936    28.620    gcm_aes_instance/g2_b5__5__0_n_0
    SLICE_X29Y90                                                      r  gcm_aes_instance/g0_b0__6_i_25/I1
    SLICE_X29Y90         LUT6 (Prop_lut6_I1_O)        0.124    28.744 r  gcm_aes_instance/g0_b0__6_i_25/O
                         net (fo=9, routed)           1.126    29.871    gcm_aes_instance/p_42_in985_in[5]
    SLICE_X32Y87                                                      r  gcm_aes_instance/g0_b0__108_i_6/I0
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124    29.995 r  gcm_aes_instance/g0_b0__108_i_6/O
                         net (fo=32, routed)          1.234    31.229    gcm_aes_instance/g0_b0__108_i_6_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g3_b7__108/I5
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124    31.353 r  gcm_aes_instance/g3_b7__108/O
                         net (fo=1, routed)           0.665    32.018    gcm_aes_instance/g3_b7__108_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g0_b0__127_i_7/I0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    32.142 r  gcm_aes_instance/g0_b0__127_i_7/O
                         net (fo=11, routed)          1.305    33.446    gcm_aes_instance/p_25_in1054_in[7]
    SLICE_X47Y79                                                      r  gcm_aes_instance/g0_b0__127_i_8/I2
    SLICE_X47Y79         LUT4 (Prop_lut4_I2_O)        0.124    33.570 r  gcm_aes_instance/g0_b0__127_i_8/O
                         net (fo=1, routed)           0.649    34.219    gcm_aes_instance/g0_b0__127_i_8_n_0
    SLICE_X47Y76                                                      r  gcm_aes_instance/g0_b0__127_i_2/I0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.124    34.343 r  gcm_aes_instance/g0_b0__127_i_2/O
                         net (fo=32, routed)          1.404    35.747    gcm_aes_instance/g0_b0__127_i_2_n_0
    SLICE_X48Y72                                                      r  gcm_aes_instance/g3_b1__127/I1
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.124    35.871 r  gcm_aes_instance/g3_b1__127/O
                         net (fo=1, routed)           0.000    35.871    gcm_aes_instance/g3_b1__127_n_0
    SLICE_X48Y72                                                      r  gcm_aes_instance/g0_b0__129_i_46/I1
    SLICE_X48Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    36.088 r  gcm_aes_instance/g0_b0__129_i_46/O
                         net (fo=2, routed)           0.823    36.911    gcm_aes_instance/g0_b0__129_i_46_n_0
    SLICE_X50Y72                                                      r  gcm_aes_instance/g0_b0__130_i_9/I2
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.299    37.210 r  gcm_aes_instance/g0_b0__130_i_9/O
                         net (fo=1, routed)           0.796    38.006    gcm_aes_instance/g0_b0__130_i_9_n_0
    SLICE_X50Y67                                                      r  gcm_aes_instance/g0_b0__130_i_2/I3
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    38.130 r  gcm_aes_instance/g0_b0__130_i_2/O
                         net (fo=32, routed)          1.609    39.738    gcm_aes_instance/g0_b0__130_i_2_n_0
    SLICE_X46Y60                                                      r  gcm_aes_instance/g0_b4__130/I1
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124    39.862 r  gcm_aes_instance/g0_b4__130/O
                         net (fo=1, routed)           0.670    40.533    gcm_aes_instance/g0_b4__130_n_0
    SLICE_X46Y60                                                      r  gcm_aes_instance/r_s3_cipher_text[51]_i_2/I5
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124    40.657 r  gcm_aes_instance/r_s3_cipher_text[51]_i_2/O
                         net (fo=1, routed)           0.447    41.104    gcm_aes_instance/r_s3_cipher_text[51]_i_2_n_0
    SLICE_X46Y58                                                      r  gcm_aes_instance/r_s3_cipher_text[51]_i_1/I1
    SLICE_X46Y58         LUT6 (Prop_lut6_I1_O)        0.124    41.228 r  gcm_aes_instance/r_s3_cipher_text[51]_i_1/O
                         net (fo=1, routed)           0.000    41.228    gcm_aes_instance/r_s3_cipher_text[51]_i_1_n_0
    SLICE_X46Y58         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.437    41.919    gcm_aes_instance/clk
    SLICE_X46Y58         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[51]/C
                         clock pessimism              0.491    42.410    
                         clock uncertainty           -0.106    42.304    
    SLICE_X46Y58         FDRE (Setup_fdre_C_D)        0.077    42.381    gcm_aes_instance/r_s3_cipher_text_reg[51]
  -------------------------------------------------------------------
                         required time                         42.381    
                         arrival time                         -41.228    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_cipher_text_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.864ns  (logic 6.497ns (15.519%)  route 35.367ns (84.481%))
  Logic Levels:           37  (CARRY4=1 LUT2=1 LUT3=2 LUT4=5 LUT5=5 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 41.922 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.618    -0.894    gcm_aes_instance/clk
    SLICE_X5Y64          FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  gcm_aes_instance/r_s2_cb_reg[127]/Q
                         net (fo=2, routed)           0.499     0.061    gcm_aes_instance/r_s2_cb_reg_n_0_[127]
    SLICE_X4Y63                                                       r  gcm_aes_instance/g0_b0__158_i_7/CYINIT
    SLICE_X4Y63          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     0.659 r  gcm_aes_instance/g0_b0__158_i_7/O[1]
                         net (fo=1, routed)           0.722     1.381    gcm_aes_instance/g0_b0__158_i_7_n_6
    SLICE_X5Y65                                                       r  gcm_aes_instance/g0_b0__158_i_3/I0
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.329     1.710 r  gcm_aes_instance/g0_b0__158_i_3/O
                         net (fo=33, routed)          1.526     3.236    gcm_aes_instance/g0_b0__158_i_3_n_0
    SLICE_X5Y75                                                       r  gcm_aes_instance/g1_b6__158/I2
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.326     3.562 r  gcm_aes_instance/g1_b6__158/O
                         net (fo=2, routed)           0.966     4.529    gcm_aes_instance/g1_b6__158_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__1_i_66/I3
    SLICE_X5Y70          LUT4 (Prop_lut4_I3_O)        0.150     4.679 r  gcm_aes_instance/g0_b0__1_i_66/O
                         net (fo=4, routed)           1.088     5.766    gcm_aes_instance/g0_b0__1_i_66_n_0
    SLICE_X14Y73                                                      r  gcm_aes_instance/g0_b0__35_i_29/I0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.326     6.092 r  gcm_aes_instance/g0_b0__35_i_29/O
                         net (fo=13, routed)          0.913     7.005    gcm_aes_instance/g0_b0__35_i_29_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_77/S
    SLICE_X13Y80         MUXF7 (Prop_muxf7_S_O)       0.296     7.301 r  gcm_aes_instance/g0_b0__35_i_77/O
                         net (fo=1, routed)           0.000     7.301    gcm_aes_instance/g0_b0__35_i_77_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_53/I0
    SLICE_X13Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     7.405 r  gcm_aes_instance/g0_b0__35_i_53/O
                         net (fo=5, routed)           1.588     8.993    gcm_aes_instance/p_28_in677_in[3]
    SLICE_X6Y93                                                       r  gcm_aes_instance/g0_b0__36_i_10/I2
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.316     9.309 r  gcm_aes_instance/g0_b0__36_i_10/O
                         net (fo=1, routed)           0.958    10.267    gcm_aes_instance/g0_b0__36_i_10_n_0
    SLICE_X6Y96                                                       r  gcm_aes_instance/g0_b0__36_i_4/I0
    SLICE_X6Y96          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  gcm_aes_instance/g0_b0__36_i_4/O
                         net (fo=32, routed)          1.238    11.629    gcm_aes_instance/g0_b0__36_i_4_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g3_b5__36__0/I3
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124    11.753 r  gcm_aes_instance/g3_b5__36__0/O
                         net (fo=1, routed)           0.680    12.433    gcm_aes_instance/g3_b5__36__0_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g0_b0__42_i_22/I0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124    12.557 r  gcm_aes_instance/g0_b0__42_i_22/O
                         net (fo=13, routed)          0.992    13.548    gcm_aes_instance/p_9_in703_in[5]
    SLICE_X7Y101                                                      r  gcm_aes_instance/g0_b0__42_i_6/I0
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.124    13.672 r  gcm_aes_instance/g0_b0__42_i_6/O
                         net (fo=32, routed)          1.476    15.149    gcm_aes_instance/g0_b0__42_i_6_n_0
    SLICE_X8Y104                                                      r  gcm_aes_instance/g3_b7__42__0/I5
    SLICE_X8Y104         LUT6 (Prop_lut6_I5_O)        0.124    15.273 r  gcm_aes_instance/g3_b7__42__0/O
                         net (fo=1, routed)           0.845    16.118    gcm_aes_instance/g3_b7__42__0_n_0
    SLICE_X9Y104                                                      r  gcm_aes_instance/g0_b0__54_i_7/I0
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124    16.242 r  gcm_aes_instance/g0_b0__54_i_7/O
                         net (fo=11, routed)          1.224    17.466    gcm_aes_instance/g0_b0__54_i_7_n_0
    SLICE_X13Y110                                                     r  gcm_aes_instance/g0_b0__54_i_1/I0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.124    17.590 r  gcm_aes_instance/g0_b0__54_i_1/O
                         net (fo=32, routed)          1.144    18.734    gcm_aes_instance/g0_b0__54_i_1_n_0
    SLICE_X15Y109                                                     r  gcm_aes_instance/g1_b7__54__0/I0
    SLICE_X15Y109        LUT6 (Prop_lut6_I0_O)        0.124    18.858 r  gcm_aes_instance/g1_b7__54__0/O
                         net (fo=1, routed)           0.654    19.512    gcm_aes_instance/g1_b7__54__0_n_0
    SLICE_X16Y109                                                     r  gcm_aes_instance/g0_b0__81_i_7/I0
    SLICE_X16Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.636 r  gcm_aes_instance/g0_b0__81_i_7/O
                         net (fo=11, routed)          1.888    21.524    gcm_aes_instance/p_45_in873_in[7]
    SLICE_X40Y112                                                     r  gcm_aes_instance/g0_b0__82_i_11/I3
    SLICE_X40Y112        LUT5 (Prop_lut5_I3_O)        0.124    21.648 r  gcm_aes_instance/g0_b0__82_i_11/O
                         net (fo=1, routed)           0.416    22.064    gcm_aes_instance/g0_b0__82_i_11_n_0
    SLICE_X40Y113                                                     r  gcm_aes_instance/g0_b0__82_i_5/I0
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.124    22.188 r  gcm_aes_instance/g0_b0__82_i_5/O
                         net (fo=32, routed)          0.857    23.045    gcm_aes_instance/g0_b0__82_i_5_n_0
    SLICE_X40Y110                                                     r  gcm_aes_instance/g2_b7__82__0/I4
    SLICE_X40Y110        LUT6 (Prop_lut6_I4_O)        0.124    23.169 r  gcm_aes_instance/g2_b7__82__0/O
                         net (fo=1, routed)           0.767    23.936    gcm_aes_instance/g2_b7__82__0_n_0
    SLICE_X40Y105                                                     r  gcm_aes_instance/g0_b0__89_i_7/I1
    SLICE_X40Y105        LUT6 (Prop_lut6_I1_O)        0.124    24.060 r  gcm_aes_instance/g0_b0__89_i_7/O
                         net (fo=11, routed)          1.326    25.385    gcm_aes_instance/p_9_in895_in[7]
    SLICE_X46Y97                                                      r  gcm_aes_instance/g0_b0__90_i_8/I3
    SLICE_X46Y97         LUT5 (Prop_lut5_I3_O)        0.124    25.509 r  gcm_aes_instance/g0_b0__90_i_8/O
                         net (fo=1, routed)           0.667    26.177    gcm_aes_instance/g0_b0__90_i_8_n_0
    SLICE_X46Y97                                                      r  gcm_aes_instance/g0_b0__90_i_2/I0
    SLICE_X46Y97         LUT3 (Prop_lut3_I0_O)        0.124    26.301 r  gcm_aes_instance/g0_b0__90_i_2/O
                         net (fo=32, routed)          1.105    27.405    gcm_aes_instance/g0_b0__90_i_2_n_0
    SLICE_X32Y93                                                      r  gcm_aes_instance/g3_b7__90__0/I1
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    27.529 r  gcm_aes_instance/g3_b7__90__0/O
                         net (fo=1, routed)           0.674    28.204    gcm_aes_instance/g3_b7__90__0_n_0
    SLICE_X32Y93                                                      r  gcm_aes_instance/g0_b0__108_i_7/I0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    28.328 r  gcm_aes_instance/g0_b0__108_i_7/O
                         net (fo=11, routed)          1.013    29.341    gcm_aes_instance/p_16_in974_in[7]
    SLICE_X33Y88                                                      r  gcm_aes_instance/g0_b0__108_i_8/I2
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.124    29.465 r  gcm_aes_instance/g0_b0__108_i_8/O
                         net (fo=1, routed)           0.416    29.881    gcm_aes_instance/g0_b0__108_i_8_n_0
    SLICE_X32Y86                                                      r  gcm_aes_instance/g0_b0__108_i_2/I0
    SLICE_X32Y86         LUT4 (Prop_lut4_I0_O)        0.124    30.005 r  gcm_aes_instance/g0_b0__108_i_2/O
                         net (fo=32, routed)          0.904    30.909    gcm_aes_instance/g0_b0__108_i_2_n_0
    SLICE_X32Y85                                                      r  gcm_aes_instance/g3_b5__108/I1
    SLICE_X32Y85         LUT6 (Prop_lut6_I1_O)        0.124    31.033 r  gcm_aes_instance/g3_b5__108/O
                         net (fo=2, routed)           0.823    31.856    gcm_aes_instance/g3_b5__108_n_0
    SLICE_X32Y85                                                      r  gcm_aes_instance/g0_b0__125_i_24/I0
    SLICE_X32Y85         LUT6 (Prop_lut6_I0_O)        0.124    31.980 r  gcm_aes_instance/g0_b0__125_i_24/O
                         net (fo=9, routed)           1.598    33.578    gcm_aes_instance/p_25_in1054_in[5]
    SLICE_X49Y79                                                      r  gcm_aes_instance/g0_b0__126_i_6/I1
    SLICE_X49Y79         LUT5 (Prop_lut5_I1_O)        0.124    33.702 r  gcm_aes_instance/g0_b0__126_i_6/O
                         net (fo=32, routed)          1.276    34.977    gcm_aes_instance/g0_b0__126_i_6_n_0
    SLICE_X52Y76                                                      r  gcm_aes_instance/g2_b7__126/I5
    SLICE_X52Y76         LUT6 (Prop_lut6_I5_O)        0.124    35.101 r  gcm_aes_instance/g2_b7__126/O
                         net (fo=1, routed)           0.850    35.952    gcm_aes_instance/g2_b7__126_n_0
    SLICE_X52Y76                                                      r  gcm_aes_instance/g0_b0__134_i_7/I1
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124    36.076 r  gcm_aes_instance/g0_b0__134_i_7/O
                         net (fo=11, routed)          0.662    36.738    gcm_aes_instance/p_9_in1087_in[7]
    SLICE_X54Y74                                                      r  gcm_aes_instance/g0_b0__134_i_8/I5
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124    36.862 r  gcm_aes_instance/g0_b0__134_i_8/O
                         net (fo=1, routed)           0.858    37.720    gcm_aes_instance/g0_b0__134_i_8_n_0
    SLICE_X55Y70                                                      r  gcm_aes_instance/g0_b0__134_i_2/I0
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124    37.844 r  gcm_aes_instance/g0_b0__134_i_2/O
                         net (fo=32, routed)          1.518    39.362    gcm_aes_instance/g0_b0__134_i_2_n_0
    SLICE_X58Y62                                                      r  gcm_aes_instance/g1_b4__134/I1
    SLICE_X58Y62         LUT6 (Prop_lut6_I1_O)        0.124    39.486 r  gcm_aes_instance/g1_b4__134/O
                         net (fo=1, routed)           0.425    39.911    gcm_aes_instance/g1_b4__134_n_0
    SLICE_X58Y61                                                      r  gcm_aes_instance/r_s3_cipher_text[19]_i_2/I0
    SLICE_X58Y61         LUT6 (Prop_lut6_I0_O)        0.124    40.035 r  gcm_aes_instance/r_s3_cipher_text[19]_i_2/O
                         net (fo=1, routed)           0.811    40.846    gcm_aes_instance/r_s3_cipher_text[19]_i_2_n_0
    SLICE_X57Y61                                                      r  gcm_aes_instance/r_s3_cipher_text[19]_i_1/I1
    SLICE_X57Y61         LUT6 (Prop_lut6_I1_O)        0.124    40.970 r  gcm_aes_instance/r_s3_cipher_text[19]_i_1/O
                         net (fo=1, routed)           0.000    40.970    gcm_aes_instance/r_s3_cipher_text[19]_i_1_n_0
    SLICE_X57Y61         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.440    41.922    gcm_aes_instance/clk
    SLICE_X57Y61         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[19]/C
                         clock pessimism              0.491    42.413    
                         clock uncertainty           -0.106    42.307    
    SLICE_X57Y61         FDRE (Setup_fdre_C_D)        0.029    42.336    gcm_aes_instance/r_s3_cipher_text_reg[19]
  -------------------------------------------------------------------
                         required time                         42.336    
                         arrival time                         -40.970    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_cipher_text_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.827ns  (logic 7.289ns (17.426%)  route 34.538ns (82.574%))
  Logic Levels:           42  (CARRY4=3 LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=20 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 41.918 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.618    -0.894    gcm_aes_instance/clk
    SLICE_X5Y63          FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  gcm_aes_instance/r_s2_cb_reg[126]/Q
                         net (fo=1, routed)           0.465     0.027    gcm_aes_instance/r_s2_cb_reg_n_0_[126]
    SLICE_X4Y63                                                       r  gcm_aes_instance/g0_b0__158_i_7/S[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.683 r  gcm_aes_instance/g0_b0__158_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.683    gcm_aes_instance/g0_b0__158_i_7_n_0
    SLICE_X4Y64                                                       r  gcm_aes_instance/g0_b0__157_i_7/CI
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.797 r  gcm_aes_instance/g0_b0__157_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.797    gcm_aes_instance/g0_b0__157_i_7_n_0
    SLICE_X4Y65                                                       r  gcm_aes_instance/g0_b0__157_i_8/CI
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.019 f  gcm_aes_instance/g0_b0__157_i_8/O[0]
                         net (fo=2, routed)           0.672     1.691    gcm_aes_instance/g0_b0__157_i_8_n_7
    SLICE_X6Y65                                                       f  gcm_aes_instance/g0_b0__157_i_2/I1
    SLICE_X6Y65          LUT2 (Prop_lut2_I1_O)        0.299     1.990 r  gcm_aes_instance/g0_b0__157_i_2/O
                         net (fo=32, routed)          1.234     3.224    gcm_aes_instance/g0_b0__157_i_2_n_0
    SLICE_X8Y65                                                       r  gcm_aes_instance/g2_b7__157/I1
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.124     3.348 r  gcm_aes_instance/g2_b7__157/O
                         net (fo=4, routed)           0.828     4.175    gcm_aes_instance/g2_b7__157_n_0
    SLICE_X8Y64                                                       r  gcm_aes_instance/g0_b0__17_i_7/I0
    SLICE_X8Y64          LUT6 (Prop_lut6_I0_O)        0.124     4.299 r  gcm_aes_instance/g0_b0__17_i_7/O
                         net (fo=8, routed)           1.082     5.381    gcm_aes_instance/p_18_in591_in[7]
    SLICE_X12Y68                                                      r  gcm_aes_instance/g0_b0__17_i_2/I1
    SLICE_X12Y68         LUT3 (Prop_lut3_I1_O)        0.124     5.505 r  gcm_aes_instance/g0_b0__17_i_2/O
                         net (fo=32, routed)          1.101     6.606    gcm_aes_instance/g0_b0__17_i_2_n_0
    SLICE_X9Y69                                                       r  gcm_aes_instance/g0_b1__17__0/I1
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124     6.730 r  gcm_aes_instance/g0_b1__17__0/O
                         net (fo=1, routed)           0.000     6.730    gcm_aes_instance/g0_b1__17__0_n_0
    SLICE_X9Y69                                                       r  gcm_aes_instance/g0_b0__25_i_21/I0
    SLICE_X9Y69          MUXF7 (Prop_muxf7_I0_O)      0.238     6.968 r  gcm_aes_instance/g0_b0__25_i_21/O
                         net (fo=1, routed)           0.000     6.968    gcm_aes_instance/g0_b0__25_i_21_n_0
    SLICE_X9Y69                                                       r  gcm_aes_instance/g0_b0__25_i_11/I0
    SLICE_X9Y69          MUXF8 (Prop_muxf8_I0_O)      0.104     7.072 r  gcm_aes_instance/g0_b0__25_i_11/O
                         net (fo=5, routed)           1.511     8.583    gcm_aes_instance/p_1_in623_in[1]
    SLICE_X5Y87                                                       r  gcm_aes_instance/g0_b0__24_i_12/I0
    SLICE_X5Y87          LUT4 (Prop_lut4_I0_O)        0.316     8.899 r  gcm_aes_instance/g0_b0__24_i_12/O
                         net (fo=1, routed)           0.878     9.778    gcm_aes_instance/g0_b0__24_i_12_n_0
    SLICE_X3Y89                                                       r  gcm_aes_instance/g0_b0__24_i_2/I0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     9.902 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=32, routed)          1.479    11.381    gcm_aes_instance/g0_b0__24_i_2_n_0
    SLICE_X10Y92                                                      r  gcm_aes_instance/g3_b3__24__0/I1
    SLICE_X10Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.505 r  gcm_aes_instance/g3_b3__24__0/O
                         net (fo=1, routed)           0.000    11.505    gcm_aes_instance/g3_b3__24__0_n_0
    SLICE_X10Y92                                                      r  gcm_aes_instance/g0_b0__51_i_24/I1
    SLICE_X10Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    11.719 r  gcm_aes_instance/g0_b0__51_i_24/O
                         net (fo=1, routed)           0.000    11.719    gcm_aes_instance/g0_b0__51_i_24_n_0
    SLICE_X10Y92                                                      r  gcm_aes_instance/g0_b0__51_i_13/I1
    SLICE_X10Y92         MUXF8 (Prop_muxf8_I1_O)      0.088    11.807 r  gcm_aes_instance/g0_b0__51_i_13/O
                         net (fo=5, routed)           1.217    13.024    gcm_aes_instance/p_45_in745_in[3]
    SLICE_X14Y96                                                      r  gcm_aes_instance/g0_b0__52_i_10/I0
    SLICE_X14Y96         LUT4 (Prop_lut4_I0_O)        0.319    13.343 r  gcm_aes_instance/g0_b0__52_i_10/O
                         net (fo=1, routed)           0.670    14.014    gcm_aes_instance/g0_b0__52_i_10_n_0
    SLICE_X14Y96                                                      r  gcm_aes_instance/g0_b0__52_i_4/I0
    SLICE_X14Y96         LUT4 (Prop_lut4_I0_O)        0.124    14.138 r  gcm_aes_instance/g0_b0__52_i_4/O
                         net (fo=32, routed)          1.202    15.340    gcm_aes_instance/g0_b0__52_i_4_n_0
    SLICE_X13Y101                                                     r  gcm_aes_instance/g0_b7__52__0/I3
    SLICE_X13Y101        LUT6 (Prop_lut6_I3_O)        0.124    15.464 r  gcm_aes_instance/g0_b7__52__0/O
                         net (fo=1, routed)           0.520    15.984    gcm_aes_instance/g0_b7__52__0_n_0
    SLICE_X12Y101                                                     r  gcm_aes_instance/g0_b0__56_i_7/I5
    SLICE_X12Y101        LUT6 (Prop_lut6_I5_O)        0.124    16.108 r  gcm_aes_instance/g0_b0__56_i_7/O
                         net (fo=11, routed)          1.326    17.434    gcm_aes_instance/p_0_in750_in[7]
    SLICE_X8Y109                                                      r  gcm_aes_instance/g0_b0__56_i_11/I3
    SLICE_X8Y109         LUT5 (Prop_lut5_I3_O)        0.124    17.558 r  gcm_aes_instance/g0_b0__56_i_11/O
                         net (fo=1, routed)           0.502    18.060    gcm_aes_instance/g0_b0__56_i_11_n_0
    SLICE_X8Y109                                                      r  gcm_aes_instance/g0_b0__56_i_4/I2
    SLICE_X8Y109         LUT3 (Prop_lut3_I2_O)        0.124    18.184 r  gcm_aes_instance/g0_b0__56_i_4/O
                         net (fo=32, routed)          0.697    18.881    gcm_aes_instance/g0_b0__56_i_4_n_0
    SLICE_X11Y111                                                     r  gcm_aes_instance/g2_b7__56__0/I3
    SLICE_X11Y111        LUT6 (Prop_lut6_I3_O)        0.124    19.005 r  gcm_aes_instance/g2_b7__56__0/O
                         net (fo=1, routed)           0.665    19.670    gcm_aes_instance/g2_b7__56__0_n_0
    SLICE_X11Y111                                                     r  gcm_aes_instance/g0_b0__75_i_7/I5
    SLICE_X11Y111        LUT6 (Prop_lut6_I5_O)        0.124    19.794 r  gcm_aes_instance/g0_b0__75_i_7/O
                         net (fo=11, routed)          1.908    21.703    gcm_aes_instance/p_7_in830_in[7]
    SLICE_X38Y109                                                     r  gcm_aes_instance/g0_b0__75_i_1/I0
    SLICE_X38Y109        LUT5 (Prop_lut5_I0_O)        0.124    21.827 r  gcm_aes_instance/g0_b0__75_i_1/O
                         net (fo=32, routed)          1.404    23.231    gcm_aes_instance/g0_b0__75_i_1_n_0
    SLICE_X50Y107                                                     r  gcm_aes_instance/g3_b7__75__0/I0
    SLICE_X50Y107        LUT6 (Prop_lut6_I0_O)        0.124    23.355 r  gcm_aes_instance/g3_b7__75__0/O
                         net (fo=1, routed)           0.680    24.035    gcm_aes_instance/g3_b7__75__0_n_0
    SLICE_X50Y107                                                     r  gcm_aes_instance/g0_b0__94_i_7/I0
    SLICE_X50Y107        LUT6 (Prop_lut6_I0_O)        0.124    24.159 r  gcm_aes_instance/g0_b0__94_i_7/O
                         net (fo=11, routed)          1.413    25.571    gcm_aes_instance/p_16_in910_in[7]
    SLICE_X51Y96                                                      r  gcm_aes_instance/g0_b0__95_i_7/I3
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.124    25.695 r  gcm_aes_instance/g0_b0__95_i_7/O
                         net (fo=1, routed)           0.546    26.241    gcm_aes_instance/g0_b0__95_i_7_n_0
    SLICE_X46Y96                                                      r  gcm_aes_instance/g0_b0__95_i_2/I0
    SLICE_X46Y96         LUT3 (Prop_lut3_I0_O)        0.124    26.365 r  gcm_aes_instance/g0_b0__95_i_2/O
                         net (fo=32, routed)          1.045    27.410    gcm_aes_instance/g0_b0__95_i_2_n_0
    SLICE_X38Y95                                                      r  gcm_aes_instance/g2_b7__95__0/I1
    SLICE_X38Y95         LUT6 (Prop_lut6_I1_O)        0.124    27.534 r  gcm_aes_instance/g2_b7__95__0/O
                         net (fo=1, routed)           0.798    28.332    gcm_aes_instance/g2_b7__95__0_n_0
    SLICE_X36Y92                                                      r  gcm_aes_instance/g0_b0__107_i_7/I1
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124    28.456 r  gcm_aes_instance/g0_b0__107_i_7/O
                         net (fo=11, routed)          1.136    29.592    gcm_aes_instance/p_19_in981_in[7]
    SLICE_X34Y89                                                      r  gcm_aes_instance/g0_b0__107_i_9/I3
    SLICE_X34Y89         LUT5 (Prop_lut5_I3_O)        0.124    29.716 r  gcm_aes_instance/g0_b0__107_i_9/O
                         net (fo=1, routed)           0.656    30.371    gcm_aes_instance/g0_b0__107_i_9_n_0
    SLICE_X34Y89                                                      r  gcm_aes_instance/g0_b0__107_i_2/I0
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.124    30.495 r  gcm_aes_instance/g0_b0__107_i_2/O
                         net (fo=32, routed)          1.044    31.539    gcm_aes_instance/g0_b0__107_i_2_n_0
    SLICE_X34Y84                                                      r  gcm_aes_instance/g1_b7__107/I1
    SLICE_X34Y84         LUT6 (Prop_lut6_I1_O)        0.124    31.663 r  gcm_aes_instance/g1_b7__107/O
                         net (fo=1, routed)           0.680    32.343    gcm_aes_instance/g1_b7__107_n_0
    SLICE_X34Y84                                                      r  gcm_aes_instance/g0_b0__117_i_7/I3
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.467 r  gcm_aes_instance/g0_b0__117_i_7/O
                         net (fo=11, routed)          1.440    33.907    gcm_aes_instance/p_39_in1033_in[7]
    SLICE_X47Y75                                                      r  gcm_aes_instance/g0_b0__117_i_1/I0
    SLICE_X47Y75         LUT5 (Prop_lut5_I0_O)        0.124    34.031 r  gcm_aes_instance/g0_b0__117_i_1/O
                         net (fo=32, routed)          1.494    35.525    gcm_aes_instance/g0_b0__117_i_1_n_0
    SLICE_X48Y68                                                      r  gcm_aes_instance/g1_b3__117/I0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124    35.649 r  gcm_aes_instance/g1_b3__117/O
                         net (fo=1, routed)           0.000    35.649    gcm_aes_instance/g1_b3__117_n_0
    SLICE_X48Y68                                                      r  gcm_aes_instance/g0_b0__129_i_66/I1
    SLICE_X48Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    35.894 r  gcm_aes_instance/g0_b0__129_i_66/O
                         net (fo=4, routed)           1.022    36.916    gcm_aes_instance/g0_b0__129_i_66_n_0
    SLICE_X50Y68                                                      r  gcm_aes_instance/g0_b0__132_i_8/I0
    SLICE_X50Y68         LUT6 (Prop_lut6_I0_O)        0.298    37.214 r  gcm_aes_instance/g0_b0__132_i_8/O
                         net (fo=1, routed)           0.647    37.861    gcm_aes_instance/g0_b0__132_i_8_n_0
    SLICE_X49Y68                                                      r  gcm_aes_instance/g0_b0__132_i_4/I3
    SLICE_X49Y68         LUT6 (Prop_lut6_I3_O)        0.124    37.985 r  gcm_aes_instance/g0_b0__132_i_4/O
                         net (fo=32, routed)          1.289    39.274    gcm_aes_instance/g0_b0__132_i_4_n_0
    SLICE_X48Y63                                                      r  gcm_aes_instance/g1_b4__132/I3
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.124    39.398 r  gcm_aes_instance/g1_b4__132/O
                         net (fo=1, routed)           0.622    40.020    gcm_aes_instance/g1_b4__132_n_0
    SLICE_X49Y63                                                      r  gcm_aes_instance/r_s3_cipher_text[99]_i_2/I0
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.124    40.144 r  gcm_aes_instance/r_s3_cipher_text[99]_i_2/O
                         net (fo=1, routed)           0.665    40.809    gcm_aes_instance/r_s3_cipher_text[99]_i_2_n_0
    SLICE_X49Y63                                                      r  gcm_aes_instance/r_s3_cipher_text[99]_i_1/I1
    SLICE_X49Y63         LUT6 (Prop_lut6_I1_O)        0.124    40.933 r  gcm_aes_instance/r_s3_cipher_text[99]_i_1/O
                         net (fo=1, routed)           0.000    40.933    gcm_aes_instance/r_s3_cipher_text[99]_i_1_n_0
    SLICE_X49Y63         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.436    41.918    gcm_aes_instance/clk
    SLICE_X49Y63         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[99]/C
                         clock pessimism              0.491    42.409    
                         clock uncertainty           -0.106    42.303    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)        0.029    42.332    gcm_aes_instance/r_s3_cipher_text_reg[99]
  -------------------------------------------------------------------
                         required time                         42.332    
                         arrival time                         -40.933    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_cipher_text_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.756ns  (logic 7.144ns (17.109%)  route 34.612ns (82.891%))
  Logic Levels:           38  (CARRY4=1 LUT2=1 LUT3=1 LUT4=7 LUT5=4 LUT6=19 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 41.918 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.618    -0.894    gcm_aes_instance/clk
    SLICE_X5Y64          FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  gcm_aes_instance/r_s2_cb_reg[127]/Q
                         net (fo=2, routed)           0.499     0.061    gcm_aes_instance/r_s2_cb_reg_n_0_[127]
    SLICE_X4Y63                                                       r  gcm_aes_instance/g0_b0__158_i_7/CYINIT
    SLICE_X4Y63          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     0.659 r  gcm_aes_instance/g0_b0__158_i_7/O[1]
                         net (fo=1, routed)           0.722     1.381    gcm_aes_instance/g0_b0__158_i_7_n_6
    SLICE_X5Y65                                                       r  gcm_aes_instance/g0_b0__158_i_3/I0
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.329     1.710 r  gcm_aes_instance/g0_b0__158_i_3/O
                         net (fo=33, routed)          1.526     3.236    gcm_aes_instance/g0_b0__158_i_3_n_0
    SLICE_X5Y75                                                       r  gcm_aes_instance/g1_b6__158/I2
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.326     3.562 r  gcm_aes_instance/g1_b6__158/O
                         net (fo=2, routed)           0.966     4.529    gcm_aes_instance/g1_b6__158_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__1_i_66/I3
    SLICE_X5Y70          LUT4 (Prop_lut4_I3_O)        0.150     4.679 r  gcm_aes_instance/g0_b0__1_i_66/O
                         net (fo=4, routed)           1.088     5.766    gcm_aes_instance/g0_b0__1_i_66_n_0
    SLICE_X14Y73                                                      r  gcm_aes_instance/g0_b0__35_i_29/I0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.326     6.092 r  gcm_aes_instance/g0_b0__35_i_29/O
                         net (fo=13, routed)          0.913     7.005    gcm_aes_instance/g0_b0__35_i_29_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_77/S
    SLICE_X13Y80         MUXF7 (Prop_muxf7_S_O)       0.296     7.301 r  gcm_aes_instance/g0_b0__35_i_77/O
                         net (fo=1, routed)           0.000     7.301    gcm_aes_instance/g0_b0__35_i_77_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_53/I0
    SLICE_X13Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     7.405 r  gcm_aes_instance/g0_b0__35_i_53/O
                         net (fo=5, routed)           1.588     8.993    gcm_aes_instance/p_28_in677_in[3]
    SLICE_X6Y93                                                       r  gcm_aes_instance/g0_b0__36_i_10/I2
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.316     9.309 r  gcm_aes_instance/g0_b0__36_i_10/O
                         net (fo=1, routed)           0.958    10.267    gcm_aes_instance/g0_b0__36_i_10_n_0
    SLICE_X6Y96                                                       r  gcm_aes_instance/g0_b0__36_i_4/I0
    SLICE_X6Y96          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  gcm_aes_instance/g0_b0__36_i_4/O
                         net (fo=32, routed)          1.238    11.629    gcm_aes_instance/g0_b0__36_i_4_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g3_b5__36__0/I3
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124    11.753 r  gcm_aes_instance/g3_b5__36__0/O
                         net (fo=1, routed)           0.680    12.433    gcm_aes_instance/g3_b5__36__0_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g0_b0__42_i_22/I0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124    12.557 r  gcm_aes_instance/g0_b0__42_i_22/O
                         net (fo=13, routed)          0.992    13.548    gcm_aes_instance/p_9_in703_in[5]
    SLICE_X7Y101                                                      r  gcm_aes_instance/g0_b0__42_i_6/I0
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.124    13.672 r  gcm_aes_instance/g0_b0__42_i_6/O
                         net (fo=32, routed)          1.476    15.149    gcm_aes_instance/g0_b0__42_i_6_n_0
    SLICE_X8Y104                                                      r  gcm_aes_instance/g3_b7__42__0/I5
    SLICE_X8Y104         LUT6 (Prop_lut6_I5_O)        0.124    15.273 r  gcm_aes_instance/g3_b7__42__0/O
                         net (fo=1, routed)           0.845    16.118    gcm_aes_instance/g3_b7__42__0_n_0
    SLICE_X9Y104                                                      r  gcm_aes_instance/g0_b0__54_i_7/I0
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124    16.242 r  gcm_aes_instance/g0_b0__54_i_7/O
                         net (fo=11, routed)          1.050    17.292    gcm_aes_instance/g0_b0__54_i_7_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_11/I2
    SLICE_X7Y108         LUT4 (Prop_lut4_I2_O)        0.124    17.416 r  gcm_aes_instance/g0_b0__55_i_11/O
                         net (fo=1, routed)           0.665    18.081    gcm_aes_instance/g0_b0__55_i_11_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_4/I0
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.124    18.205 r  gcm_aes_instance/g0_b0__55_i_4/O
                         net (fo=32, routed)          0.901    19.106    gcm_aes_instance/g0_b0__55_i_4_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g3_b7__55__0/I3
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    19.230 r  gcm_aes_instance/g3_b7__55__0/O
                         net (fo=1, routed)           0.665    19.895    gcm_aes_instance/g3_b7__55__0_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g0_b0__78_i_7/I5
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.124    20.019 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, routed)          1.715    21.733    gcm_aes_instance/p_18_in847_in[7]
    SLICE_X33Y105                                                     r  gcm_aes_instance/g0_b0__79_i_11/I3
    SLICE_X33Y105        LUT5 (Prop_lut5_I3_O)        0.124    21.857 r  gcm_aes_instance/g0_b0__79_i_11/O
                         net (fo=1, routed)           0.309    22.166    gcm_aes_instance/g0_b0__79_i_11_n_0
    SLICE_X34Y105                                                     r  gcm_aes_instance/g0_b0__79_i_5/I0
    SLICE_X34Y105        LUT3 (Prop_lut3_I0_O)        0.124    22.290 r  gcm_aes_instance/g0_b0__79_i_5/O
                         net (fo=32, routed)          1.231    23.521    gcm_aes_instance/g0_b0__79_i_5_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g3_b0__79__0/I4
    SLICE_X47Y97         LUT6 (Prop_lut6_I4_O)        0.124    23.645 r  gcm_aes_instance/g3_b0__79__0/O
                         net (fo=1, routed)           0.000    23.645    gcm_aes_instance/g3_b0__79__0_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_30/I1
    SLICE_X47Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    23.862 r  gcm_aes_instance/g0_b0__5_i_30/O
                         net (fo=1, routed)           0.000    23.862    gcm_aes_instance/g0_b0__5_i_30_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_8/I1
    SLICE_X47Y97         MUXF8 (Prop_muxf8_I1_O)      0.094    23.956 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=5, routed)           1.344    25.300    gcm_aes_instance/p_25_in926_in[0]
    SLICE_X54Y95                                                      r  gcm_aes_instance/g0_b0__5_i_1/I1
    SLICE_X54Y95         LUT5 (Prop_lut5_I1_O)        0.316    25.616 r  gcm_aes_instance/g0_b0__5_i_1/O
                         net (fo=32, routed)          1.943    27.560    gcm_aes_instance/g0_b0__5_i_1_n_0
    SLICE_X29Y91                                                      r  gcm_aes_instance/g2_b5__5__0/I0
    SLICE_X29Y91         LUT6 (Prop_lut6_I0_O)        0.124    27.684 r  gcm_aes_instance/g2_b5__5__0/O
                         net (fo=1, routed)           0.936    28.620    gcm_aes_instance/g2_b5__5__0_n_0
    SLICE_X29Y90                                                      r  gcm_aes_instance/g0_b0__6_i_25/I1
    SLICE_X29Y90         LUT6 (Prop_lut6_I1_O)        0.124    28.744 r  gcm_aes_instance/g0_b0__6_i_25/O
                         net (fo=9, routed)           1.126    29.871    gcm_aes_instance/p_42_in985_in[5]
    SLICE_X32Y87                                                      r  gcm_aes_instance/g0_b0__108_i_6/I0
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124    29.995 r  gcm_aes_instance/g0_b0__108_i_6/O
                         net (fo=32, routed)          1.234    31.229    gcm_aes_instance/g0_b0__108_i_6_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g3_b7__108/I5
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124    31.353 r  gcm_aes_instance/g3_b7__108/O
                         net (fo=1, routed)           0.665    32.018    gcm_aes_instance/g3_b7__108_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g0_b0__127_i_7/I0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    32.142 r  gcm_aes_instance/g0_b0__127_i_7/O
                         net (fo=11, routed)          1.305    33.446    gcm_aes_instance/p_25_in1054_in[7]
    SLICE_X47Y79                                                      r  gcm_aes_instance/g0_b0__127_i_8/I2
    SLICE_X47Y79         LUT4 (Prop_lut4_I2_O)        0.124    33.570 r  gcm_aes_instance/g0_b0__127_i_8/O
                         net (fo=1, routed)           0.649    34.219    gcm_aes_instance/g0_b0__127_i_8_n_0
    SLICE_X47Y76                                                      r  gcm_aes_instance/g0_b0__127_i_2/I0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.124    34.343 r  gcm_aes_instance/g0_b0__127_i_2/O
                         net (fo=32, routed)          1.404    35.747    gcm_aes_instance/g0_b0__127_i_2_n_0
    SLICE_X48Y72                                                      r  gcm_aes_instance/g3_b1__127/I1
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.124    35.871 r  gcm_aes_instance/g3_b1__127/O
                         net (fo=1, routed)           0.000    35.871    gcm_aes_instance/g3_b1__127_n_0
    SLICE_X48Y72                                                      r  gcm_aes_instance/g0_b0__129_i_46/I1
    SLICE_X48Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    36.088 r  gcm_aes_instance/g0_b0__129_i_46/O
                         net (fo=2, routed)           0.823    36.911    gcm_aes_instance/g0_b0__129_i_46_n_0
    SLICE_X50Y72                                                      r  gcm_aes_instance/g0_b0__130_i_9/I2
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.299    37.210 r  gcm_aes_instance/g0_b0__130_i_9/O
                         net (fo=1, routed)           0.796    38.006    gcm_aes_instance/g0_b0__130_i_9_n_0
    SLICE_X50Y67                                                      r  gcm_aes_instance/g0_b0__130_i_2/I3
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    38.130 r  gcm_aes_instance/g0_b0__130_i_2/O
                         net (fo=32, routed)          1.335    39.464    gcm_aes_instance/g0_b0__130_i_2_n_0
    SLICE_X47Y60                                                      r  gcm_aes_instance/g0_b0__130/I1
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124    39.588 r  gcm_aes_instance/g0_b0__130/O
                         net (fo=1, routed)           0.541    40.130    gcm_aes_instance/g0_b0__130_n_0
    SLICE_X47Y60                                                      r  gcm_aes_instance/r_s3_cipher_text[55]_i_2/I5
    SLICE_X47Y60         LUT6 (Prop_lut6_I5_O)        0.124    40.254 r  gcm_aes_instance/r_s3_cipher_text[55]_i_2/O
                         net (fo=1, routed)           0.484    40.738    gcm_aes_instance/r_s3_cipher_text[55]_i_2_n_0
    SLICE_X47Y59                                                      r  gcm_aes_instance/r_s3_cipher_text[55]_i_1/I1
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    40.862 r  gcm_aes_instance/r_s3_cipher_text[55]_i_1/O
                         net (fo=1, routed)           0.000    40.862    gcm_aes_instance/r_s3_cipher_text[55]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.436    41.918    gcm_aes_instance/clk
    SLICE_X47Y59         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[55]/C
                         clock pessimism              0.491    42.409    
                         clock uncertainty           -0.106    42.303    
    SLICE_X47Y59         FDRE (Setup_fdre_C_D)        0.029    42.332    gcm_aes_instance/r_s3_cipher_text_reg[55]
  -------------------------------------------------------------------
                         required time                         42.332    
                         arrival time                         -40.862    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_cipher_text_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.766ns  (logic 6.752ns (16.166%)  route 35.014ns (83.834%))
  Logic Levels:           37  (CARRY4=1 LUT2=1 LUT3=1 LUT4=7 LUT5=4 LUT6=19 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 41.923 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.618    -0.894    gcm_aes_instance/clk
    SLICE_X5Y64          FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  gcm_aes_instance/r_s2_cb_reg[127]/Q
                         net (fo=2, routed)           0.499     0.061    gcm_aes_instance/r_s2_cb_reg_n_0_[127]
    SLICE_X4Y63                                                       r  gcm_aes_instance/g0_b0__158_i_7/CYINIT
    SLICE_X4Y63          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     0.659 r  gcm_aes_instance/g0_b0__158_i_7/O[1]
                         net (fo=1, routed)           0.722     1.381    gcm_aes_instance/g0_b0__158_i_7_n_6
    SLICE_X5Y65                                                       r  gcm_aes_instance/g0_b0__158_i_3/I0
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.329     1.710 r  gcm_aes_instance/g0_b0__158_i_3/O
                         net (fo=33, routed)          1.526     3.236    gcm_aes_instance/g0_b0__158_i_3_n_0
    SLICE_X5Y75                                                       r  gcm_aes_instance/g1_b6__158/I2
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.326     3.562 r  gcm_aes_instance/g1_b6__158/O
                         net (fo=2, routed)           0.966     4.529    gcm_aes_instance/g1_b6__158_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__1_i_66/I3
    SLICE_X5Y70          LUT4 (Prop_lut4_I3_O)        0.150     4.679 r  gcm_aes_instance/g0_b0__1_i_66/O
                         net (fo=4, routed)           1.088     5.766    gcm_aes_instance/g0_b0__1_i_66_n_0
    SLICE_X14Y73                                                      r  gcm_aes_instance/g0_b0__35_i_29/I0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.326     6.092 r  gcm_aes_instance/g0_b0__35_i_29/O
                         net (fo=13, routed)          0.913     7.005    gcm_aes_instance/g0_b0__35_i_29_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_77/S
    SLICE_X13Y80         MUXF7 (Prop_muxf7_S_O)       0.296     7.301 r  gcm_aes_instance/g0_b0__35_i_77/O
                         net (fo=1, routed)           0.000     7.301    gcm_aes_instance/g0_b0__35_i_77_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_53/I0
    SLICE_X13Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     7.405 r  gcm_aes_instance/g0_b0__35_i_53/O
                         net (fo=5, routed)           1.588     8.993    gcm_aes_instance/p_28_in677_in[3]
    SLICE_X6Y93                                                       r  gcm_aes_instance/g0_b0__36_i_10/I2
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.316     9.309 r  gcm_aes_instance/g0_b0__36_i_10/O
                         net (fo=1, routed)           0.958    10.267    gcm_aes_instance/g0_b0__36_i_10_n_0
    SLICE_X6Y96                                                       r  gcm_aes_instance/g0_b0__36_i_4/I0
    SLICE_X6Y96          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  gcm_aes_instance/g0_b0__36_i_4/O
                         net (fo=32, routed)          1.238    11.629    gcm_aes_instance/g0_b0__36_i_4_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g3_b5__36__0/I3
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124    11.753 r  gcm_aes_instance/g3_b5__36__0/O
                         net (fo=1, routed)           0.680    12.433    gcm_aes_instance/g3_b5__36__0_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g0_b0__42_i_22/I0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124    12.557 r  gcm_aes_instance/g0_b0__42_i_22/O
                         net (fo=13, routed)          0.992    13.548    gcm_aes_instance/p_9_in703_in[5]
    SLICE_X7Y101                                                      r  gcm_aes_instance/g0_b0__42_i_6/I0
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.124    13.672 r  gcm_aes_instance/g0_b0__42_i_6/O
                         net (fo=32, routed)          1.476    15.149    gcm_aes_instance/g0_b0__42_i_6_n_0
    SLICE_X8Y104                                                      r  gcm_aes_instance/g3_b7__42__0/I5
    SLICE_X8Y104         LUT6 (Prop_lut6_I5_O)        0.124    15.273 r  gcm_aes_instance/g3_b7__42__0/O
                         net (fo=1, routed)           0.845    16.118    gcm_aes_instance/g3_b7__42__0_n_0
    SLICE_X9Y104                                                      r  gcm_aes_instance/g0_b0__54_i_7/I0
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124    16.242 r  gcm_aes_instance/g0_b0__54_i_7/O
                         net (fo=11, routed)          1.050    17.292    gcm_aes_instance/g0_b0__54_i_7_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_11/I2
    SLICE_X7Y108         LUT4 (Prop_lut4_I2_O)        0.124    17.416 r  gcm_aes_instance/g0_b0__55_i_11/O
                         net (fo=1, routed)           0.665    18.081    gcm_aes_instance/g0_b0__55_i_11_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_4/I0
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.124    18.205 r  gcm_aes_instance/g0_b0__55_i_4/O
                         net (fo=32, routed)          0.901    19.106    gcm_aes_instance/g0_b0__55_i_4_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g3_b7__55__0/I3
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    19.230 r  gcm_aes_instance/g3_b7__55__0/O
                         net (fo=1, routed)           0.665    19.895    gcm_aes_instance/g3_b7__55__0_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g0_b0__78_i_7/I5
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.124    20.019 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, routed)          1.715    21.733    gcm_aes_instance/p_18_in847_in[7]
    SLICE_X33Y105                                                     r  gcm_aes_instance/g0_b0__79_i_11/I3
    SLICE_X33Y105        LUT5 (Prop_lut5_I3_O)        0.124    21.857 r  gcm_aes_instance/g0_b0__79_i_11/O
                         net (fo=1, routed)           0.309    22.166    gcm_aes_instance/g0_b0__79_i_11_n_0
    SLICE_X34Y105                                                     r  gcm_aes_instance/g0_b0__79_i_5/I0
    SLICE_X34Y105        LUT3 (Prop_lut3_I0_O)        0.124    22.290 r  gcm_aes_instance/g0_b0__79_i_5/O
                         net (fo=32, routed)          1.231    23.521    gcm_aes_instance/g0_b0__79_i_5_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g3_b0__79__0/I4
    SLICE_X47Y97         LUT6 (Prop_lut6_I4_O)        0.124    23.645 r  gcm_aes_instance/g3_b0__79__0/O
                         net (fo=1, routed)           0.000    23.645    gcm_aes_instance/g3_b0__79__0_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_30/I1
    SLICE_X47Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    23.862 r  gcm_aes_instance/g0_b0__5_i_30/O
                         net (fo=1, routed)           0.000    23.862    gcm_aes_instance/g0_b0__5_i_30_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_8/I1
    SLICE_X47Y97         MUXF8 (Prop_muxf8_I1_O)      0.094    23.956 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=5, routed)           1.344    25.300    gcm_aes_instance/p_25_in926_in[0]
    SLICE_X54Y95                                                      r  gcm_aes_instance/g0_b0__5_i_1/I1
    SLICE_X54Y95         LUT5 (Prop_lut5_I1_O)        0.316    25.616 r  gcm_aes_instance/g0_b0__5_i_1/O
                         net (fo=32, routed)          1.943    27.560    gcm_aes_instance/g0_b0__5_i_1_n_0
    SLICE_X29Y91                                                      r  gcm_aes_instance/g2_b5__5__0/I0
    SLICE_X29Y91         LUT6 (Prop_lut6_I0_O)        0.124    27.684 r  gcm_aes_instance/g2_b5__5__0/O
                         net (fo=1, routed)           0.936    28.620    gcm_aes_instance/g2_b5__5__0_n_0
    SLICE_X29Y90                                                      r  gcm_aes_instance/g0_b0__6_i_25/I1
    SLICE_X29Y90         LUT6 (Prop_lut6_I1_O)        0.124    28.744 r  gcm_aes_instance/g0_b0__6_i_25/O
                         net (fo=9, routed)           1.126    29.871    gcm_aes_instance/p_42_in985_in[5]
    SLICE_X32Y87                                                      r  gcm_aes_instance/g0_b0__108_i_6/I0
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124    29.995 r  gcm_aes_instance/g0_b0__108_i_6/O
                         net (fo=32, routed)          1.234    31.229    gcm_aes_instance/g0_b0__108_i_6_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g3_b7__108/I5
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124    31.353 r  gcm_aes_instance/g3_b7__108/O
                         net (fo=1, routed)           0.665    32.018    gcm_aes_instance/g3_b7__108_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g0_b0__127_i_7/I0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    32.142 r  gcm_aes_instance/g0_b0__127_i_7/O
                         net (fo=11, routed)          1.389    33.530    gcm_aes_instance/p_25_in1054_in[7]
    SLICE_X46Y79                                                      r  gcm_aes_instance/g0_b0__127_i_12/I2
    SLICE_X46Y79         LUT4 (Prop_lut4_I2_O)        0.124    33.654 r  gcm_aes_instance/g0_b0__127_i_12/O
                         net (fo=1, routed)           0.731    34.386    gcm_aes_instance/g0_b0__127_i_12_n_0
    SLICE_X46Y76                                                      r  gcm_aes_instance/g0_b0__127_i_5/I0
    SLICE_X46Y76         LUT4 (Prop_lut4_I0_O)        0.124    34.510 r  gcm_aes_instance/g0_b0__127_i_5/O
                         net (fo=32, routed)          1.237    35.746    gcm_aes_instance/g0_b0__127_i_5_n_0
    SLICE_X49Y70                                                      r  gcm_aes_instance/g3_b7__127/I4
    SLICE_X49Y70         LUT6 (Prop_lut6_I4_O)        0.124    35.870 r  gcm_aes_instance/g3_b7__127/O
                         net (fo=1, routed)           0.682    36.552    gcm_aes_instance/g3_b7__127_n_0
    SLICE_X49Y71                                                      r  gcm_aes_instance/g0_b0__131_i_7/I0
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124    36.676 r  gcm_aes_instance/g0_b0__131_i_7/O
                         net (fo=11, routed)          1.216    37.892    gcm_aes_instance/p_0_in1070_in[7]
    SLICE_X51Y67                                                      r  gcm_aes_instance/g0_b0__131_i_4/I1
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.124    38.016 r  gcm_aes_instance/g0_b0__131_i_4/O
                         net (fo=32, routed)          1.440    39.456    gcm_aes_instance/g0_b0__131_i_4_n_0
    SLICE_X49Y58                                                      r  gcm_aes_instance/g1_b7__131/I3
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124    39.580 r  gcm_aes_instance/g1_b7__131/O
                         net (fo=1, routed)           0.598    40.178    gcm_aes_instance/g1_b7__131_n_0
    SLICE_X50Y58                                                      r  gcm_aes_instance/r_s3_cipher_text[72]_i_2/I0
    SLICE_X50Y58         LUT6 (Prop_lut6_I0_O)        0.124    40.302 r  gcm_aes_instance/r_s3_cipher_text[72]_i_2/O
                         net (fo=1, routed)           0.446    40.748    gcm_aes_instance/r_s3_cipher_text[72]_i_2_n_0
    SLICE_X50Y57                                                      r  gcm_aes_instance/r_s3_cipher_text[72]_i_1/I1
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124    40.872 r  gcm_aes_instance/r_s3_cipher_text[72]_i_1/O
                         net (fo=1, routed)           0.000    40.872    gcm_aes_instance/r_s3_cipher_text[72]_i_1_n_0
    SLICE_X50Y57         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.441    41.923    gcm_aes_instance/clk
    SLICE_X50Y57         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[72]/C
                         clock pessimism              0.491    42.414    
                         clock uncertainty           -0.106    42.308    
    SLICE_X50Y57         FDRE (Setup_fdre_C_D)        0.077    42.385    gcm_aes_instance/r_s3_cipher_text_reg[72]
  -------------------------------------------------------------------
                         required time                         42.385    
                         arrival time                         -40.872    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_cipher_text_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.717ns  (logic 6.752ns (16.185%)  route 34.965ns (83.815%))
  Logic Levels:           37  (CARRY4=1 LUT2=1 LUT3=1 LUT4=7 LUT5=4 LUT6=19 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 41.923 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.618    -0.894    gcm_aes_instance/clk
    SLICE_X5Y64          FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  gcm_aes_instance/r_s2_cb_reg[127]/Q
                         net (fo=2, routed)           0.499     0.061    gcm_aes_instance/r_s2_cb_reg_n_0_[127]
    SLICE_X4Y63                                                       r  gcm_aes_instance/g0_b0__158_i_7/CYINIT
    SLICE_X4Y63          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     0.659 r  gcm_aes_instance/g0_b0__158_i_7/O[1]
                         net (fo=1, routed)           0.722     1.381    gcm_aes_instance/g0_b0__158_i_7_n_6
    SLICE_X5Y65                                                       r  gcm_aes_instance/g0_b0__158_i_3/I0
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.329     1.710 r  gcm_aes_instance/g0_b0__158_i_3/O
                         net (fo=33, routed)          1.526     3.236    gcm_aes_instance/g0_b0__158_i_3_n_0
    SLICE_X5Y75                                                       r  gcm_aes_instance/g1_b6__158/I2
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.326     3.562 r  gcm_aes_instance/g1_b6__158/O
                         net (fo=2, routed)           0.966     4.529    gcm_aes_instance/g1_b6__158_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__1_i_66/I3
    SLICE_X5Y70          LUT4 (Prop_lut4_I3_O)        0.150     4.679 r  gcm_aes_instance/g0_b0__1_i_66/O
                         net (fo=4, routed)           1.088     5.766    gcm_aes_instance/g0_b0__1_i_66_n_0
    SLICE_X14Y73                                                      r  gcm_aes_instance/g0_b0__35_i_29/I0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.326     6.092 r  gcm_aes_instance/g0_b0__35_i_29/O
                         net (fo=13, routed)          0.913     7.005    gcm_aes_instance/g0_b0__35_i_29_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_77/S
    SLICE_X13Y80         MUXF7 (Prop_muxf7_S_O)       0.296     7.301 r  gcm_aes_instance/g0_b0__35_i_77/O
                         net (fo=1, routed)           0.000     7.301    gcm_aes_instance/g0_b0__35_i_77_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_53/I0
    SLICE_X13Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     7.405 r  gcm_aes_instance/g0_b0__35_i_53/O
                         net (fo=5, routed)           1.588     8.993    gcm_aes_instance/p_28_in677_in[3]
    SLICE_X6Y93                                                       r  gcm_aes_instance/g0_b0__36_i_10/I2
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.316     9.309 r  gcm_aes_instance/g0_b0__36_i_10/O
                         net (fo=1, routed)           0.958    10.267    gcm_aes_instance/g0_b0__36_i_10_n_0
    SLICE_X6Y96                                                       r  gcm_aes_instance/g0_b0__36_i_4/I0
    SLICE_X6Y96          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  gcm_aes_instance/g0_b0__36_i_4/O
                         net (fo=32, routed)          1.238    11.629    gcm_aes_instance/g0_b0__36_i_4_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g3_b5__36__0/I3
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124    11.753 r  gcm_aes_instance/g3_b5__36__0/O
                         net (fo=1, routed)           0.680    12.433    gcm_aes_instance/g3_b5__36__0_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g0_b0__42_i_22/I0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124    12.557 r  gcm_aes_instance/g0_b0__42_i_22/O
                         net (fo=13, routed)          0.992    13.548    gcm_aes_instance/p_9_in703_in[5]
    SLICE_X7Y101                                                      r  gcm_aes_instance/g0_b0__42_i_6/I0
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.124    13.672 r  gcm_aes_instance/g0_b0__42_i_6/O
                         net (fo=32, routed)          1.476    15.149    gcm_aes_instance/g0_b0__42_i_6_n_0
    SLICE_X8Y104                                                      r  gcm_aes_instance/g3_b7__42__0/I5
    SLICE_X8Y104         LUT6 (Prop_lut6_I5_O)        0.124    15.273 r  gcm_aes_instance/g3_b7__42__0/O
                         net (fo=1, routed)           0.845    16.118    gcm_aes_instance/g3_b7__42__0_n_0
    SLICE_X9Y104                                                      r  gcm_aes_instance/g0_b0__54_i_7/I0
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124    16.242 r  gcm_aes_instance/g0_b0__54_i_7/O
                         net (fo=11, routed)          1.050    17.292    gcm_aes_instance/g0_b0__54_i_7_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_11/I2
    SLICE_X7Y108         LUT4 (Prop_lut4_I2_O)        0.124    17.416 r  gcm_aes_instance/g0_b0__55_i_11/O
                         net (fo=1, routed)           0.665    18.081    gcm_aes_instance/g0_b0__55_i_11_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_4/I0
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.124    18.205 r  gcm_aes_instance/g0_b0__55_i_4/O
                         net (fo=32, routed)          0.901    19.106    gcm_aes_instance/g0_b0__55_i_4_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g3_b7__55__0/I3
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    19.230 r  gcm_aes_instance/g3_b7__55__0/O
                         net (fo=1, routed)           0.665    19.895    gcm_aes_instance/g3_b7__55__0_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g0_b0__78_i_7/I5
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.124    20.019 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, routed)          1.715    21.733    gcm_aes_instance/p_18_in847_in[7]
    SLICE_X33Y105                                                     r  gcm_aes_instance/g0_b0__79_i_11/I3
    SLICE_X33Y105        LUT5 (Prop_lut5_I3_O)        0.124    21.857 r  gcm_aes_instance/g0_b0__79_i_11/O
                         net (fo=1, routed)           0.309    22.166    gcm_aes_instance/g0_b0__79_i_11_n_0
    SLICE_X34Y105                                                     r  gcm_aes_instance/g0_b0__79_i_5/I0
    SLICE_X34Y105        LUT3 (Prop_lut3_I0_O)        0.124    22.290 r  gcm_aes_instance/g0_b0__79_i_5/O
                         net (fo=32, routed)          1.231    23.521    gcm_aes_instance/g0_b0__79_i_5_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g3_b0__79__0/I4
    SLICE_X47Y97         LUT6 (Prop_lut6_I4_O)        0.124    23.645 r  gcm_aes_instance/g3_b0__79__0/O
                         net (fo=1, routed)           0.000    23.645    gcm_aes_instance/g3_b0__79__0_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_30/I1
    SLICE_X47Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    23.862 r  gcm_aes_instance/g0_b0__5_i_30/O
                         net (fo=1, routed)           0.000    23.862    gcm_aes_instance/g0_b0__5_i_30_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_8/I1
    SLICE_X47Y97         MUXF8 (Prop_muxf8_I1_O)      0.094    23.956 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=5, routed)           1.344    25.300    gcm_aes_instance/p_25_in926_in[0]
    SLICE_X54Y95                                                      r  gcm_aes_instance/g0_b0__5_i_1/I1
    SLICE_X54Y95         LUT5 (Prop_lut5_I1_O)        0.316    25.616 r  gcm_aes_instance/g0_b0__5_i_1/O
                         net (fo=32, routed)          1.943    27.560    gcm_aes_instance/g0_b0__5_i_1_n_0
    SLICE_X29Y91                                                      r  gcm_aes_instance/g2_b5__5__0/I0
    SLICE_X29Y91         LUT6 (Prop_lut6_I0_O)        0.124    27.684 r  gcm_aes_instance/g2_b5__5__0/O
                         net (fo=1, routed)           0.936    28.620    gcm_aes_instance/g2_b5__5__0_n_0
    SLICE_X29Y90                                                      r  gcm_aes_instance/g0_b0__6_i_25/I1
    SLICE_X29Y90         LUT6 (Prop_lut6_I1_O)        0.124    28.744 r  gcm_aes_instance/g0_b0__6_i_25/O
                         net (fo=9, routed)           1.126    29.871    gcm_aes_instance/p_42_in985_in[5]
    SLICE_X32Y87                                                      r  gcm_aes_instance/g0_b0__108_i_6/I0
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124    29.995 r  gcm_aes_instance/g0_b0__108_i_6/O
                         net (fo=32, routed)          1.234    31.229    gcm_aes_instance/g0_b0__108_i_6_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g3_b7__108/I5
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124    31.353 r  gcm_aes_instance/g3_b7__108/O
                         net (fo=1, routed)           0.665    32.018    gcm_aes_instance/g3_b7__108_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g0_b0__127_i_7/I0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    32.142 r  gcm_aes_instance/g0_b0__127_i_7/O
                         net (fo=11, routed)          1.389    33.530    gcm_aes_instance/p_25_in1054_in[7]
    SLICE_X46Y79                                                      r  gcm_aes_instance/g0_b0__127_i_12/I2
    SLICE_X46Y79         LUT4 (Prop_lut4_I2_O)        0.124    33.654 r  gcm_aes_instance/g0_b0__127_i_12/O
                         net (fo=1, routed)           0.731    34.386    gcm_aes_instance/g0_b0__127_i_12_n_0
    SLICE_X46Y76                                                      r  gcm_aes_instance/g0_b0__127_i_5/I0
    SLICE_X46Y76         LUT4 (Prop_lut4_I0_O)        0.124    34.510 r  gcm_aes_instance/g0_b0__127_i_5/O
                         net (fo=32, routed)          1.237    35.746    gcm_aes_instance/g0_b0__127_i_5_n_0
    SLICE_X49Y70                                                      r  gcm_aes_instance/g3_b7__127/I4
    SLICE_X49Y70         LUT6 (Prop_lut6_I4_O)        0.124    35.870 r  gcm_aes_instance/g3_b7__127/O
                         net (fo=1, routed)           0.682    36.552    gcm_aes_instance/g3_b7__127_n_0
    SLICE_X49Y71                                                      r  gcm_aes_instance/g0_b0__131_i_7/I0
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124    36.676 r  gcm_aes_instance/g0_b0__131_i_7/O
                         net (fo=11, routed)          1.216    37.892    gcm_aes_instance/p_0_in1070_in[7]
    SLICE_X51Y67                                                      r  gcm_aes_instance/g0_b0__131_i_4/I1
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.124    38.016 r  gcm_aes_instance/g0_b0__131_i_4/O
                         net (fo=32, routed)          1.112    39.128    gcm_aes_instance/g0_b0__131_i_4_n_0
    SLICE_X50Y59                                                      r  gcm_aes_instance/g1_b1__131/I3
    SLICE_X50Y59         LUT6 (Prop_lut6_I3_O)        0.124    39.252 r  gcm_aes_instance/g1_b1__131/O
                         net (fo=1, routed)           0.689    39.941    gcm_aes_instance/g1_b1__131_n_0
    SLICE_X50Y59                                                      r  gcm_aes_instance/r_s3_cipher_text[78]_i_2/I0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124    40.065 r  gcm_aes_instance/r_s3_cipher_text[78]_i_2/O
                         net (fo=1, routed)           0.634    40.699    gcm_aes_instance/r_s3_cipher_text[78]_i_2_n_0
    SLICE_X48Y56                                                      r  gcm_aes_instance/r_s3_cipher_text[78]_i_1/I1
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124    40.823 r  gcm_aes_instance/r_s3_cipher_text[78]_i_1/O
                         net (fo=1, routed)           0.000    40.823    gcm_aes_instance/w_s2_cipher_text[78]
    SLICE_X48Y56         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.441    41.923    gcm_aes_instance/clk
    SLICE_X48Y56         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[78]/C
                         clock pessimism              0.491    42.414    
                         clock uncertainty           -0.106    42.308    
    SLICE_X48Y56         FDRE (Setup_fdre_C_D)        0.029    42.337    gcm_aes_instance/r_s3_cipher_text_reg[78]
  -------------------------------------------------------------------
                         required time                         42.337    
                         arrival time                         -40.823    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_cipher_text_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.709ns  (logic 6.752ns (16.188%)  route 34.957ns (83.812%))
  Logic Levels:           37  (CARRY4=1 LUT2=1 LUT3=1 LUT4=7 LUT5=4 LUT6=19 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 41.918 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.618    -0.894    gcm_aes_instance/clk
    SLICE_X5Y64          FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  gcm_aes_instance/r_s2_cb_reg[127]/Q
                         net (fo=2, routed)           0.499     0.061    gcm_aes_instance/r_s2_cb_reg_n_0_[127]
    SLICE_X4Y63                                                       r  gcm_aes_instance/g0_b0__158_i_7/CYINIT
    SLICE_X4Y63          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     0.659 r  gcm_aes_instance/g0_b0__158_i_7/O[1]
                         net (fo=1, routed)           0.722     1.381    gcm_aes_instance/g0_b0__158_i_7_n_6
    SLICE_X5Y65                                                       r  gcm_aes_instance/g0_b0__158_i_3/I0
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.329     1.710 r  gcm_aes_instance/g0_b0__158_i_3/O
                         net (fo=33, routed)          1.526     3.236    gcm_aes_instance/g0_b0__158_i_3_n_0
    SLICE_X5Y75                                                       r  gcm_aes_instance/g1_b6__158/I2
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.326     3.562 r  gcm_aes_instance/g1_b6__158/O
                         net (fo=2, routed)           0.966     4.529    gcm_aes_instance/g1_b6__158_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__1_i_66/I3
    SLICE_X5Y70          LUT4 (Prop_lut4_I3_O)        0.150     4.679 r  gcm_aes_instance/g0_b0__1_i_66/O
                         net (fo=4, routed)           1.088     5.766    gcm_aes_instance/g0_b0__1_i_66_n_0
    SLICE_X14Y73                                                      r  gcm_aes_instance/g0_b0__35_i_29/I0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.326     6.092 r  gcm_aes_instance/g0_b0__35_i_29/O
                         net (fo=13, routed)          0.913     7.005    gcm_aes_instance/g0_b0__35_i_29_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_77/S
    SLICE_X13Y80         MUXF7 (Prop_muxf7_S_O)       0.296     7.301 r  gcm_aes_instance/g0_b0__35_i_77/O
                         net (fo=1, routed)           0.000     7.301    gcm_aes_instance/g0_b0__35_i_77_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_53/I0
    SLICE_X13Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     7.405 r  gcm_aes_instance/g0_b0__35_i_53/O
                         net (fo=5, routed)           1.588     8.993    gcm_aes_instance/p_28_in677_in[3]
    SLICE_X6Y93                                                       r  gcm_aes_instance/g0_b0__36_i_10/I2
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.316     9.309 r  gcm_aes_instance/g0_b0__36_i_10/O
                         net (fo=1, routed)           0.958    10.267    gcm_aes_instance/g0_b0__36_i_10_n_0
    SLICE_X6Y96                                                       r  gcm_aes_instance/g0_b0__36_i_4/I0
    SLICE_X6Y96          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  gcm_aes_instance/g0_b0__36_i_4/O
                         net (fo=32, routed)          1.238    11.629    gcm_aes_instance/g0_b0__36_i_4_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g3_b5__36__0/I3
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124    11.753 r  gcm_aes_instance/g3_b5__36__0/O
                         net (fo=1, routed)           0.680    12.433    gcm_aes_instance/g3_b5__36__0_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g0_b0__42_i_22/I0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124    12.557 r  gcm_aes_instance/g0_b0__42_i_22/O
                         net (fo=13, routed)          0.992    13.548    gcm_aes_instance/p_9_in703_in[5]
    SLICE_X7Y101                                                      r  gcm_aes_instance/g0_b0__42_i_6/I0
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.124    13.672 r  gcm_aes_instance/g0_b0__42_i_6/O
                         net (fo=32, routed)          1.476    15.149    gcm_aes_instance/g0_b0__42_i_6_n_0
    SLICE_X8Y104                                                      r  gcm_aes_instance/g3_b7__42__0/I5
    SLICE_X8Y104         LUT6 (Prop_lut6_I5_O)        0.124    15.273 r  gcm_aes_instance/g3_b7__42__0/O
                         net (fo=1, routed)           0.845    16.118    gcm_aes_instance/g3_b7__42__0_n_0
    SLICE_X9Y104                                                      r  gcm_aes_instance/g0_b0__54_i_7/I0
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124    16.242 r  gcm_aes_instance/g0_b0__54_i_7/O
                         net (fo=11, routed)          1.050    17.292    gcm_aes_instance/g0_b0__54_i_7_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_11/I2
    SLICE_X7Y108         LUT4 (Prop_lut4_I2_O)        0.124    17.416 r  gcm_aes_instance/g0_b0__55_i_11/O
                         net (fo=1, routed)           0.665    18.081    gcm_aes_instance/g0_b0__55_i_11_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_4/I0
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.124    18.205 r  gcm_aes_instance/g0_b0__55_i_4/O
                         net (fo=32, routed)          0.901    19.106    gcm_aes_instance/g0_b0__55_i_4_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g3_b7__55__0/I3
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    19.230 r  gcm_aes_instance/g3_b7__55__0/O
                         net (fo=1, routed)           0.665    19.895    gcm_aes_instance/g3_b7__55__0_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g0_b0__78_i_7/I5
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.124    20.019 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, routed)          1.715    21.733    gcm_aes_instance/p_18_in847_in[7]
    SLICE_X33Y105                                                     r  gcm_aes_instance/g0_b0__79_i_11/I3
    SLICE_X33Y105        LUT5 (Prop_lut5_I3_O)        0.124    21.857 r  gcm_aes_instance/g0_b0__79_i_11/O
                         net (fo=1, routed)           0.309    22.166    gcm_aes_instance/g0_b0__79_i_11_n_0
    SLICE_X34Y105                                                     r  gcm_aes_instance/g0_b0__79_i_5/I0
    SLICE_X34Y105        LUT3 (Prop_lut3_I0_O)        0.124    22.290 r  gcm_aes_instance/g0_b0__79_i_5/O
                         net (fo=32, routed)          1.231    23.521    gcm_aes_instance/g0_b0__79_i_5_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g3_b0__79__0/I4
    SLICE_X47Y97         LUT6 (Prop_lut6_I4_O)        0.124    23.645 r  gcm_aes_instance/g3_b0__79__0/O
                         net (fo=1, routed)           0.000    23.645    gcm_aes_instance/g3_b0__79__0_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_30/I1
    SLICE_X47Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    23.862 r  gcm_aes_instance/g0_b0__5_i_30/O
                         net (fo=1, routed)           0.000    23.862    gcm_aes_instance/g0_b0__5_i_30_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_8/I1
    SLICE_X47Y97         MUXF8 (Prop_muxf8_I1_O)      0.094    23.956 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=5, routed)           1.344    25.300    gcm_aes_instance/p_25_in926_in[0]
    SLICE_X54Y95                                                      r  gcm_aes_instance/g0_b0__5_i_1/I1
    SLICE_X54Y95         LUT5 (Prop_lut5_I1_O)        0.316    25.616 r  gcm_aes_instance/g0_b0__5_i_1/O
                         net (fo=32, routed)          1.943    27.560    gcm_aes_instance/g0_b0__5_i_1_n_0
    SLICE_X29Y91                                                      r  gcm_aes_instance/g2_b5__5__0/I0
    SLICE_X29Y91         LUT6 (Prop_lut6_I0_O)        0.124    27.684 r  gcm_aes_instance/g2_b5__5__0/O
                         net (fo=1, routed)           0.936    28.620    gcm_aes_instance/g2_b5__5__0_n_0
    SLICE_X29Y90                                                      r  gcm_aes_instance/g0_b0__6_i_25/I1
    SLICE_X29Y90         LUT6 (Prop_lut6_I1_O)        0.124    28.744 r  gcm_aes_instance/g0_b0__6_i_25/O
                         net (fo=9, routed)           1.126    29.871    gcm_aes_instance/p_42_in985_in[5]
    SLICE_X32Y87                                                      r  gcm_aes_instance/g0_b0__108_i_6/I0
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124    29.995 r  gcm_aes_instance/g0_b0__108_i_6/O
                         net (fo=32, routed)          1.234    31.229    gcm_aes_instance/g0_b0__108_i_6_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g3_b7__108/I5
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124    31.353 r  gcm_aes_instance/g3_b7__108/O
                         net (fo=1, routed)           0.665    32.018    gcm_aes_instance/g3_b7__108_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g0_b0__127_i_7/I0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    32.142 r  gcm_aes_instance/g0_b0__127_i_7/O
                         net (fo=11, routed)          1.389    33.530    gcm_aes_instance/p_25_in1054_in[7]
    SLICE_X46Y79                                                      r  gcm_aes_instance/g0_b0__127_i_12/I2
    SLICE_X46Y79         LUT4 (Prop_lut4_I2_O)        0.124    33.654 r  gcm_aes_instance/g0_b0__127_i_12/O
                         net (fo=1, routed)           0.731    34.386    gcm_aes_instance/g0_b0__127_i_12_n_0
    SLICE_X46Y76                                                      r  gcm_aes_instance/g0_b0__127_i_5/I0
    SLICE_X46Y76         LUT4 (Prop_lut4_I0_O)        0.124    34.510 r  gcm_aes_instance/g0_b0__127_i_5/O
                         net (fo=32, routed)          1.237    35.746    gcm_aes_instance/g0_b0__127_i_5_n_0
    SLICE_X49Y70                                                      r  gcm_aes_instance/g3_b7__127/I4
    SLICE_X49Y70         LUT6 (Prop_lut6_I4_O)        0.124    35.870 r  gcm_aes_instance/g3_b7__127/O
                         net (fo=1, routed)           0.682    36.552    gcm_aes_instance/g3_b7__127_n_0
    SLICE_X49Y71                                                      r  gcm_aes_instance/g0_b0__131_i_7/I0
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124    36.676 r  gcm_aes_instance/g0_b0__131_i_7/O
                         net (fo=11, routed)          1.091    37.767    gcm_aes_instance/p_0_in1070_in[7]
    SLICE_X50Y66                                                      r  gcm_aes_instance/g0_b0__132_i_2/I1
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    37.891 r  gcm_aes_instance/g0_b0__132_i_2/O
                         net (fo=32, routed)          1.335    39.226    gcm_aes_instance/g0_b0__132_i_2_n_0
    SLICE_X47Y66                                                      r  gcm_aes_instance/g0_b0__132/I1
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.124    39.350 r  gcm_aes_instance/g0_b0__132/O
                         net (fo=1, routed)           0.541    39.891    gcm_aes_instance/g0_b0__132_n_0
    SLICE_X47Y66                                                      r  gcm_aes_instance/r_s3_cipher_text[103]_i_2/I5
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    40.015 r  gcm_aes_instance/r_s3_cipher_text[103]_i_2/O
                         net (fo=1, routed)           0.676    40.691    gcm_aes_instance/r_s3_cipher_text[103]_i_2_n_0
    SLICE_X48Y64                                                      r  gcm_aes_instance/r_s3_cipher_text[103]_i_1/I1
    SLICE_X48Y64         LUT6 (Prop_lut6_I1_O)        0.124    40.815 r  gcm_aes_instance/r_s3_cipher_text[103]_i_1/O
                         net (fo=1, routed)           0.000    40.815    gcm_aes_instance/r_s3_cipher_text[103]_i_1_n_0
    SLICE_X48Y64         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.436    41.918    gcm_aes_instance/clk
    SLICE_X48Y64         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[103]/C
                         clock pessimism              0.491    42.409    
                         clock uncertainty           -0.106    42.303    
    SLICE_X48Y64         FDRE (Setup_fdre_C_D)        0.029    42.332    gcm_aes_instance/r_s3_cipher_text_reg[103]
  -------------------------------------------------------------------
                         required time                         42.332    
                         arrival time                         -40.815    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_cipher_text_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.696ns  (logic 7.144ns (17.133%)  route 34.552ns (82.867%))
  Logic Levels:           38  (CARRY4=1 LUT2=1 LUT3=1 LUT4=7 LUT5=4 LUT6=19 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 41.921 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.618    -0.894    gcm_aes_instance/clk
    SLICE_X5Y64          FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  gcm_aes_instance/r_s2_cb_reg[127]/Q
                         net (fo=2, routed)           0.499     0.061    gcm_aes_instance/r_s2_cb_reg_n_0_[127]
    SLICE_X4Y63                                                       r  gcm_aes_instance/g0_b0__158_i_7/CYINIT
    SLICE_X4Y63          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     0.659 r  gcm_aes_instance/g0_b0__158_i_7/O[1]
                         net (fo=1, routed)           0.722     1.381    gcm_aes_instance/g0_b0__158_i_7_n_6
    SLICE_X5Y65                                                       r  gcm_aes_instance/g0_b0__158_i_3/I0
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.329     1.710 r  gcm_aes_instance/g0_b0__158_i_3/O
                         net (fo=33, routed)          1.526     3.236    gcm_aes_instance/g0_b0__158_i_3_n_0
    SLICE_X5Y75                                                       r  gcm_aes_instance/g1_b6__158/I2
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.326     3.562 r  gcm_aes_instance/g1_b6__158/O
                         net (fo=2, routed)           0.966     4.529    gcm_aes_instance/g1_b6__158_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__1_i_66/I3
    SLICE_X5Y70          LUT4 (Prop_lut4_I3_O)        0.150     4.679 r  gcm_aes_instance/g0_b0__1_i_66/O
                         net (fo=4, routed)           1.088     5.766    gcm_aes_instance/g0_b0__1_i_66_n_0
    SLICE_X14Y73                                                      r  gcm_aes_instance/g0_b0__35_i_29/I0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.326     6.092 r  gcm_aes_instance/g0_b0__35_i_29/O
                         net (fo=13, routed)          0.913     7.005    gcm_aes_instance/g0_b0__35_i_29_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_77/S
    SLICE_X13Y80         MUXF7 (Prop_muxf7_S_O)       0.296     7.301 r  gcm_aes_instance/g0_b0__35_i_77/O
                         net (fo=1, routed)           0.000     7.301    gcm_aes_instance/g0_b0__35_i_77_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_53/I0
    SLICE_X13Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     7.405 r  gcm_aes_instance/g0_b0__35_i_53/O
                         net (fo=5, routed)           1.588     8.993    gcm_aes_instance/p_28_in677_in[3]
    SLICE_X6Y93                                                       r  gcm_aes_instance/g0_b0__36_i_10/I2
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.316     9.309 r  gcm_aes_instance/g0_b0__36_i_10/O
                         net (fo=1, routed)           0.958    10.267    gcm_aes_instance/g0_b0__36_i_10_n_0
    SLICE_X6Y96                                                       r  gcm_aes_instance/g0_b0__36_i_4/I0
    SLICE_X6Y96          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  gcm_aes_instance/g0_b0__36_i_4/O
                         net (fo=32, routed)          1.238    11.629    gcm_aes_instance/g0_b0__36_i_4_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g3_b5__36__0/I3
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124    11.753 r  gcm_aes_instance/g3_b5__36__0/O
                         net (fo=1, routed)           0.680    12.433    gcm_aes_instance/g3_b5__36__0_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g0_b0__42_i_22/I0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124    12.557 r  gcm_aes_instance/g0_b0__42_i_22/O
                         net (fo=13, routed)          0.992    13.548    gcm_aes_instance/p_9_in703_in[5]
    SLICE_X7Y101                                                      r  gcm_aes_instance/g0_b0__42_i_6/I0
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.124    13.672 r  gcm_aes_instance/g0_b0__42_i_6/O
                         net (fo=32, routed)          1.476    15.149    gcm_aes_instance/g0_b0__42_i_6_n_0
    SLICE_X8Y104                                                      r  gcm_aes_instance/g3_b7__42__0/I5
    SLICE_X8Y104         LUT6 (Prop_lut6_I5_O)        0.124    15.273 r  gcm_aes_instance/g3_b7__42__0/O
                         net (fo=1, routed)           0.845    16.118    gcm_aes_instance/g3_b7__42__0_n_0
    SLICE_X9Y104                                                      r  gcm_aes_instance/g0_b0__54_i_7/I0
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124    16.242 r  gcm_aes_instance/g0_b0__54_i_7/O
                         net (fo=11, routed)          1.050    17.292    gcm_aes_instance/g0_b0__54_i_7_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_11/I2
    SLICE_X7Y108         LUT4 (Prop_lut4_I2_O)        0.124    17.416 r  gcm_aes_instance/g0_b0__55_i_11/O
                         net (fo=1, routed)           0.665    18.081    gcm_aes_instance/g0_b0__55_i_11_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_4/I0
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.124    18.205 r  gcm_aes_instance/g0_b0__55_i_4/O
                         net (fo=32, routed)          0.901    19.106    gcm_aes_instance/g0_b0__55_i_4_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g3_b7__55__0/I3
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    19.230 r  gcm_aes_instance/g3_b7__55__0/O
                         net (fo=1, routed)           0.665    19.895    gcm_aes_instance/g3_b7__55__0_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g0_b0__78_i_7/I5
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.124    20.019 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, routed)          1.715    21.733    gcm_aes_instance/p_18_in847_in[7]
    SLICE_X33Y105                                                     r  gcm_aes_instance/g0_b0__79_i_11/I3
    SLICE_X33Y105        LUT5 (Prop_lut5_I3_O)        0.124    21.857 r  gcm_aes_instance/g0_b0__79_i_11/O
                         net (fo=1, routed)           0.309    22.166    gcm_aes_instance/g0_b0__79_i_11_n_0
    SLICE_X34Y105                                                     r  gcm_aes_instance/g0_b0__79_i_5/I0
    SLICE_X34Y105        LUT3 (Prop_lut3_I0_O)        0.124    22.290 r  gcm_aes_instance/g0_b0__79_i_5/O
                         net (fo=32, routed)          1.231    23.521    gcm_aes_instance/g0_b0__79_i_5_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g3_b0__79__0/I4
    SLICE_X47Y97         LUT6 (Prop_lut6_I4_O)        0.124    23.645 r  gcm_aes_instance/g3_b0__79__0/O
                         net (fo=1, routed)           0.000    23.645    gcm_aes_instance/g3_b0__79__0_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_30/I1
    SLICE_X47Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    23.862 r  gcm_aes_instance/g0_b0__5_i_30/O
                         net (fo=1, routed)           0.000    23.862    gcm_aes_instance/g0_b0__5_i_30_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_8/I1
    SLICE_X47Y97         MUXF8 (Prop_muxf8_I1_O)      0.094    23.956 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=5, routed)           1.344    25.300    gcm_aes_instance/p_25_in926_in[0]
    SLICE_X54Y95                                                      r  gcm_aes_instance/g0_b0__5_i_1/I1
    SLICE_X54Y95         LUT5 (Prop_lut5_I1_O)        0.316    25.616 r  gcm_aes_instance/g0_b0__5_i_1/O
                         net (fo=32, routed)          1.943    27.560    gcm_aes_instance/g0_b0__5_i_1_n_0
    SLICE_X29Y91                                                      r  gcm_aes_instance/g2_b5__5__0/I0
    SLICE_X29Y91         LUT6 (Prop_lut6_I0_O)        0.124    27.684 r  gcm_aes_instance/g2_b5__5__0/O
                         net (fo=1, routed)           0.936    28.620    gcm_aes_instance/g2_b5__5__0_n_0
    SLICE_X29Y90                                                      r  gcm_aes_instance/g0_b0__6_i_25/I1
    SLICE_X29Y90         LUT6 (Prop_lut6_I1_O)        0.124    28.744 r  gcm_aes_instance/g0_b0__6_i_25/O
                         net (fo=9, routed)           1.126    29.871    gcm_aes_instance/p_42_in985_in[5]
    SLICE_X32Y87                                                      r  gcm_aes_instance/g0_b0__108_i_6/I0
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124    29.995 r  gcm_aes_instance/g0_b0__108_i_6/O
                         net (fo=32, routed)          1.234    31.229    gcm_aes_instance/g0_b0__108_i_6_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g3_b7__108/I5
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124    31.353 r  gcm_aes_instance/g3_b7__108/O
                         net (fo=1, routed)           0.665    32.018    gcm_aes_instance/g3_b7__108_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g0_b0__127_i_7/I0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    32.142 r  gcm_aes_instance/g0_b0__127_i_7/O
                         net (fo=11, routed)          1.305    33.446    gcm_aes_instance/p_25_in1054_in[7]
    SLICE_X47Y79                                                      r  gcm_aes_instance/g0_b0__127_i_8/I2
    SLICE_X47Y79         LUT4 (Prop_lut4_I2_O)        0.124    33.570 r  gcm_aes_instance/g0_b0__127_i_8/O
                         net (fo=1, routed)           0.649    34.219    gcm_aes_instance/g0_b0__127_i_8_n_0
    SLICE_X47Y76                                                      r  gcm_aes_instance/g0_b0__127_i_2/I0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.124    34.343 r  gcm_aes_instance/g0_b0__127_i_2/O
                         net (fo=32, routed)          1.404    35.747    gcm_aes_instance/g0_b0__127_i_2_n_0
    SLICE_X48Y72                                                      r  gcm_aes_instance/g3_b1__127/I1
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.124    35.871 r  gcm_aes_instance/g3_b1__127/O
                         net (fo=1, routed)           0.000    35.871    gcm_aes_instance/g3_b1__127_n_0
    SLICE_X48Y72                                                      r  gcm_aes_instance/g0_b0__129_i_46/I1
    SLICE_X48Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    36.088 r  gcm_aes_instance/g0_b0__129_i_46/O
                         net (fo=2, routed)           0.823    36.911    gcm_aes_instance/g0_b0__129_i_46_n_0
    SLICE_X50Y72                                                      r  gcm_aes_instance/g0_b0__130_i_9/I2
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.299    37.210 r  gcm_aes_instance/g0_b0__130_i_9/O
                         net (fo=1, routed)           0.796    38.006    gcm_aes_instance/g0_b0__130_i_9_n_0
    SLICE_X50Y67                                                      r  gcm_aes_instance/g0_b0__130_i_2/I3
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    38.130 r  gcm_aes_instance/g0_b0__130_i_2/O
                         net (fo=32, routed)          1.233    39.363    gcm_aes_instance/g0_b0__130_i_2_n_0
    SLICE_X48Y60                                                      r  gcm_aes_instance/g1_b5__130/I1
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.124    39.487 r  gcm_aes_instance/g1_b5__130/O
                         net (fo=1, routed)           0.433    39.920    gcm_aes_instance/g1_b5__130_n_0
    SLICE_X48Y60                                                      r  gcm_aes_instance/r_s3_cipher_text[50]_i_2/I0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.124    40.044 r  gcm_aes_instance/r_s3_cipher_text[50]_i_2/O
                         net (fo=1, routed)           0.634    40.678    gcm_aes_instance/r_s3_cipher_text[50]_i_2_n_0
    SLICE_X49Y59                                                      r  gcm_aes_instance/r_s3_cipher_text[50]_i_1/I1
    SLICE_X49Y59         LUT6 (Prop_lut6_I1_O)        0.124    40.802 r  gcm_aes_instance/r_s3_cipher_text[50]_i_1/O
                         net (fo=1, routed)           0.000    40.802    gcm_aes_instance/r_s3_cipher_text[50]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.439    41.921    gcm_aes_instance/clk
    SLICE_X49Y59         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[50]/C
                         clock pessimism              0.491    42.412    
                         clock uncertainty           -0.106    42.306    
    SLICE_X49Y59         FDRE (Setup_fdre_C_D)        0.029    42.335    gcm_aes_instance/r_s3_cipher_text_reg[50]
  -------------------------------------------------------------------
                         required time                         42.335    
                         arrival time                         -40.802    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_cipher_text_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.740ns  (logic 6.752ns (16.177%)  route 34.988ns (83.823%))
  Logic Levels:           37  (CARRY4=1 LUT2=1 LUT3=1 LUT4=7 LUT5=4 LUT6=19 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 41.924 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.618    -0.894    gcm_aes_instance/clk
    SLICE_X5Y64          FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  gcm_aes_instance/r_s2_cb_reg[127]/Q
                         net (fo=2, routed)           0.499     0.061    gcm_aes_instance/r_s2_cb_reg_n_0_[127]
    SLICE_X4Y63                                                       r  gcm_aes_instance/g0_b0__158_i_7/CYINIT
    SLICE_X4Y63          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     0.659 r  gcm_aes_instance/g0_b0__158_i_7/O[1]
                         net (fo=1, routed)           0.722     1.381    gcm_aes_instance/g0_b0__158_i_7_n_6
    SLICE_X5Y65                                                       r  gcm_aes_instance/g0_b0__158_i_3/I0
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.329     1.710 r  gcm_aes_instance/g0_b0__158_i_3/O
                         net (fo=33, routed)          1.526     3.236    gcm_aes_instance/g0_b0__158_i_3_n_0
    SLICE_X5Y75                                                       r  gcm_aes_instance/g1_b6__158/I2
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.326     3.562 r  gcm_aes_instance/g1_b6__158/O
                         net (fo=2, routed)           0.966     4.529    gcm_aes_instance/g1_b6__158_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__1_i_66/I3
    SLICE_X5Y70          LUT4 (Prop_lut4_I3_O)        0.150     4.679 r  gcm_aes_instance/g0_b0__1_i_66/O
                         net (fo=4, routed)           1.088     5.766    gcm_aes_instance/g0_b0__1_i_66_n_0
    SLICE_X14Y73                                                      r  gcm_aes_instance/g0_b0__35_i_29/I0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.326     6.092 r  gcm_aes_instance/g0_b0__35_i_29/O
                         net (fo=13, routed)          0.913     7.005    gcm_aes_instance/g0_b0__35_i_29_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_77/S
    SLICE_X13Y80         MUXF7 (Prop_muxf7_S_O)       0.296     7.301 r  gcm_aes_instance/g0_b0__35_i_77/O
                         net (fo=1, routed)           0.000     7.301    gcm_aes_instance/g0_b0__35_i_77_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_53/I0
    SLICE_X13Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     7.405 r  gcm_aes_instance/g0_b0__35_i_53/O
                         net (fo=5, routed)           1.588     8.993    gcm_aes_instance/p_28_in677_in[3]
    SLICE_X6Y93                                                       r  gcm_aes_instance/g0_b0__36_i_10/I2
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.316     9.309 r  gcm_aes_instance/g0_b0__36_i_10/O
                         net (fo=1, routed)           0.958    10.267    gcm_aes_instance/g0_b0__36_i_10_n_0
    SLICE_X6Y96                                                       r  gcm_aes_instance/g0_b0__36_i_4/I0
    SLICE_X6Y96          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  gcm_aes_instance/g0_b0__36_i_4/O
                         net (fo=32, routed)          1.238    11.629    gcm_aes_instance/g0_b0__36_i_4_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g3_b5__36__0/I3
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124    11.753 r  gcm_aes_instance/g3_b5__36__0/O
                         net (fo=1, routed)           0.680    12.433    gcm_aes_instance/g3_b5__36__0_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g0_b0__42_i_22/I0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124    12.557 r  gcm_aes_instance/g0_b0__42_i_22/O
                         net (fo=13, routed)          0.992    13.548    gcm_aes_instance/p_9_in703_in[5]
    SLICE_X7Y101                                                      r  gcm_aes_instance/g0_b0__42_i_6/I0
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.124    13.672 r  gcm_aes_instance/g0_b0__42_i_6/O
                         net (fo=32, routed)          1.476    15.149    gcm_aes_instance/g0_b0__42_i_6_n_0
    SLICE_X8Y104                                                      r  gcm_aes_instance/g3_b7__42__0/I5
    SLICE_X8Y104         LUT6 (Prop_lut6_I5_O)        0.124    15.273 r  gcm_aes_instance/g3_b7__42__0/O
                         net (fo=1, routed)           0.845    16.118    gcm_aes_instance/g3_b7__42__0_n_0
    SLICE_X9Y104                                                      r  gcm_aes_instance/g0_b0__54_i_7/I0
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124    16.242 r  gcm_aes_instance/g0_b0__54_i_7/O
                         net (fo=11, routed)          1.050    17.292    gcm_aes_instance/g0_b0__54_i_7_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_11/I2
    SLICE_X7Y108         LUT4 (Prop_lut4_I2_O)        0.124    17.416 r  gcm_aes_instance/g0_b0__55_i_11/O
                         net (fo=1, routed)           0.665    18.081    gcm_aes_instance/g0_b0__55_i_11_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_4/I0
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.124    18.205 r  gcm_aes_instance/g0_b0__55_i_4/O
                         net (fo=32, routed)          0.901    19.106    gcm_aes_instance/g0_b0__55_i_4_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g3_b7__55__0/I3
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    19.230 r  gcm_aes_instance/g3_b7__55__0/O
                         net (fo=1, routed)           0.665    19.895    gcm_aes_instance/g3_b7__55__0_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g0_b0__78_i_7/I5
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.124    20.019 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, routed)          1.715    21.733    gcm_aes_instance/p_18_in847_in[7]
    SLICE_X33Y105                                                     r  gcm_aes_instance/g0_b0__79_i_11/I3
    SLICE_X33Y105        LUT5 (Prop_lut5_I3_O)        0.124    21.857 r  gcm_aes_instance/g0_b0__79_i_11/O
                         net (fo=1, routed)           0.309    22.166    gcm_aes_instance/g0_b0__79_i_11_n_0
    SLICE_X34Y105                                                     r  gcm_aes_instance/g0_b0__79_i_5/I0
    SLICE_X34Y105        LUT3 (Prop_lut3_I0_O)        0.124    22.290 r  gcm_aes_instance/g0_b0__79_i_5/O
                         net (fo=32, routed)          1.231    23.521    gcm_aes_instance/g0_b0__79_i_5_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g3_b0__79__0/I4
    SLICE_X47Y97         LUT6 (Prop_lut6_I4_O)        0.124    23.645 r  gcm_aes_instance/g3_b0__79__0/O
                         net (fo=1, routed)           0.000    23.645    gcm_aes_instance/g3_b0__79__0_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_30/I1
    SLICE_X47Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    23.862 r  gcm_aes_instance/g0_b0__5_i_30/O
                         net (fo=1, routed)           0.000    23.862    gcm_aes_instance/g0_b0__5_i_30_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_8/I1
    SLICE_X47Y97         MUXF8 (Prop_muxf8_I1_O)      0.094    23.956 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=5, routed)           1.344    25.300    gcm_aes_instance/p_25_in926_in[0]
    SLICE_X54Y95                                                      r  gcm_aes_instance/g0_b0__5_i_1/I1
    SLICE_X54Y95         LUT5 (Prop_lut5_I1_O)        0.316    25.616 r  gcm_aes_instance/g0_b0__5_i_1/O
                         net (fo=32, routed)          1.943    27.560    gcm_aes_instance/g0_b0__5_i_1_n_0
    SLICE_X29Y91                                                      r  gcm_aes_instance/g2_b5__5__0/I0
    SLICE_X29Y91         LUT6 (Prop_lut6_I0_O)        0.124    27.684 r  gcm_aes_instance/g2_b5__5__0/O
                         net (fo=1, routed)           0.936    28.620    gcm_aes_instance/g2_b5__5__0_n_0
    SLICE_X29Y90                                                      r  gcm_aes_instance/g0_b0__6_i_25/I1
    SLICE_X29Y90         LUT6 (Prop_lut6_I1_O)        0.124    28.744 r  gcm_aes_instance/g0_b0__6_i_25/O
                         net (fo=9, routed)           1.126    29.871    gcm_aes_instance/p_42_in985_in[5]
    SLICE_X32Y87                                                      r  gcm_aes_instance/g0_b0__108_i_6/I0
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124    29.995 r  gcm_aes_instance/g0_b0__108_i_6/O
                         net (fo=32, routed)          1.234    31.229    gcm_aes_instance/g0_b0__108_i_6_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g3_b7__108/I5
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124    31.353 r  gcm_aes_instance/g3_b7__108/O
                         net (fo=1, routed)           0.665    32.018    gcm_aes_instance/g3_b7__108_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g0_b0__127_i_7/I0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    32.142 r  gcm_aes_instance/g0_b0__127_i_7/O
                         net (fo=11, routed)          1.389    33.530    gcm_aes_instance/p_25_in1054_in[7]
    SLICE_X46Y79                                                      r  gcm_aes_instance/g0_b0__127_i_12/I2
    SLICE_X46Y79         LUT4 (Prop_lut4_I2_O)        0.124    33.654 r  gcm_aes_instance/g0_b0__127_i_12/O
                         net (fo=1, routed)           0.731    34.386    gcm_aes_instance/g0_b0__127_i_12_n_0
    SLICE_X46Y76                                                      r  gcm_aes_instance/g0_b0__127_i_5/I0
    SLICE_X46Y76         LUT4 (Prop_lut4_I0_O)        0.124    34.510 r  gcm_aes_instance/g0_b0__127_i_5/O
                         net (fo=32, routed)          1.237    35.746    gcm_aes_instance/g0_b0__127_i_5_n_0
    SLICE_X49Y70                                                      r  gcm_aes_instance/g3_b7__127/I4
    SLICE_X49Y70         LUT6 (Prop_lut6_I4_O)        0.124    35.870 r  gcm_aes_instance/g3_b7__127/O
                         net (fo=1, routed)           0.682    36.552    gcm_aes_instance/g3_b7__127_n_0
    SLICE_X49Y71                                                      r  gcm_aes_instance/g0_b0__131_i_7/I0
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124    36.676 r  gcm_aes_instance/g0_b0__131_i_7/O
                         net (fo=11, routed)          1.216    37.892    gcm_aes_instance/p_0_in1070_in[7]
    SLICE_X51Y67                                                      r  gcm_aes_instance/g0_b0__131_i_4/I1
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.124    38.016 r  gcm_aes_instance/g0_b0__131_i_4/O
                         net (fo=32, routed)          1.283    39.299    gcm_aes_instance/g0_b0__131_i_4_n_0
    SLICE_X50Y57                                                      r  gcm_aes_instance/g1_b6__131/I3
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.124    39.423 r  gcm_aes_instance/g1_b6__131/O
                         net (fo=1, routed)           0.618    40.040    gcm_aes_instance/g1_b6__131_n_0
    SLICE_X50Y58                                                      r  gcm_aes_instance/r_s3_cipher_text[73]_i_2/I0
    SLICE_X50Y58         LUT6 (Prop_lut6_I0_O)        0.124    40.164 r  gcm_aes_instance/r_s3_cipher_text[73]_i_2/O
                         net (fo=1, routed)           0.557    40.722    gcm_aes_instance/r_s3_cipher_text[73]_i_2_n_0
    SLICE_X50Y56                                                      r  gcm_aes_instance/r_s3_cipher_text[73]_i_1/I1
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    40.846 r  gcm_aes_instance/r_s3_cipher_text[73]_i_1/O
                         net (fo=1, routed)           0.000    40.846    gcm_aes_instance/w_s2_cipher_text[73]
    SLICE_X50Y56         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.442    41.924    gcm_aes_instance/clk
    SLICE_X50Y56         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[73]/C
                         clock pessimism              0.491    42.415    
                         clock uncertainty           -0.106    42.309    
    SLICE_X50Y56         FDRE (Setup_fdre_C_D)        0.077    42.386    gcm_aes_instance/r_s3_cipher_text_reg[73]
  -------------------------------------------------------------------
                         required time                         42.386    
                         arrival time                         -40.846    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_cipher_text_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        41.671ns  (logic 7.144ns (17.144%)  route 34.527ns (82.856%))
  Logic Levels:           38  (CARRY4=1 LUT2=1 LUT3=1 LUT4=7 LUT5=4 LUT6=19 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 41.921 - 43.478 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.618    -0.894    gcm_aes_instance/clk
    SLICE_X5Y64          FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  gcm_aes_instance/r_s2_cb_reg[127]/Q
                         net (fo=2, routed)           0.499     0.061    gcm_aes_instance/r_s2_cb_reg_n_0_[127]
    SLICE_X4Y63                                                       r  gcm_aes_instance/g0_b0__158_i_7/CYINIT
    SLICE_X4Y63          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     0.659 r  gcm_aes_instance/g0_b0__158_i_7/O[1]
                         net (fo=1, routed)           0.722     1.381    gcm_aes_instance/g0_b0__158_i_7_n_6
    SLICE_X5Y65                                                       r  gcm_aes_instance/g0_b0__158_i_3/I0
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.329     1.710 r  gcm_aes_instance/g0_b0__158_i_3/O
                         net (fo=33, routed)          1.526     3.236    gcm_aes_instance/g0_b0__158_i_3_n_0
    SLICE_X5Y75                                                       r  gcm_aes_instance/g1_b6__158/I2
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.326     3.562 r  gcm_aes_instance/g1_b6__158/O
                         net (fo=2, routed)           0.966     4.529    gcm_aes_instance/g1_b6__158_n_0
    SLICE_X5Y70                                                       r  gcm_aes_instance/g0_b0__1_i_66/I3
    SLICE_X5Y70          LUT4 (Prop_lut4_I3_O)        0.150     4.679 r  gcm_aes_instance/g0_b0__1_i_66/O
                         net (fo=4, routed)           1.088     5.766    gcm_aes_instance/g0_b0__1_i_66_n_0
    SLICE_X14Y73                                                      r  gcm_aes_instance/g0_b0__35_i_29/I0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.326     6.092 r  gcm_aes_instance/g0_b0__35_i_29/O
                         net (fo=13, routed)          0.913     7.005    gcm_aes_instance/g0_b0__35_i_29_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_77/S
    SLICE_X13Y80         MUXF7 (Prop_muxf7_S_O)       0.296     7.301 r  gcm_aes_instance/g0_b0__35_i_77/O
                         net (fo=1, routed)           0.000     7.301    gcm_aes_instance/g0_b0__35_i_77_n_0
    SLICE_X13Y80                                                      r  gcm_aes_instance/g0_b0__35_i_53/I0
    SLICE_X13Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     7.405 r  gcm_aes_instance/g0_b0__35_i_53/O
                         net (fo=5, routed)           1.588     8.993    gcm_aes_instance/p_28_in677_in[3]
    SLICE_X6Y93                                                       r  gcm_aes_instance/g0_b0__36_i_10/I2
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.316     9.309 r  gcm_aes_instance/g0_b0__36_i_10/O
                         net (fo=1, routed)           0.958    10.267    gcm_aes_instance/g0_b0__36_i_10_n_0
    SLICE_X6Y96                                                       r  gcm_aes_instance/g0_b0__36_i_4/I0
    SLICE_X6Y96          LUT4 (Prop_lut4_I0_O)        0.124    10.391 r  gcm_aes_instance/g0_b0__36_i_4/O
                         net (fo=32, routed)          1.238    11.629    gcm_aes_instance/g0_b0__36_i_4_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g3_b5__36__0/I3
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124    11.753 r  gcm_aes_instance/g3_b5__36__0/O
                         net (fo=1, routed)           0.680    12.433    gcm_aes_instance/g3_b5__36__0_n_0
    SLICE_X6Y99                                                       r  gcm_aes_instance/g0_b0__42_i_22/I0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124    12.557 r  gcm_aes_instance/g0_b0__42_i_22/O
                         net (fo=13, routed)          0.992    13.548    gcm_aes_instance/p_9_in703_in[5]
    SLICE_X7Y101                                                      r  gcm_aes_instance/g0_b0__42_i_6/I0
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.124    13.672 r  gcm_aes_instance/g0_b0__42_i_6/O
                         net (fo=32, routed)          1.476    15.149    gcm_aes_instance/g0_b0__42_i_6_n_0
    SLICE_X8Y104                                                      r  gcm_aes_instance/g3_b7__42__0/I5
    SLICE_X8Y104         LUT6 (Prop_lut6_I5_O)        0.124    15.273 r  gcm_aes_instance/g3_b7__42__0/O
                         net (fo=1, routed)           0.845    16.118    gcm_aes_instance/g3_b7__42__0_n_0
    SLICE_X9Y104                                                      r  gcm_aes_instance/g0_b0__54_i_7/I0
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124    16.242 r  gcm_aes_instance/g0_b0__54_i_7/O
                         net (fo=11, routed)          1.050    17.292    gcm_aes_instance/g0_b0__54_i_7_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_11/I2
    SLICE_X7Y108         LUT4 (Prop_lut4_I2_O)        0.124    17.416 r  gcm_aes_instance/g0_b0__55_i_11/O
                         net (fo=1, routed)           0.665    18.081    gcm_aes_instance/g0_b0__55_i_11_n_0
    SLICE_X7Y108                                                      r  gcm_aes_instance/g0_b0__55_i_4/I0
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.124    18.205 r  gcm_aes_instance/g0_b0__55_i_4/O
                         net (fo=32, routed)          0.901    19.106    gcm_aes_instance/g0_b0__55_i_4_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g3_b7__55__0/I3
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    19.230 r  gcm_aes_instance/g3_b7__55__0/O
                         net (fo=1, routed)           0.665    19.895    gcm_aes_instance/g3_b7__55__0_n_0
    SLICE_X9Y106                                                      r  gcm_aes_instance/g0_b0__78_i_7/I5
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.124    20.019 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, routed)          1.715    21.733    gcm_aes_instance/p_18_in847_in[7]
    SLICE_X33Y105                                                     r  gcm_aes_instance/g0_b0__79_i_11/I3
    SLICE_X33Y105        LUT5 (Prop_lut5_I3_O)        0.124    21.857 r  gcm_aes_instance/g0_b0__79_i_11/O
                         net (fo=1, routed)           0.309    22.166    gcm_aes_instance/g0_b0__79_i_11_n_0
    SLICE_X34Y105                                                     r  gcm_aes_instance/g0_b0__79_i_5/I0
    SLICE_X34Y105        LUT3 (Prop_lut3_I0_O)        0.124    22.290 r  gcm_aes_instance/g0_b0__79_i_5/O
                         net (fo=32, routed)          1.231    23.521    gcm_aes_instance/g0_b0__79_i_5_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g3_b0__79__0/I4
    SLICE_X47Y97         LUT6 (Prop_lut6_I4_O)        0.124    23.645 r  gcm_aes_instance/g3_b0__79__0/O
                         net (fo=1, routed)           0.000    23.645    gcm_aes_instance/g3_b0__79__0_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_30/I1
    SLICE_X47Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    23.862 r  gcm_aes_instance/g0_b0__5_i_30/O
                         net (fo=1, routed)           0.000    23.862    gcm_aes_instance/g0_b0__5_i_30_n_0
    SLICE_X47Y97                                                      r  gcm_aes_instance/g0_b0__5_i_8/I1
    SLICE_X47Y97         MUXF8 (Prop_muxf8_I1_O)      0.094    23.956 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=5, routed)           1.344    25.300    gcm_aes_instance/p_25_in926_in[0]
    SLICE_X54Y95                                                      r  gcm_aes_instance/g0_b0__5_i_1/I1
    SLICE_X54Y95         LUT5 (Prop_lut5_I1_O)        0.316    25.616 r  gcm_aes_instance/g0_b0__5_i_1/O
                         net (fo=32, routed)          1.943    27.560    gcm_aes_instance/g0_b0__5_i_1_n_0
    SLICE_X29Y91                                                      r  gcm_aes_instance/g2_b5__5__0/I0
    SLICE_X29Y91         LUT6 (Prop_lut6_I0_O)        0.124    27.684 r  gcm_aes_instance/g2_b5__5__0/O
                         net (fo=1, routed)           0.936    28.620    gcm_aes_instance/g2_b5__5__0_n_0
    SLICE_X29Y90                                                      r  gcm_aes_instance/g0_b0__6_i_25/I1
    SLICE_X29Y90         LUT6 (Prop_lut6_I1_O)        0.124    28.744 r  gcm_aes_instance/g0_b0__6_i_25/O
                         net (fo=9, routed)           1.126    29.871    gcm_aes_instance/p_42_in985_in[5]
    SLICE_X32Y87                                                      r  gcm_aes_instance/g0_b0__108_i_6/I0
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124    29.995 r  gcm_aes_instance/g0_b0__108_i_6/O
                         net (fo=32, routed)          1.234    31.229    gcm_aes_instance/g0_b0__108_i_6_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g3_b7__108/I5
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124    31.353 r  gcm_aes_instance/g3_b7__108/O
                         net (fo=1, routed)           0.665    32.018    gcm_aes_instance/g3_b7__108_n_0
    SLICE_X31Y82                                                      r  gcm_aes_instance/g0_b0__127_i_7/I0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    32.142 r  gcm_aes_instance/g0_b0__127_i_7/O
                         net (fo=11, routed)          1.305    33.446    gcm_aes_instance/p_25_in1054_in[7]
    SLICE_X47Y79                                                      r  gcm_aes_instance/g0_b0__127_i_8/I2
    SLICE_X47Y79         LUT4 (Prop_lut4_I2_O)        0.124    33.570 r  gcm_aes_instance/g0_b0__127_i_8/O
                         net (fo=1, routed)           0.649    34.219    gcm_aes_instance/g0_b0__127_i_8_n_0
    SLICE_X47Y76                                                      r  gcm_aes_instance/g0_b0__127_i_2/I0
    SLICE_X47Y76         LUT4 (Prop_lut4_I0_O)        0.124    34.343 r  gcm_aes_instance/g0_b0__127_i_2/O
                         net (fo=32, routed)          1.404    35.747    gcm_aes_instance/g0_b0__127_i_2_n_0
    SLICE_X48Y72                                                      r  gcm_aes_instance/g3_b1__127/I1
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.124    35.871 r  gcm_aes_instance/g3_b1__127/O
                         net (fo=1, routed)           0.000    35.871    gcm_aes_instance/g3_b1__127_n_0
    SLICE_X48Y72                                                      r  gcm_aes_instance/g0_b0__129_i_46/I1
    SLICE_X48Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    36.088 r  gcm_aes_instance/g0_b0__129_i_46/O
                         net (fo=2, routed)           0.823    36.911    gcm_aes_instance/g0_b0__129_i_46_n_0
    SLICE_X50Y72                                                      r  gcm_aes_instance/g0_b0__130_i_9/I2
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.299    37.210 r  gcm_aes_instance/g0_b0__130_i_9/O
                         net (fo=1, routed)           0.796    38.006    gcm_aes_instance/g0_b0__130_i_9_n_0
    SLICE_X50Y67                                                      r  gcm_aes_instance/g0_b0__130_i_2/I3
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    38.130 r  gcm_aes_instance/g0_b0__130_i_2/O
                         net (fo=32, routed)          1.239    39.369    gcm_aes_instance/g0_b0__130_i_2_n_0
    SLICE_X49Y61                                                      r  gcm_aes_instance/g0_b1__130/I1
    SLICE_X49Y61         LUT6 (Prop_lut6_I1_O)        0.124    39.493 r  gcm_aes_instance/g0_b1__130/O
                         net (fo=1, routed)           0.402    39.895    gcm_aes_instance/g0_b1__130_n_0
    SLICE_X49Y61                                                      r  gcm_aes_instance/r_s3_cipher_text[54]_i_2/I5
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124    40.019 r  gcm_aes_instance/r_s3_cipher_text[54]_i_2/O
                         net (fo=1, routed)           0.634    40.653    gcm_aes_instance/r_s3_cipher_text[54]_i_2_n_0
    SLICE_X49Y60                                                      r  gcm_aes_instance/r_s3_cipher_text[54]_i_1/I1
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    40.777 r  gcm_aes_instance/r_s3_cipher_text[54]_i_1/O
                         net (fo=1, routed)           0.000    40.777    gcm_aes_instance/r_s3_cipher_text[54]_i_1_n_0
    SLICE_X49Y60         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.028    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    38.811 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    40.392    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.483 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.439    41.921    gcm_aes_instance/clk
    SLICE_X49Y60         FDRE                                         r  gcm_aes_instance/r_s3_cipher_text_reg[54]/C
                         clock pessimism              0.491    42.412    
                         clock uncertainty           -0.106    42.306    
    SLICE_X49Y60         FDRE (Setup_fdre_C_D)        0.029    42.335    gcm_aes_instance/r_s3_cipher_text_reg[54]
  -------------------------------------------------------------------
                         required time                         42.335    
                         arrival time                         -40.777    
  -------------------------------------------------------------------
                         slack                                  1.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s2_plain_text_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.473%)  route 0.251ns (60.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.596    -0.585    gcm_aes_instance/clk
    SLICE_X64Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  gcm_aes_instance/r_s1_plain_text_reg[5]/Q
                         net (fo=1, routed)           0.251    -0.170    gcm_aes_instance/r_s1_plain_text[5]
    SLICE_X60Y55         FDRE                                         r  gcm_aes_instance/r_s2_plain_text_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.861    -0.828    gcm_aes_instance/clk
    SLICE_X60Y55         FDRE                                         r  gcm_aes_instance/r_s2_plain_text_reg[5]/C
                         clock pessimism              0.508    -0.319    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.052    -0.267    gcm_aes_instance/r_s2_plain_text_reg[5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_tag_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.595    -0.586    gcm_aes_instance/clk
    SLICE_X63Y44         FDRE                                         r  gcm_aes_instance/o_tag_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  gcm_aes_instance/o_tag_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.389    u/i_x[6]
    SLICE_X63Y44         FDRE                                         r  u/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.866    -0.824    u/clk
    SLICE_X63Y44         FDRE                                         r  u/x_reg[6]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X63Y44         FDRE (Hold_fdre_C_D)         0.075    -0.511    u/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_cipher_text_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.595    -0.586    gcm_aes_instance/clk
    SLICE_X65Y45         FDRE                                         r  gcm_aes_instance/o_cipher_text_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  gcm_aes_instance/o_cipher_text_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.335    u/i_x[9]
    SLICE_X64Y45         FDRE                                         r  u/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.866    -0.824    u/clk
    SLICE_X64Y45         FDRE                                         r  u/x_reg[9]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.063    -0.510    u/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s3_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.563    -0.618    gcm_aes_instance/clk
    SLICE_X55Y57         FDRE                                         r  gcm_aes_instance/r_s3_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  gcm_aes_instance/r_s3_counter_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.346    gcm_aes_instance/r_s3_counter[2]
    SLICE_X54Y57                                                      r  gcm_aes_instance/r_s3_counter[1]_i_1/I1
    SLICE_X54Y57         LUT3 (Prop_lut3_I1_O)        0.048    -0.298 r  gcm_aes_instance/r_s3_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    gcm_aes_instance/r_s3_counter[1]_i_1_n_0
    SLICE_X54Y57         FDRE                                         r  gcm_aes_instance/r_s3_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.833    -0.856    gcm_aes_instance/clk
    SLICE_X54Y57         FDRE                                         r  gcm_aes_instance/r_s3_counter_reg[1]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X54Y57         FDRE (Hold_fdre_C_D)         0.131    -0.474    gcm_aes_instance/r_s3_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_tag_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.594    -0.587    gcm_aes_instance/clk
    SLICE_X62Y42         FDRE                                         r  gcm_aes_instance/o_tag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  gcm_aes_instance/o_tag_reg[1]/Q
                         net (fo=1, routed)           0.106    -0.341    u/i_x[1]
    SLICE_X64Y42         FDRE                                         r  u/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.865    -0.825    u/clk
    SLICE_X64Y42         FDRE                                         r  u/x_reg[1]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X64Y42         FDRE (Hold_fdre_C_D)         0.052    -0.519    u/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_cipher_text_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/x_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.595    -0.586    gcm_aes_instance/clk
    SLICE_X65Y45         FDRE                                         r  gcm_aes_instance/o_cipher_text_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  gcm_aes_instance/o_cipher_text_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.329    u/i_x[15]
    SLICE_X64Y45         FDRE                                         r  u/x_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.866    -0.824    u/clk
    SLICE_X64Y45         FDRE                                         r  u/x_reg[15]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.063    -0.510    u/x_reg[15]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s3_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s3_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.563    -0.618    gcm_aes_instance/clk
    SLICE_X55Y57         FDRE                                         r  gcm_aes_instance/r_s3_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  gcm_aes_instance/r_s3_counter_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.346    gcm_aes_instance/r_s3_counter[2]
    SLICE_X54Y57                                                      r  gcm_aes_instance/r_s3_counter[0]_i_1/I0
    SLICE_X54Y57         LUT4 (Prop_lut4_I0_O)        0.045    -0.301 r  gcm_aes_instance/r_s3_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    gcm_aes_instance/r_s3_counter[0]_i_1_n_0
    SLICE_X54Y57         FDRE                                         r  gcm_aes_instance/r_s3_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.833    -0.856    gcm_aes_instance/clk
    SLICE_X54Y57         FDRE                                         r  gcm_aes_instance/r_s3_counter_reg[0]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X54Y57         FDRE (Hold_fdre_C_D)         0.120    -0.485    gcm_aes_instance/r_s3_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_cipher_text_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/x_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.595    -0.586    gcm_aes_instance/clk
    SLICE_X65Y45         FDRE                                         r  gcm_aes_instance/o_cipher_text_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  gcm_aes_instance/o_cipher_text_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.329    u/i_x[12]
    SLICE_X64Y45         FDRE                                         r  u/x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.866    -0.824    u/clk
    SLICE_X64Y45         FDRE                                         r  u/x_reg[12]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.059    -0.514    u/x_reg[12]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_cipher_text_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.595    -0.586    gcm_aes_instance/clk
    SLICE_X65Y45         FDRE                                         r  gcm_aes_instance/o_cipher_text_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  gcm_aes_instance/o_cipher_text_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.329    u/i_x[14]
    SLICE_X64Y45         FDRE                                         r  u/x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.866    -0.824    u/clk
    SLICE_X64Y45         FDRE                                         r  u/x_reg[14]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.052    -0.521    u/x_reg[14]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_s2_plain_text_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.592    -0.589    gcm_aes_instance/clk
    SLICE_X60Y55         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  gcm_aes_instance/r_s1_plain_text_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.315    gcm_aes_instance/r_s1_plain_text[7]
    SLICE_X60Y55         FDRE                                         r  gcm_aes_instance/r_s2_plain_text_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.861    -0.828    gcm_aes_instance/clk
    SLICE_X60Y55         FDRE                                         r  gcm_aes_instance/r_s2_plain_text_reg[7]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.063    -0.526    gcm_aes_instance/r_s2_plain_text_reg[7]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         43.478      41.323     BUFGCTRL_X0Y0    clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         43.478      42.229     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X44Y60     gcm_aes_instance/r_s3_cipher_text_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X49Y65     gcm_aes_instance/r_s3_cipher_text_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X46Y65     gcm_aes_instance/r_s3_cipher_text_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X46Y64     gcm_aes_instance/r_s3_cipher_text_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X48Y64     gcm_aes_instance/r_s3_cipher_text_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X40Y61     gcm_aes_instance/r_s3_cipher_text_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X40Y60     gcm_aes_instance/r_s3_cipher_text_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478     SLICE_X37Y61     gcm_aes_instance/r_s3_cipher_text_reg[106]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y64     gcm_aes_instance/r_s3_cipher_text_reg[120]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y64     gcm_aes_instance/r_s3_cipher_text_reg[123]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y61     gcm_aes_instance/r_s3_cipher_text_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X51Y61     gcm_aes_instance/r_s3_cipher_text_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X51Y60     gcm_aes_instance/r_s3_cipher_text_reg[49]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y63     gcm_aes_instance/r_s3_cipher_text_reg[64]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y64     gcm_aes_instance/r_s3_cipher_text_reg[65]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y63     gcm_aes_instance/r_s3_cipher_text_reg[66]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y63     gcm_aes_instance/r_s3_cipher_text_reg[67]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y56     gcm_aes_instance/r_s3_cipher_text_reg[73]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X44Y60     gcm_aes_instance/r_s3_cipher_text_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X49Y65     gcm_aes_instance/r_s3_cipher_text_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y65     gcm_aes_instance/r_s3_cipher_text_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y64     gcm_aes_instance/r_s3_cipher_text_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y64     gcm_aes_instance/r_s3_cipher_text_reg[103]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y61     gcm_aes_instance/r_s3_cipher_text_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y60     gcm_aes_instance/r_s3_cipher_text_reg[105]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X37Y61     gcm_aes_instance/r_s3_cipher_text_reg[106]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X42Y60     gcm_aes_instance/r_s3_cipher_text_reg[107]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y60     gcm_aes_instance/r_s3_cipher_text_reg[108]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.026ns  (logic 4.434ns (49.129%)  route 4.592ns (50.871%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.636    -0.876    u/clk
    SLICE_X61Y42         FDRE                                         r  u/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u/x_reg[3]/Q
                         net (fo=1, routed)           1.009     0.589    u/x_reg_n_0_[3]
    SLICE_X64Y42                                                      r  u/a_to_g[6]_INST_0_i_3/I5
    SLICE_X64Y42         LUT6 (Prop_lut6_I5_O)        0.124     0.713 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           1.021     1.734    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X64Y41                                                      r  u/a_to_g[5]_INST_0/I3
    SLICE_X64Y41         LUT4 (Prop_lut4_I3_O)        0.146     1.880 r  u/a_to_g[5]_INST_0/O
                         net (fo=1, routed)           2.562     4.442    seg_OBUF[5]
    V5                                                                r  seg_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         3.708     8.151 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.151    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.877ns  (logic 4.373ns (49.265%)  route 4.504ns (50.735%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.638    -0.874    u/clk
    SLICE_X63Y44         FDRE                                         r  u/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.455 r  u/x_reg[6]/Q
                         net (fo=1, routed)           0.940     0.485    u/p_2_in[1]
    SLICE_X64Y42                                                      r  u/a_to_g[6]_INST_0_i_1/I1
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.299     0.784 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.858     1.642    u/a_to_g[6]_INST_0_i_1_n_0
    SLICE_X64Y41                                                      r  u/a_to_g[6]_INST_0/I0
    SLICE_X64Y41         LUT4 (Prop_lut4_I0_O)        0.124     1.766 r  u/a_to_g[6]_INST_0/O
                         net (fo=1, routed)           2.707     4.472    seg_OBUF[6]
    U7                                                                r  seg_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.004 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.004    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.875ns  (logic 4.538ns (51.133%)  route 4.337ns (48.867%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.639    -0.873    u/clk
    SLICE_X64Y47         FDRE                                         r  u/x_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  u/x_reg[13]/Q
                         net (fo=1, routed)           1.016     0.661    u/x_reg_n_0_[13]
    SLICE_X64Y42                                                      r  u/a_to_g[6]_INST_0_i_2/I0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.785 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.815     1.600    u/a_to_g[6]_INST_0_i_2_n_0
    SLICE_X64Y41                                                      r  u/a_to_g[4]_INST_0/I2
    SLICE_X64Y41         LUT4 (Prop_lut4_I2_O)        0.152     1.752 r  u/a_to_g[4]_INST_0/O
                         net (fo=1, routed)           2.506     4.258    seg_OBUF[4]
    U5                                                                r  seg_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         3.744     8.002 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.002    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.707ns  (logic 4.613ns (52.980%)  route 4.094ns (47.020%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.638    -0.874    u/clk
    SLICE_X63Y44         FDRE                                         r  u/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.455 r  u/x_reg[6]/Q
                         net (fo=1, routed)           0.940     0.485    u/p_2_in[1]
    SLICE_X64Y42                                                      r  u/a_to_g[6]_INST_0_i_1/I1
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.299     0.784 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.839     1.623    u/a_to_g[6]_INST_0_i_1_n_0
    SLICE_X64Y41                                                      r  u/a_to_g[2]_INST_0/I2
    SLICE_X64Y41         LUT4 (Prop_lut4_I2_O)        0.153     1.776 r  u/a_to_g[2]_INST_0/O
                         net (fo=1, routed)           2.316     4.092    seg_OBUF[2]
    U8                                                                r  seg_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         3.742     7.834 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.834    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.655ns  (logic 4.378ns (50.577%)  route 4.278ns (49.423%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.638    -0.874    u/clk
    SLICE_X63Y44         FDRE                                         r  u/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.455 r  u/x_reg[6]/Q
                         net (fo=1, routed)           0.940     0.485    u/p_2_in[1]
    SLICE_X64Y42                                                      r  u/a_to_g[6]_INST_0_i_1/I1
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.299     0.784 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.839     1.623    u/a_to_g[6]_INST_0_i_1_n_0
    SLICE_X64Y41                                                      r  u/a_to_g[3]_INST_0/I3
    SLICE_X64Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.747 r  u/a_to_g[3]_INST_0/O
                         net (fo=1, routed)           2.499     4.246    seg_OBUF[3]
    V8                                                                r  seg_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.782 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.782    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.564ns  (logic 4.215ns (49.213%)  route 4.350ns (50.787%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.636    -0.876    u/clk
    SLICE_X61Y42         FDRE                                         r  u/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u/x_reg[3]/Q
                         net (fo=1, routed)           1.009     0.589    u/x_reg_n_0_[3]
    SLICE_X64Y42                                                      r  u/a_to_g[6]_INST_0_i_3/I5
    SLICE_X64Y42         LUT6 (Prop_lut6_I5_O)        0.124     0.713 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           1.021     1.734    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X64Y41                                                      r  u/a_to_g[0]_INST_0/I2
    SLICE_X64Y41         LUT4 (Prop_lut4_I2_O)        0.124     1.858 r  u/a_to_g[0]_INST_0/O
                         net (fo=1, routed)           2.320     4.178    seg_OBUF[0]
    W7                                                                r  seg_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.689 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.689    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.295ns  (logic 4.295ns (51.783%)  route 3.999ns (48.217%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.639    -0.873    u/clk
    SLICE_X64Y47         FDRE                                         r  u/x_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  u/x_reg[13]/Q
                         net (fo=1, routed)           1.016     0.661    u/x_reg_n_0_[13]
    SLICE_X64Y42                                                      r  u/a_to_g[6]_INST_0_i_2/I0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.785 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.815     1.600    u/a_to_g[6]_INST_0_i_2_n_0
    SLICE_X64Y41                                                      r  u/a_to_g[1]_INST_0/I1
    SLICE_X64Y41         LUT4 (Prop_lut4_I1_O)        0.124     1.724 r  u/a_to_g[1]_INST_0/O
                         net (fo=1, routed)           2.169     3.893    seg_OBUF[1]
    W6                                                                r  seg_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.422 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.422    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.348ns  (logic 4.326ns (58.875%)  route 3.022ns (41.125%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.636    -0.876    u/clk
    SLICE_X65Y40         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           1.160     0.740    u/s[1]
    SLICE_X65Y31                                                      f  u/an[3]_INST_0/I0
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.152     0.892 r  u/an[3]_INST_0/O
                         net (fo=1, routed)           1.862     2.754    an_OBUF[3]
    W4                                                                r  an_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         3.718     6.473 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.473    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.320ns  (logic 4.307ns (58.838%)  route 3.013ns (41.162%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.636    -0.876    u/clk
    SLICE_X65Y40         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           1.155     0.735    u/s[1]
    SLICE_X65Y31                                                      r  u/an[1]_INST_0/I0
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.150     0.885 r  u/an[1]_INST_0/O
                         net (fo=1, routed)           1.858     2.744    an_OBUF[1]
    U4                                                                r  an_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         3.701     6.445 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.445    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.129ns  (logic 4.103ns (57.554%)  route 3.026ns (42.446%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.636    -0.876    u/clk
    SLICE_X65Y40         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           1.160     0.740    u/s[1]
    SLICE_X65Y31                                                      f  u/an[2]_INST_0/I1
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.124     0.864 r  u/an[2]_INST_0/O
                         net (fo=1, routed)           1.866     2.730    an_OBUF[2]
    V4                                                                r  an_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.253 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.253    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.390ns (64.474%)  route 0.766ns (35.526%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.594    -0.587    u/clk
    SLICE_X65Y40         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.426    -0.020    u/s[0]
    SLICE_X65Y31                                                      r  u/an[0]_INST_0/I1
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.025 r  u/an[0]_INST_0/O
                         net (fo=1, routed)           0.340     0.365    an_OBUF[0]
    U2                                                                r  an_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         1.204     1.569 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.569    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.410ns (62.911%)  route 0.831ns (37.089%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.594    -0.587    u/clk
    SLICE_X65Y40         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.426    -0.020    u/s[0]
    SLICE_X65Y31                                                      r  u/an[2]_INST_0/I0
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.025 r  u/an[2]_INST_0/O
                         net (fo=1, routed)           0.405     0.430    an_OBUF[2]
    V4                                                                r  an_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.654 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.654    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.449ns (63.352%)  route 0.838ns (36.648%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.594    -0.587    u/clk
    SLICE_X65Y40         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.426    -0.020    u/s[0]
    SLICE_X65Y31                                                      f  u/an[1]_INST_0/I1
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.046     0.026 r  u/an[1]_INST_0/O
                         net (fo=1, routed)           0.412     0.438    an_OBUF[1]
    U4                                                                r  an_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         1.262     1.700 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.700    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.464ns (63.294%)  route 0.849ns (36.706%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.594    -0.587    u/clk
    SLICE_X65Y40         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.426    -0.020    u/s[0]
    SLICE_X65Y31                                                      f  u/an[3]_INST_0/I1
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.025 r  u/an[3]_INST_0/O
                         net (fo=1, routed)           0.423     0.448    an_OBUF[3]
    W4                                                                r  an_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         1.278     1.726 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.726    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.443ns (59.650%)  route 0.976ns (40.350%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.594    -0.587    u/clk
    SLICE_X65Y40         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.169    -0.277    u/s[0]
    SLICE_X64Y42                                                      r  u/a_to_g[6]_INST_0_i_1/I2
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.169    -0.063    u/a_to_g[6]_INST_0_i_1_n_0
    SLICE_X64Y41                                                      r  u/a_to_g[0]_INST_0/I3
    SLICE_X64Y41         LUT4 (Prop_lut4_I3_O)        0.045    -0.018 r  u/a_to_g[0]_INST_0/O
                         net (fo=1, routed)           0.638     0.620    seg_OBUF[0]
    W7                                                                r  seg_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         1.212     1.831 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.831    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.461ns (60.132%)  route 0.969ns (39.868%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.594    -0.587    u/clk
    SLICE_X65Y40         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.167    -0.279    u/s[0]
    SLICE_X64Y42                                                      r  u/a_to_g[6]_INST_0_i_3/I2
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.234 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.235     0.001    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X64Y41                                                      r  u/a_to_g[1]_INST_0/I3
    SLICE_X64Y41         LUT4 (Prop_lut4_I3_O)        0.045     0.046 r  u/a_to_g[1]_INST_0/O
                         net (fo=1, routed)           0.567     0.612    seg_OBUF[1]
    W6                                                                r  seg_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.842 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.842    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.562ns (62.223%)  route 0.948ns (37.777%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.595    -0.586    u/clk
    SLICE_X64Y45         FDRE                                         r  u/x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  u/x_reg[12]/Q
                         net (fo=1, routed)           0.168    -0.254    u/x_reg_n_0_[12]
    SLICE_X64Y42                                                      r  u/a_to_g[6]_INST_0_i_4/I0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.045    -0.209 r  u/a_to_g[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.170    -0.039    u/a_to_g[6]_INST_0_i_4_n_0
    SLICE_X64Y41                                                      r  u/a_to_g[2]_INST_0/I0
    SLICE_X64Y41         LUT4 (Prop_lut4_I0_O)        0.049     0.010 r  u/a_to_g[2]_INST_0/O
                         net (fo=1, routed)           0.610     0.620    seg_OBUF[2]
    U8                                                                r  seg_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         1.304     1.924 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.924    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.532ns  (logic 1.490ns (58.857%)  route 1.042ns (41.143%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.595    -0.586    u/clk
    SLICE_X64Y45         FDRE                                         r  u/x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  u/x_reg[12]/Q
                         net (fo=1, routed)           0.168    -0.254    u/x_reg_n_0_[12]
    SLICE_X64Y42                                                      r  u/a_to_g[6]_INST_0_i_4/I0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.045    -0.209 r  u/a_to_g[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.170    -0.039    u/a_to_g[6]_INST_0_i_4_n_0
    SLICE_X64Y41                                                      r  u/a_to_g[3]_INST_0/I0
    SLICE_X64Y41         LUT4 (Prop_lut4_I0_O)        0.045     0.006 r  u/a_to_g[3]_INST_0/O
                         net (fo=1, routed)           0.703     0.709    seg_OBUF[3]
    V8                                                                r  seg_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.946 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.946    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.506ns (58.704%)  route 1.059ns (41.296%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.594    -0.587    u/clk
    SLICE_X65Y40         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.169    -0.277    u/s[0]
    SLICE_X64Y42                                                      r  u/a_to_g[6]_INST_0_i_1/I2
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.169    -0.063    u/a_to_g[6]_INST_0_i_1_n_0
    SLICE_X64Y41                                                      r  u/a_to_g[5]_INST_0/I2
    SLICE_X64Y41         LUT4 (Prop_lut4_I2_O)        0.048    -0.015 r  u/a_to_g[5]_INST_0/O
                         net (fo=1, routed)           0.721     0.706    seg_OBUF[5]
    V5                                                                r  seg_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         1.272     1.977 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.977    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.615ns  (logic 1.463ns (55.956%)  route 1.152ns (44.044%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.594    -0.587    u/clk
    SLICE_X65Y40         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.167    -0.279    u/s[0]
    SLICE_X64Y42                                                      r  u/a_to_g[6]_INST_0_i_3/I2
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.234 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.194    -0.040    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X64Y41                                                      r  u/a_to_g[6]_INST_0/I2
    SLICE_X64Y41         LUT4 (Prop_lut4_I2_O)        0.045     0.005 r  u/a_to_g[6]_INST_0/O
                         net (fo=1, routed)           0.791     0.795    seg_OBUF[6]
    U7                                                                r  seg_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.028 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.028    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                            (clock source 'w_clkfbout_clk_wiz_gen'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_instance/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clkfbout_clk_wiz_gen fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_instance/i_clk_in
    W5                                                                f  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   f  clk_gen_instance/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.752 f  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.282    clk_gen_instance/w_clkfbout_clk_wiz_gen
    BUFGCTRL_X0Y1                                                     f  clk_gen_instance/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen_instance/clkf_buf/O
                         net (fo=1, routed)           0.817     9.127    clk_gen_instance/w_clkfbout_buf_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_gen_instance/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                            (clock source 'w_clkfbout_clk_wiz_gen'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_instance/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clkfbout_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clkfbout_clk_wiz_gen
    BUFGCTRL_X0Y1                                                     r  clk_gen_instance/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_gen_instance/w_clkfbout_buf_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_gen_instance/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  w_clk_out_clk_wiz_gen

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            gcm_aes_instance/r_s1_new_instance_reg/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.342ns  (logic 1.441ns (43.133%)  route 1.900ns (56.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                                                               r  i_reset_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1, routed)           1.900     3.342    gcm_aes_instance/i_new_instance
    SLICE_X2Y40          FDRE                                         r  gcm_aes_instance/r_s1_new_instance_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.517    -1.478    gcm_aes_instance/clk
    SLICE_X2Y40          FDRE                                         r  gcm_aes_instance/r_s1_new_instance_reg/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.715ns  (logic 1.452ns (53.486%)  route 1.263ns (46.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                                                                r  sw_IBUF[9]_inst/I
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           1.263     2.715    gcm_aes_instance/i_plain_text[1]
    SLICE_X63Y53         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.509    -1.487    gcm_aes_instance/clk
    SLICE_X63Y53         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.711ns  (logic 1.453ns (53.600%)  route 1.258ns (46.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                                                               r  sw_IBUF[0]_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.258     2.711    gcm_aes_instance/i_iv[0]
    SLICE_X4Y19          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.506    -1.489    gcm_aes_instance/clk
    SLICE_X4Y19          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[40]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.705ns  (logic 1.464ns (54.115%)  route 1.241ns (45.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                                                                r  sw_IBUF[11]_inst/I
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           1.241     2.705    gcm_aes_instance/i_plain_text[3]
    SLICE_X63Y53         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.509    -1.487    gcm_aes_instance/clk
    SLICE_X63Y53         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.704ns  (logic 1.461ns (54.045%)  route 1.243ns (45.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                                                               r  sw_IBUF[1]_inst/I
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.243     2.704    gcm_aes_instance/i_iv[1]
    SLICE_X4Y19          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.506    -1.489    gcm_aes_instance/clk
    SLICE_X4Y19          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[41]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.700ns  (logic 1.453ns (53.820%)  route 1.247ns (46.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                                                                r  sw_IBUF[13]_inst/I
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           1.247     2.700    gcm_aes_instance/i_plain_text[5]
    SLICE_X64Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.520    -1.475    gcm_aes_instance/clk
    SLICE_X64Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[5]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.694ns  (logic 1.459ns (54.152%)  route 1.235ns (45.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                                                               r  sw_IBUF[7]_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           1.235     2.694    gcm_aes_instance/i_iv[7]
    SLICE_X2Y13          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.514    -1.481    gcm_aes_instance/clk
    SLICE_X2Y13          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[47]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.692ns  (logic 1.454ns (54.023%)  route 1.238ns (45.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                                                                r  sw_IBUF[8]_inst/I
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           1.238     2.692    gcm_aes_instance/i_plain_text[0]
    SLICE_X65Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.520    -1.475    gcm_aes_instance/clk
    SLICE_X65Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.610ns  (logic 1.455ns (55.754%)  route 1.155ns (44.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                                                                r  sw_IBUF[14]_inst/I
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           1.155     2.610    gcm_aes_instance/i_plain_text[6]
    SLICE_X63Y53         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.509    -1.487    gcm_aes_instance/clk
    SLICE_X63Y53         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[6]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.605ns  (logic 1.469ns (56.371%)  route 1.137ns (43.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                                                                r  sw_IBUF[12]_inst/I
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.137     2.605    gcm_aes_instance/i_plain_text[4]
    SLICE_X64Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         1.520    -1.475    gcm_aes_instance/clk
    SLICE_X64Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.232ns (39.300%)  route 0.358ns (60.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                                                               r  sw_IBUF[2]_inst/I
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.358     0.590    gcm_aes_instance/i_iv[2]
    SLICE_X3Y13          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.861    -0.829    gcm_aes_instance/clk
    SLICE_X3Y13          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[42]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.218ns (34.268%)  route 0.418ns (65.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                                                               r  sw_IBUF[6]_inst/I
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.418     0.636    gcm_aes_instance/i_iv[6]
    SLICE_X6Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.862    -0.828    gcm_aes_instance/clk
    SLICE_X6Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[46]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.219ns (34.124%)  route 0.423ns (65.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                                                               r  sw_IBUF[4]_inst/I
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.423     0.641    gcm_aes_instance/i_iv[4]
    SLICE_X2Y13          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.861    -0.829    gcm_aes_instance/clk
    SLICE_X2Y13          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[44]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.234ns (36.178%)  route 0.413ns (63.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.413     0.647    gcm_aes_instance/i_iv[5]
    SLICE_X2Y13          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.861    -0.829    gcm_aes_instance/clk
    SLICE_X2Y13          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[45]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.226ns (34.677%)  route 0.426ns (65.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                                                                r  sw_IBUF[10]_inst/I
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.426     0.652    gcm_aes_instance/i_plain_text[2]
    SLICE_X63Y53         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.863    -0.826    gcm_aes_instance/clk
    SLICE_X63Y53         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.217ns (33.231%)  route 0.435ns (66.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                                                               r  sw_IBUF[3]_inst/I
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.435     0.652    gcm_aes_instance/i_iv[3]
    SLICE_X2Y13          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.861    -0.829    gcm_aes_instance/clk
    SLICE_X2Y13          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[43]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.224ns (33.198%)  route 0.451ns (66.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                                                                r  sw_IBUF[15]_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.451     0.676    gcm_aes_instance/i_plain_text[7]
    SLICE_X60Y55         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.861    -0.828    gcm_aes_instance/clk
    SLICE_X60Y55         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[7]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.223ns (32.356%)  route 0.467ns (67.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                                                                r  sw_IBUF[14]_inst/I
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.467     0.690    gcm_aes_instance/i_plain_text[6]
    SLICE_X63Y53         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.863    -0.826    gcm_aes_instance/clk
    SLICE_X63Y53         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[6]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.237ns (34.277%)  route 0.454ns (65.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                                                                r  sw_IBUF[12]_inst/I
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.454     0.690    gcm_aes_instance/i_plain_text[4]
    SLICE_X64Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.867    -0.823    gcm_aes_instance/clk
    SLICE_X64Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.232ns (33.547%)  route 0.459ns (66.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                                                                r  sw_IBUF[11]_inst/I
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.459     0.691    gcm_aes_instance/i_plain_text[3]
    SLICE_X63Y53         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=421, routed)         0.863    -0.826    gcm_aes_instance/clk
    SLICE_X63Y53         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]/C





