{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 11 15:45:55 2006 " "Info: Processing started: Fri Aug 11 15:45:55 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off OZY_JANUSV2 -c OZY_JANUSV2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off OZY_JANUSV2 -c OZY_JANUSV2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 55 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "C16 " "Info: Assuming node \"C16\" is an undefined clock" {  } { { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 66 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "C16" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IFCLK register tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|rdptr_g\[3\] register readfifo 160.51 MHz 6.23 ns Internal " "Info: Clock \"IFCLK\" has Internal fmax of 160.51 MHz between source register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|rdptr_g\[3\]\" and destination register \"readfifo\" (period= 6.23 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.852 ns + Longest register register " "Info: + Longest register to register delay is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|rdptr_g\[3\] 1 REG LCFF_X21_Y6_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N23; Fanout = 2; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|rdptr_g\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "db/dcfifo_h9b1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/dcfifo_h9b1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.623 ns) 1.380 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|rdempty_eq_comp_aeb_int~25 2 COMB LCCOMB_X22_Y6_N16 4 " "Info: 2: + IC(0.757 ns) + CELL(0.623 ns) = 1.380 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 4; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|rdempty_eq_comp_aeb_int~25'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.380 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdempty_eq_comp_aeb_int~25 } "NODE_NAME" } } { "db/dcfifo_h9b1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/dcfifo_h9b1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.370 ns) 2.147 ns Selector17~105 3 COMB LCCOMB_X22_Y6_N26 2 " "Info: 3: + IC(0.397 ns) + CELL(0.370 ns) = 2.147 ns; Loc. = LCCOMB_X22_Y6_N26; Fanout = 2; COMB Node = 'Selector17~105'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.767 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdempty_eq_comp_aeb_int~25 Selector17~105 } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 2.744 ns Selector16~57 4 COMB LCCOMB_X22_Y6_N0 1 " "Info: 4: + IC(0.391 ns) + CELL(0.206 ns) = 2.744 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'Selector16~57'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.597 ns" { Selector17~105 Selector16~57 } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.852 ns readfifo 5 REG LCFF_X22_Y6_N1 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.852 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 3; REG Node = 'readfifo'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector16~57 readfifo } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.307 ns ( 45.83 % ) " "Info: Total cell delay = 1.307 ns ( 45.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.545 ns ( 54.17 % ) " "Info: Total interconnect delay = 1.545 ns ( 54.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.852 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdempty_eq_comp_aeb_int~25 Selector17~105 Selector16~57 readfifo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.852 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdempty_eq_comp_aeb_int~25 Selector17~105 Selector16~57 readfifo } { 0.000ns 0.757ns 0.397ns 0.391ns 0.000ns } { 0.000ns 0.623ns 0.370ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.759 ns + Shortest register " "Info: + Shortest clock path from clock \"IFCLK\" to destination register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.759 ns readfifo 3 REG LCFF_X22_Y6_N1 3 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.759 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 3; REG Node = 'readfifo'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.489 ns" { IFCLK~clkctrl readfifo } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.10 % ) " "Info: Total cell delay = 1.796 ns ( 65.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 34.90 % ) " "Info: Total interconnect delay = 0.963 ns ( 34.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.759 ns" { IFCLK IFCLK~clkctrl readfifo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.759 ns" { IFCLK IFCLK~combout IFCLK~clkctrl readfifo } { 0.000ns 0.000ns 0.140ns 0.823ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.758 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.758 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|rdptr_g\[3\] 3 REG LCFF_X21_Y6_N23 2 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X21_Y6_N23; Fanout = 2; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|rdptr_g\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.488 ns" { IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "db/dcfifo_h9b1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/dcfifo_h9b1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.12 % ) " "Info: Total cell delay = 1.796 ns ( 65.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.962 ns ( 34.88 % ) " "Info: Total interconnect delay = 0.962 ns ( 34.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3] } { 0.000ns 0.000ns 0.140ns 0.822ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.759 ns" { IFCLK IFCLK~clkctrl readfifo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.759 ns" { IFCLK IFCLK~combout IFCLK~clkctrl readfifo } { 0.000ns 0.000ns 0.140ns 0.823ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3] } { 0.000ns 0.000ns 0.140ns 0.822ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/dcfifo_h9b1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/dcfifo_h9b1.tdf" 80 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 210 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "db/dcfifo_h9b1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/dcfifo_h9b1.tdf" 80 9 0 } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 210 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.852 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdempty_eq_comp_aeb_int~25 Selector17~105 Selector16~57 readfifo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.852 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdempty_eq_comp_aeb_int~25 Selector17~105 Selector16~57 readfifo } { 0.000ns 0.757ns 0.397ns 0.391ns 0.000ns } { 0.000ns 0.623ns 0.370ns 0.206ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.759 ns" { IFCLK IFCLK~clkctrl readfifo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.759 ns" { IFCLK IFCLK~combout IFCLK~clkctrl readfifo } { 0.000ns 0.000ns 0.140ns 0.823ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3] } { 0.000ns 0.000ns 0.140ns 0.822ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "C16 register memory tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|alt_synch_pipe_jc8:ws_dgrp\|dffpipe_dd9:dffpipe14\|dffe16a\[1\] tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|altsyncram_va11:fifo_ram\|ram_block5a0~porta_datain_reg0 163.03 MHz Internal " "Info: Clock \"C16\" Internal fmax is restricted to 163.03 MHz between source register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|alt_synch_pipe_jc8:ws_dgrp\|dffpipe_dd9:dffpipe14\|dffe16a\[1\]\" and destination memory \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|altsyncram_va11:fifo_ram\|ram_block5a0~porta_datain_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.841 ns + Longest register memory " "Info: + Longest register to memory delay is 3.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|alt_synch_pipe_jc8:ws_dgrp\|dffpipe_dd9:dffpipe14\|dffe16a\[1\] 1 REG LCFF_X26_Y6_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N13; Fanout = 1; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|alt_synch_pipe_jc8:ws_dgrp\|dffpipe_dd9:dffpipe14\|dffe16a\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] } "NODE_NAME" } } { "db/dffpipe_dd9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/dffpipe_dd9.tdf" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.651 ns) 1.105 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|valid_wrreq~29 2 COMB LCCOMB_X26_Y6_N4 1 " "Info: 2: + IC(0.454 ns) + CELL(0.651 ns) = 1.105 ns; Loc. = LCCOMB_X26_Y6_N4; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|valid_wrreq~29'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.105 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~29 } "NODE_NAME" } } { "db/dcfifo_h9b1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/dcfifo_h9b1.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 1.847 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|valid_wrreq~30 3 COMB LCCOMB_X26_Y6_N26 23 " "Info: 3: + IC(0.372 ns) + CELL(0.370 ns) = 1.847 ns; Loc. = LCCOMB_X26_Y6_N26; Fanout = 23; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|valid_wrreq~30'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.742 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~29 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~30 } "NODE_NAME" } } { "db/dcfifo_h9b1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/dcfifo_h9b1.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.781 ns) 3.841 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|altsyncram_va11:fifo_ram\|ram_block5a0~porta_datain_reg0 4 MEM M4K_X23_Y6 1 " "Info: 4: + IC(1.213 ns) + CELL(0.781 ns) = 3.841 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|altsyncram_va11:fifo_ram\|ram_block5a0~porta_datain_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.994 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~30 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_va11.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/altsyncram_va11.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.802 ns ( 46.91 % ) " "Info: Total cell delay = 1.802 ns ( 46.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.039 ns ( 53.09 % ) " "Info: Total interconnect delay = 2.039 ns ( 53.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.841 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~29 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~30 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.841 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~29 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~30 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0 } { 0.000ns 0.454ns 0.372ns 1.213ns } { 0.000ns 0.651ns 0.370ns 0.781ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.750 ns - Smallest " "Info: - Smallest clock skew is 0.750 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C16 destination 3.715 ns + Shortest memory " "Info: + Shortest clock path from clock \"C16\" to destination memory is 3.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C16 1 CLK PIN_127 80 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 80; CLK Node = 'C16'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { C16 } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.834 ns) 3.715 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|altsyncram_va11:fifo_ram\|ram_block5a0~porta_datain_reg0 2 MEM M4K_X23_Y6 1 " "Info: 2: + IC(1.896 ns) + CELL(0.834 ns) = 3.715 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|altsyncram_va11:fifo_ram\|ram_block5a0~porta_datain_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.730 ns" { C16 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_va11.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/altsyncram_va11.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.819 ns ( 48.96 % ) " "Info: Total cell delay = 1.819 ns ( 48.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.896 ns ( 51.04 % ) " "Info: Total interconnect delay = 1.896 ns ( 51.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.715 ns" { C16 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.715 ns" { C16 C16~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0 } { 0.000ns 0.000ns 1.896ns } { 0.000ns 0.985ns 0.834ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C16 source 2.965 ns - Longest register " "Info: - Longest clock path from clock \"C16\" to source register is 2.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C16 1 CLK PIN_127 80 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 80; CLK Node = 'C16'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { C16 } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.666 ns) 2.965 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|alt_synch_pipe_jc8:ws_dgrp\|dffpipe_dd9:dffpipe14\|dffe16a\[1\] 2 REG LCFF_X26_Y6_N13 1 " "Info: 2: + IC(1.314 ns) + CELL(0.666 ns) = 2.965 ns; Loc. = LCFF_X26_Y6_N13; Fanout = 1; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|alt_synch_pipe_jc8:ws_dgrp\|dffpipe_dd9:dffpipe14\|dffe16a\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.980 ns" { C16 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] } "NODE_NAME" } } { "db/dffpipe_dd9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/dffpipe_dd9.tdf" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 55.68 % ) " "Info: Total cell delay = 1.651 ns ( 55.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.314 ns ( 44.32 % ) " "Info: Total interconnect delay = 1.314 ns ( 44.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.965 ns" { C16 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.965 ns" { C16 C16~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] } { 0.000ns 0.000ns 1.314ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.715 ns" { C16 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.715 ns" { C16 C16~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0 } { 0.000ns 0.000ns 1.896ns } { 0.000ns 0.985ns 0.834ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.965 ns" { C16 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.965 ns" { C16 C16~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] } { 0.000ns 0.000ns 1.314ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/dffpipe_dd9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/dffpipe_dd9.tdf" 33 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_va11.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/altsyncram_va11.tdf" 50 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.841 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~29 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~30 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.841 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~29 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~30 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0 } { 0.000ns 0.454ns 0.372ns 1.213ns } { 0.000ns 0.651ns 0.370ns 0.781ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.715 ns" { C16 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.715 ns" { C16 C16~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0 } { 0.000ns 0.000ns 1.896ns } { 0.000ns 0.985ns 0.834ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.965 ns" { C16 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.965 ns" { C16 C16~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] } { 0.000ns 0.000ns 1.314ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0 } {  } {  } } } { "db/altsyncram_va11.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/altsyncram_va11.tdf" 50 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "readfifo FLAGC IFCLK 6.705 ns register " "Info: tsu for register \"readfifo\" (data pin = \"FLAGC\", clock pin = \"IFCLK\") is 6.705 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.504 ns + Longest pin register " "Info: + Longest pin to register delay is 9.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns FLAGC 1 PIN PIN_5 2 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_5; Fanout = 2; PIN Node = 'FLAGC'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.134 ns) + CELL(0.650 ns) 8.799 ns Selector17~105 2 COMB LCCOMB_X22_Y6_N26 2 " "Info: 2: + IC(7.134 ns) + CELL(0.650 ns) = 8.799 ns; Loc. = LCCOMB_X22_Y6_N26; Fanout = 2; COMB Node = 'Selector17~105'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.784 ns" { FLAGC Selector17~105 } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 9.396 ns Selector16~57 3 COMB LCCOMB_X22_Y6_N0 1 " "Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 9.396 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'Selector16~57'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.597 ns" { Selector17~105 Selector16~57 } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.504 ns readfifo 4 REG LCFF_X22_Y6_N1 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.504 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 3; REG Node = 'readfifo'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector16~57 readfifo } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.979 ns ( 20.82 % ) " "Info: Total cell delay = 1.979 ns ( 20.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.525 ns ( 79.18 % ) " "Info: Total interconnect delay = 7.525 ns ( 79.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.504 ns" { FLAGC Selector17~105 Selector16~57 readfifo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.504 ns" { FLAGC FLAGC~combout Selector17~105 Selector16~57 readfifo } { 0.000ns 0.000ns 7.134ns 0.391ns 0.000ns } { 0.000ns 1.015ns 0.650ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 210 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.759 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.759 ns readfifo 3 REG LCFF_X22_Y6_N1 3 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.759 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 3; REG Node = 'readfifo'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.489 ns" { IFCLK~clkctrl readfifo } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.10 % ) " "Info: Total cell delay = 1.796 ns ( 65.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 34.90 % ) " "Info: Total interconnect delay = 0.963 ns ( 34.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.759 ns" { IFCLK IFCLK~clkctrl readfifo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.759 ns" { IFCLK IFCLK~combout IFCLK~clkctrl readfifo } { 0.000ns 0.000ns 0.140ns 0.823ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.504 ns" { FLAGC Selector17~105 Selector16~57 readfifo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.504 ns" { FLAGC FLAGC~combout Selector17~105 Selector16~57 readfifo } { 0.000ns 0.000ns 7.134ns 0.391ns 0.000ns } { 0.000ns 1.015ns 0.650ns 0.206ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.759 ns" { IFCLK IFCLK~clkctrl readfifo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.759 ns" { IFCLK IFCLK~combout IFCLK~clkctrl readfifo } { 0.000ns 0.000ns 0.140ns 0.823ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "IFCLK FD\[14\] tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|altsyncram_va11:fifo_ram\|q_b\[14\] 10.032 ns memory " "Info: tco from clock \"IFCLK\" to destination pin \"FD\[14\]\" through memory \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|altsyncram_va11:fifo_ram\|q_b\[14\]\" is 10.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.845 ns + Longest memory " "Info: + Longest clock path from clock \"IFCLK\" to source memory is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.821 ns) 2.845 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|altsyncram_va11:fifo_ram\|q_b\[14\] 3 MEM M4K_X23_Y6 1 " "Info: 3: + IC(0.754 ns) + CELL(0.821 ns) = 2.845 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|altsyncram_va11:fifo_ram\|q_b\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.575 ns" { IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14] } "NODE_NAME" } } { "db/altsyncram_va11.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/altsyncram_va11.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.951 ns ( 68.58 % ) " "Info: Total cell delay = 1.951 ns ( 68.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.894 ns ( 31.42 % ) " "Info: Total interconnect delay = 0.894 ns ( 31.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.845 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.845 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14] } { 0.000ns 0.000ns 0.140ns 0.754ns } { 0.000ns 1.130ns 0.000ns 0.821ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_va11.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/altsyncram_va11.tdf" 46 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.927 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|altsyncram_va11:fifo_ram\|q_b\[14\] 1 MEM M4K_X23_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_h9b1:auto_generated\|altsyncram_va11:fifo_ram\|q_b\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14] } "NODE_NAME" } } { "db/altsyncram_va11.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/db/altsyncram_va11.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.522 ns) + CELL(3.296 ns) 6.927 ns FD\[14\] 2 PIN PIN_200 0 " "Info: 2: + IC(3.522 ns) + CELL(3.296 ns) = 6.927 ns; Loc. = PIN_200; Fanout = 0; PIN Node = 'FD\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.818 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14] FD[14] } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.405 ns ( 49.16 % ) " "Info: Total cell delay = 3.405 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.522 ns ( 50.84 % ) " "Info: Total interconnect delay = 3.522 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.927 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14] FD[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.927 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14] FD[14] } { 0.000ns 3.522ns } { 0.109ns 3.296ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.845 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.845 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14] } { 0.000ns 0.000ns 0.140ns 0.754ns } { 0.000ns 1.130ns 0.000ns 0.821ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.927 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14] FD[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.927 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14] FD[14] } { 0.000ns 3.522ns } { 0.109ns 3.296ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "C14 GPIO9 10.818 ns Longest " "Info: Longest tpd from source pin \"C14\" to destination pin \"GPIO9\" is 10.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns C14 1 PIN PIN_133 4 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_133; Fanout = 4; PIN Node = 'C14'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { C14 } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.547 ns) + CELL(3.276 ns) 10.818 ns GPIO9 2 PIN PIN_77 0 " "Info: 2: + IC(6.547 ns) + CELL(3.276 ns) = 10.818 ns; Loc. = PIN_77; Fanout = 0; PIN Node = 'GPIO9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.823 ns" { C14 GPIO9 } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.271 ns ( 39.48 % ) " "Info: Total cell delay = 4.271 ns ( 39.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.547 ns ( 60.52 % ) " "Info: Total interconnect delay = 6.547 ns ( 60.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.818 ns" { C14 GPIO9 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.818 ns" { C14 C14~combout GPIO9 } { 0.000ns 0.000ns 6.547ns } { 0.000ns 0.995ns 3.276ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "lr_data\[0\] C15 C16 -3.820 ns register " "Info: th for register \"lr_data\[0\]\" (data pin = \"C15\", clock pin = \"C16\") is -3.820 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C16 destination 2.963 ns + Longest register " "Info: + Longest clock path from clock \"C16\" to destination register is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C16 1 CLK PIN_127 80 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 80; CLK Node = 'C16'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { C16 } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.666 ns) 2.963 ns lr_data\[0\] 2 REG LCFF_X24_Y6_N31 2 " "Info: 2: + IC(1.312 ns) + CELL(0.666 ns) = 2.963 ns; Loc. = LCFF_X24_Y6_N31; Fanout = 2; REG Node = 'lr_data\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.978 ns" { C16 lr_data[0] } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 55.72 % ) " "Info: Total cell delay = 1.651 ns ( 55.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.312 ns ( 44.28 % ) " "Info: Total interconnect delay = 1.312 ns ( 44.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.963 ns" { C16 lr_data[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.963 ns" { C16 C16~combout lr_data[0] } { 0.000ns 0.000ns 1.312ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 206 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.089 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C15 1 PIN PIN_128 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_128; Fanout = 2; PIN Node = 'C15'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { C15 } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.644 ns) + CELL(0.460 ns) 7.089 ns lr_data\[0\] 2 REG LCFF_X24_Y6_N31 2 " "Info: 2: + IC(5.644 ns) + CELL(0.460 ns) = 7.089 ns; Loc. = LCFF_X24_Y6_N31; Fanout = 2; REG Node = 'lr_data\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.104 ns" { C15 lr_data[0] } "NODE_NAME" } } { "OZY_JANUSV2.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 20.38 % ) " "Info: Total cell delay = 1.445 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.644 ns ( 79.62 % ) " "Info: Total interconnect delay = 5.644 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.089 ns" { C15 lr_data[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.089 ns" { C15 C15~combout lr_data[0] } { 0.000ns 0.000ns 5.644ns } { 0.000ns 0.985ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.963 ns" { C16 lr_data[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.963 ns" { C16 C16~combout lr_data[0] } { 0.000ns 0.000ns 1.312ns } { 0.000ns 0.985ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.089 ns" { C15 lr_data[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.089 ns" { C15 C15~combout lr_data[0] } { 0.000ns 0.000ns 5.644ns } { 0.000ns 0.985ns 0.460ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 11 15:45:55 2006 " "Info: Processing ended: Fri Aug 11 15:45:55 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
