module wideexpr_00883(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ($signed(-({3{((ctrl[7]?5'sb10111:(s1)<<(s5)))>>>((s0)<<(+(1'b1)))}})))&(((ctrl[1]?((-({2{1'sb1}}))^(($signed(1'b0))^((s6)-(s1))))<<<((6'sb000100)<<<({{s6,u5,2'sb00},(1'sb0)&(s5)})):(s2)>>(5'b01001)))<<<((1'sb0)-(+(-($unsigned(4'sb1000))))));
  assign y1 = ((s1)>>>((ctrl[5]?(1'sb0)>>(((6'sb111100)^~(s5))<<((((s2)+(s6))&((1'sb0)-(4'sb1100)))+((+(1'sb1))>>((s1)<<(u1))))):(ctrl[7]?6'sb110000:-((ctrl[0]?(s4)+(s7):5'sb01001))))))>(((ctrl[7]?s3:1'sb1))+((((+(($signed(u3))>>(1'sb0)))-($signed(u6)))>>(-(-(((ctrl[5]?1'sb1:1'sb0))^~(s1)))))>>((($signed($signed(s1)))-((($signed(5'b11110))&(1'sb1))&(s5)))>>>((ctrl[3]?$signed(4'sb1000):((ctrl[5]?(1'sb1)<<<(u1):6'sb010100))>=(((s5)<<<(1'sb1))|((2'sb11)|(5'sb01011))))))));
  assign y2 = 5'sb01010;
  assign y3 = {2{(-(5'sb01101))<<<((2'sb01)>>({3{{(u4)>>>(((s2)&(3'sb100))<<((u6)>(u1))),~^((2'b00)&($signed(u7))),1'sb0}}}))}};
  assign y4 = ({1{(2'sb11)+((ctrl[4]?((-($signed(s0)))<<<(s2))>>({2{(ctrl[0]?s6:1'sb1)}}):(3'sb010)^(((ctrl[3]?(2'sb00)-(3'sb110):$signed(5'sb00001)))>>>(|($signed(4'sb1001))))))}})<<<($signed($signed((3'sb001)>>((($signed(-(u0)))==(~($signed(u2))))-({&((s3)>=(s2)),u0,+(s4)})))));
  assign y5 = -((ctrl[2]?{3{~|({2{((4'b0111)<<<(u3))==(5'sb00011)}})}}:2'b00));
  assign y6 = 6'sb000010;
  assign y7 = 5'sb11001;
endmodule
