CAPI=2:
name: "u337mg054:ece337:clk_div:1.0.0"
description: 100 MHZ to 12 MHZ clock divider

filesets:
    rtl:
        files:
            - "source/clk_div.sv"
        file_type: systemVerilogSource
        depend:
            - "u337mg054:ece337:flex_counter:1.0.0" 

    synth:
        depend:
            - "ece337:tech:AMI_05_LIB"
            - "u337mg054:ece337:clk_div_syn"

    tb:
        files:
            - "testbench/tb_clk_div.sv"
            - "waves/clk_div.do": { file_type: user }
            - "waves/clk_div.gtkw": { file_type: user }
        file_type: systemVerilogSource

    synfiles:
        depend:
            - "u337mg054:ece337:synfiles"

targets:
    default: &default
        filesets:
            - rtl
        toplevel: clk_div

    sim: &sim
        <<: *default
        default_tool: verilator
        filesets_append:
            - tb
        toplevel: tb_clk_div
        tools:
            modelsim:
                vsim_options:
                    - -vopt
                    - -voptargs='+acc'
                    - -t ps
                    - -do waves/clk_div.do
                    - -onfinish stop
                    - -do "set PrefSource(OpenOnFinish) 0 ; set PrefMain(LinePrefix) \"\" ; set PrefMain(colorizeTranscript) 1"
                    - -coverage
                vlog_options:
                    - +cover
            verilator:
                verilator_options:
                    - --cc
                    - --trace
                    - --main
                    - --timing
                    - --coverage
                make_options:
                    - -j

    lint:
        <<: *default
        default_tool: verilator
        filesets_append:
            - tb
        tools:
            verilator:
                mode: lint-only
                verilator_options:
                    - --timing
                    - -Wall

    syn:
        <<: *default
        filesets_append:
            - synfiles
        default_tool: design_compiler
        toplevel: ahb_lite_satellite
        tools:
            design_compiler:
                script_dir: "src/u337mg054_ece337_synfiles_0"
                dc_script: "synth.tcl"
                report_dir: "reports"
                target_library: "/home/ecegrid/a/ece337/summer24-refactor/tech/ami05/osu05_stdcells.db"
                libs: "/home/ecegrid/a/ece337/summer24-refactor/tech/ami05/osu05_stdcells.db dw_foundation.sldb"

    syn_sim:
        <<: *sim
        filesets:
            - synth
            - tb

