// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.3
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dataflow_parent_loop_2 (
        input_V_address0,
        input_V_ce0,
        input_V_d0,
        input_V_q0,
        input_V_we0,
        input_V_address1,
        input_V_ce1,
        input_V_d1,
        input_V_q1,
        input_V_we1,
        output_r_address0,
        output_r_ce0,
        output_r_d0,
        output_r_q0,
        output_r_we0,
        m_axi_ddr_V_AWVALID,
        m_axi_ddr_V_AWREADY,
        m_axi_ddr_V_AWADDR,
        m_axi_ddr_V_AWID,
        m_axi_ddr_V_AWLEN,
        m_axi_ddr_V_AWSIZE,
        m_axi_ddr_V_AWBURST,
        m_axi_ddr_V_AWLOCK,
        m_axi_ddr_V_AWCACHE,
        m_axi_ddr_V_AWPROT,
        m_axi_ddr_V_AWQOS,
        m_axi_ddr_V_AWREGION,
        m_axi_ddr_V_AWUSER,
        m_axi_ddr_V_WVALID,
        m_axi_ddr_V_WREADY,
        m_axi_ddr_V_WDATA,
        m_axi_ddr_V_WSTRB,
        m_axi_ddr_V_WLAST,
        m_axi_ddr_V_WID,
        m_axi_ddr_V_WUSER,
        m_axi_ddr_V_ARVALID,
        m_axi_ddr_V_ARREADY,
        m_axi_ddr_V_ARADDR,
        m_axi_ddr_V_ARID,
        m_axi_ddr_V_ARLEN,
        m_axi_ddr_V_ARSIZE,
        m_axi_ddr_V_ARBURST,
        m_axi_ddr_V_ARLOCK,
        m_axi_ddr_V_ARCACHE,
        m_axi_ddr_V_ARPROT,
        m_axi_ddr_V_ARQOS,
        m_axi_ddr_V_ARREGION,
        m_axi_ddr_V_ARUSER,
        m_axi_ddr_V_RVALID,
        m_axi_ddr_V_RREADY,
        m_axi_ddr_V_RDATA,
        m_axi_ddr_V_RLAST,
        m_axi_ddr_V_RID,
        m_axi_ddr_V_RUSER,
        m_axi_ddr_V_RRESP,
        m_axi_ddr_V_BVALID,
        m_axi_ddr_V_BREADY,
        m_axi_ddr_V_BRESP,
        m_axi_ddr_V_BID,
        m_axi_ddr_V_BUSER,
        bias_address0,
        bias_ce0,
        bias_d0,
        bias_q0,
        bias_we0,
        bias_address1,
        bias_ce1,
        bias_d1,
        bias_q1,
        bias_we1,
        scale_address0,
        scale_ce0,
        scale_d0,
        scale_q0,
        scale_we0,
        scale_address1,
        scale_ce1,
        scale_d1,
        scale_q1,
        scale_we1,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [3:0] input_V_address0;
output   input_V_ce0;
output  [1023:0] input_V_d0;
input  [1023:0] input_V_q0;
output   input_V_we0;
output  [3:0] input_V_address1;
output   input_V_ce1;
output  [1023:0] input_V_d1;
input  [1023:0] input_V_q1;
output   input_V_we1;
output  [9:0] output_r_address0;
output   output_r_ce0;
output  [31:0] output_r_d0;
input  [31:0] output_r_q0;
output   output_r_we0;
output   m_axi_ddr_V_AWVALID;
input   m_axi_ddr_V_AWREADY;
output  [31:0] m_axi_ddr_V_AWADDR;
output  [0:0] m_axi_ddr_V_AWID;
output  [31:0] m_axi_ddr_V_AWLEN;
output  [2:0] m_axi_ddr_V_AWSIZE;
output  [1:0] m_axi_ddr_V_AWBURST;
output  [1:0] m_axi_ddr_V_AWLOCK;
output  [3:0] m_axi_ddr_V_AWCACHE;
output  [2:0] m_axi_ddr_V_AWPROT;
output  [3:0] m_axi_ddr_V_AWQOS;
output  [3:0] m_axi_ddr_V_AWREGION;
output  [0:0] m_axi_ddr_V_AWUSER;
output   m_axi_ddr_V_WVALID;
input   m_axi_ddr_V_WREADY;
output  [127:0] m_axi_ddr_V_WDATA;
output  [15:0] m_axi_ddr_V_WSTRB;
output   m_axi_ddr_V_WLAST;
output  [0:0] m_axi_ddr_V_WID;
output  [0:0] m_axi_ddr_V_WUSER;
output   m_axi_ddr_V_ARVALID;
input   m_axi_ddr_V_ARREADY;
output  [31:0] m_axi_ddr_V_ARADDR;
output  [0:0] m_axi_ddr_V_ARID;
output  [31:0] m_axi_ddr_V_ARLEN;
output  [2:0] m_axi_ddr_V_ARSIZE;
output  [1:0] m_axi_ddr_V_ARBURST;
output  [1:0] m_axi_ddr_V_ARLOCK;
output  [3:0] m_axi_ddr_V_ARCACHE;
output  [2:0] m_axi_ddr_V_ARPROT;
output  [3:0] m_axi_ddr_V_ARQOS;
output  [3:0] m_axi_ddr_V_ARREGION;
output  [0:0] m_axi_ddr_V_ARUSER;
input   m_axi_ddr_V_RVALID;
output   m_axi_ddr_V_RREADY;
input  [127:0] m_axi_ddr_V_RDATA;
input   m_axi_ddr_V_RLAST;
input  [0:0] m_axi_ddr_V_RID;
input  [0:0] m_axi_ddr_V_RUSER;
input  [1:0] m_axi_ddr_V_RRESP;
input   m_axi_ddr_V_BVALID;
output   m_axi_ddr_V_BREADY;
input  [1:0] m_axi_ddr_V_BRESP;
input  [0:0] m_axi_ddr_V_BID;
input  [0:0] m_axi_ddr_V_BUSER;
output  [9:0] bias_address0;
output   bias_ce0;
output  [31:0] bias_d0;
input  [31:0] bias_q0;
output   bias_we0;
output  [9:0] bias_address1;
output   bias_ce1;
output  [31:0] bias_d1;
input  [31:0] bias_q1;
output   bias_we1;
output  [9:0] scale_address0;
output   scale_ce0;
output  [31:0] scale_d0;
input  [31:0] scale_q0;
output   scale_we0;
output  [9:0] scale_address1;
output   scale_ce1;
output  [31:0] scale_d1;
input  [31:0] scale_q1;
output   scale_we1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

reg ap_done;
reg ap_ready;
reg ap_idle;

wire    dataflow_in_loop_U0_m_axi_ddr_V_AWVALID;
wire   [31:0] dataflow_in_loop_U0_m_axi_ddr_V_AWADDR;
wire   [0:0] dataflow_in_loop_U0_m_axi_ddr_V_AWID;
wire   [31:0] dataflow_in_loop_U0_m_axi_ddr_V_AWLEN;
wire   [2:0] dataflow_in_loop_U0_m_axi_ddr_V_AWSIZE;
wire   [1:0] dataflow_in_loop_U0_m_axi_ddr_V_AWBURST;
wire   [1:0] dataflow_in_loop_U0_m_axi_ddr_V_AWLOCK;
wire   [3:0] dataflow_in_loop_U0_m_axi_ddr_V_AWCACHE;
wire   [2:0] dataflow_in_loop_U0_m_axi_ddr_V_AWPROT;
wire   [3:0] dataflow_in_loop_U0_m_axi_ddr_V_AWQOS;
wire   [3:0] dataflow_in_loop_U0_m_axi_ddr_V_AWREGION;
wire   [0:0] dataflow_in_loop_U0_m_axi_ddr_V_AWUSER;
wire    dataflow_in_loop_U0_m_axi_ddr_V_WVALID;
wire   [127:0] dataflow_in_loop_U0_m_axi_ddr_V_WDATA;
wire   [15:0] dataflow_in_loop_U0_m_axi_ddr_V_WSTRB;
wire    dataflow_in_loop_U0_m_axi_ddr_V_WLAST;
wire   [0:0] dataflow_in_loop_U0_m_axi_ddr_V_WID;
wire   [0:0] dataflow_in_loop_U0_m_axi_ddr_V_WUSER;
wire    dataflow_in_loop_U0_m_axi_ddr_V_ARVALID;
wire   [31:0] dataflow_in_loop_U0_m_axi_ddr_V_ARADDR;
wire   [0:0] dataflow_in_loop_U0_m_axi_ddr_V_ARID;
wire   [31:0] dataflow_in_loop_U0_m_axi_ddr_V_ARLEN;
wire   [2:0] dataflow_in_loop_U0_m_axi_ddr_V_ARSIZE;
wire   [1:0] dataflow_in_loop_U0_m_axi_ddr_V_ARBURST;
wire   [1:0] dataflow_in_loop_U0_m_axi_ddr_V_ARLOCK;
wire   [3:0] dataflow_in_loop_U0_m_axi_ddr_V_ARCACHE;
wire   [2:0] dataflow_in_loop_U0_m_axi_ddr_V_ARPROT;
wire   [3:0] dataflow_in_loop_U0_m_axi_ddr_V_ARQOS;
wire   [3:0] dataflow_in_loop_U0_m_axi_ddr_V_ARREGION;
wire   [0:0] dataflow_in_loop_U0_m_axi_ddr_V_ARUSER;
wire    dataflow_in_loop_U0_m_axi_ddr_V_RREADY;
wire    dataflow_in_loop_U0_m_axi_ddr_V_BREADY;
wire   [3:0] dataflow_in_loop_U0_input_V_address0;
wire    dataflow_in_loop_U0_input_V_ce0;
wire   [1023:0] dataflow_in_loop_U0_input_V_d0;
wire    dataflow_in_loop_U0_input_V_we0;
wire   [3:0] dataflow_in_loop_U0_input_V_address1;
wire    dataflow_in_loop_U0_input_V_ce1;
wire   [1023:0] dataflow_in_loop_U0_input_V_d1;
wire    dataflow_in_loop_U0_input_V_we1;
wire   [9:0] dataflow_in_loop_U0_bias_address0;
wire    dataflow_in_loop_U0_bias_ce0;
wire   [31:0] dataflow_in_loop_U0_bias_d0;
wire    dataflow_in_loop_U0_bias_we0;
wire   [9:0] dataflow_in_loop_U0_bias_address1;
wire    dataflow_in_loop_U0_bias_ce1;
wire   [31:0] dataflow_in_loop_U0_bias_d1;
wire    dataflow_in_loop_U0_bias_we1;
wire   [9:0] dataflow_in_loop_U0_scale_address0;
wire    dataflow_in_loop_U0_scale_ce0;
wire   [31:0] dataflow_in_loop_U0_scale_d0;
wire    dataflow_in_loop_U0_scale_we0;
wire   [9:0] dataflow_in_loop_U0_scale_address1;
wire    dataflow_in_loop_U0_scale_ce1;
wire   [31:0] dataflow_in_loop_U0_scale_d1;
wire    dataflow_in_loop_U0_scale_we1;
wire   [9:0] dataflow_in_loop_U0_output_r_address0;
wire    dataflow_in_loop_U0_output_r_ce0;
wire   [31:0] dataflow_in_loop_U0_output_r_d0;
wire    dataflow_in_loop_U0_output_r_we0;
wire    dataflow_in_loop_U0_ap_start;
wire    dataflow_in_loop_U0_ap_done;
wire    dataflow_in_loop_U0_ap_ready;
wire    dataflow_in_loop_U0_ap_idle;
reg    dataflow_in_loop_U0_ap_continue;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
reg   [9:0] loop_dataflow_input_count;
reg   [9:0] loop_dataflow_output_count;
wire   [9:0] bound_minus_1;
wire    dataflow_in_loop_U0_start_full_n;
wire    dataflow_in_loop_U0_start_write;

// power-on initialization
initial begin
#0 loop_dataflow_input_count = 10'd0;
#0 loop_dataflow_output_count = 10'd0;
end

dataflow_in_loop dataflow_in_loop_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .m_axi_ddr_V_AWVALID(dataflow_in_loop_U0_m_axi_ddr_V_AWVALID),
    .m_axi_ddr_V_AWREADY(1'b0),
    .m_axi_ddr_V_AWADDR(dataflow_in_loop_U0_m_axi_ddr_V_AWADDR),
    .m_axi_ddr_V_AWID(dataflow_in_loop_U0_m_axi_ddr_V_AWID),
    .m_axi_ddr_V_AWLEN(dataflow_in_loop_U0_m_axi_ddr_V_AWLEN),
    .m_axi_ddr_V_AWSIZE(dataflow_in_loop_U0_m_axi_ddr_V_AWSIZE),
    .m_axi_ddr_V_AWBURST(dataflow_in_loop_U0_m_axi_ddr_V_AWBURST),
    .m_axi_ddr_V_AWLOCK(dataflow_in_loop_U0_m_axi_ddr_V_AWLOCK),
    .m_axi_ddr_V_AWCACHE(dataflow_in_loop_U0_m_axi_ddr_V_AWCACHE),
    .m_axi_ddr_V_AWPROT(dataflow_in_loop_U0_m_axi_ddr_V_AWPROT),
    .m_axi_ddr_V_AWQOS(dataflow_in_loop_U0_m_axi_ddr_V_AWQOS),
    .m_axi_ddr_V_AWREGION(dataflow_in_loop_U0_m_axi_ddr_V_AWREGION),
    .m_axi_ddr_V_AWUSER(dataflow_in_loop_U0_m_axi_ddr_V_AWUSER),
    .m_axi_ddr_V_WVALID(dataflow_in_loop_U0_m_axi_ddr_V_WVALID),
    .m_axi_ddr_V_WREADY(1'b0),
    .m_axi_ddr_V_WDATA(dataflow_in_loop_U0_m_axi_ddr_V_WDATA),
    .m_axi_ddr_V_WSTRB(dataflow_in_loop_U0_m_axi_ddr_V_WSTRB),
    .m_axi_ddr_V_WLAST(dataflow_in_loop_U0_m_axi_ddr_V_WLAST),
    .m_axi_ddr_V_WID(dataflow_in_loop_U0_m_axi_ddr_V_WID),
    .m_axi_ddr_V_WUSER(dataflow_in_loop_U0_m_axi_ddr_V_WUSER),
    .m_axi_ddr_V_ARVALID(dataflow_in_loop_U0_m_axi_ddr_V_ARVALID),
    .m_axi_ddr_V_ARREADY(m_axi_ddr_V_ARREADY),
    .m_axi_ddr_V_ARADDR(dataflow_in_loop_U0_m_axi_ddr_V_ARADDR),
    .m_axi_ddr_V_ARID(dataflow_in_loop_U0_m_axi_ddr_V_ARID),
    .m_axi_ddr_V_ARLEN(dataflow_in_loop_U0_m_axi_ddr_V_ARLEN),
    .m_axi_ddr_V_ARSIZE(dataflow_in_loop_U0_m_axi_ddr_V_ARSIZE),
    .m_axi_ddr_V_ARBURST(dataflow_in_loop_U0_m_axi_ddr_V_ARBURST),
    .m_axi_ddr_V_ARLOCK(dataflow_in_loop_U0_m_axi_ddr_V_ARLOCK),
    .m_axi_ddr_V_ARCACHE(dataflow_in_loop_U0_m_axi_ddr_V_ARCACHE),
    .m_axi_ddr_V_ARPROT(dataflow_in_loop_U0_m_axi_ddr_V_ARPROT),
    .m_axi_ddr_V_ARQOS(dataflow_in_loop_U0_m_axi_ddr_V_ARQOS),
    .m_axi_ddr_V_ARREGION(dataflow_in_loop_U0_m_axi_ddr_V_ARREGION),
    .m_axi_ddr_V_ARUSER(dataflow_in_loop_U0_m_axi_ddr_V_ARUSER),
    .m_axi_ddr_V_RVALID(m_axi_ddr_V_RVALID),
    .m_axi_ddr_V_RREADY(dataflow_in_loop_U0_m_axi_ddr_V_RREADY),
    .m_axi_ddr_V_RDATA(m_axi_ddr_V_RDATA),
    .m_axi_ddr_V_RLAST(m_axi_ddr_V_RLAST),
    .m_axi_ddr_V_RID(m_axi_ddr_V_RID),
    .m_axi_ddr_V_RUSER(m_axi_ddr_V_RUSER),
    .m_axi_ddr_V_RRESP(m_axi_ddr_V_RRESP),
    .m_axi_ddr_V_BVALID(1'b0),
    .m_axi_ddr_V_BREADY(dataflow_in_loop_U0_m_axi_ddr_V_BREADY),
    .m_axi_ddr_V_BRESP(2'd0),
    .m_axi_ddr_V_BID(1'd0),
    .m_axi_ddr_V_BUSER(1'd0),
    .och_0(loop_dataflow_input_count),
    .input_V_address0(dataflow_in_loop_U0_input_V_address0),
    .input_V_ce0(dataflow_in_loop_U0_input_V_ce0),
    .input_V_d0(dataflow_in_loop_U0_input_V_d0),
    .input_V_q0(input_V_q0),
    .input_V_we0(dataflow_in_loop_U0_input_V_we0),
    .input_V_address1(dataflow_in_loop_U0_input_V_address1),
    .input_V_ce1(dataflow_in_loop_U0_input_V_ce1),
    .input_V_d1(dataflow_in_loop_U0_input_V_d1),
    .input_V_q1(1024'd0),
    .input_V_we1(dataflow_in_loop_U0_input_V_we1),
    .bias_address0(dataflow_in_loop_U0_bias_address0),
    .bias_ce0(dataflow_in_loop_U0_bias_ce0),
    .bias_d0(dataflow_in_loop_U0_bias_d0),
    .bias_q0(bias_q0),
    .bias_we0(dataflow_in_loop_U0_bias_we0),
    .bias_address1(dataflow_in_loop_U0_bias_address1),
    .bias_ce1(dataflow_in_loop_U0_bias_ce1),
    .bias_d1(dataflow_in_loop_U0_bias_d1),
    .bias_q1(32'd0),
    .bias_we1(dataflow_in_loop_U0_bias_we1),
    .scale_address0(dataflow_in_loop_U0_scale_address0),
    .scale_ce0(dataflow_in_loop_U0_scale_ce0),
    .scale_d0(dataflow_in_loop_U0_scale_d0),
    .scale_q0(scale_q0),
    .scale_we0(dataflow_in_loop_U0_scale_we0),
    .scale_address1(dataflow_in_loop_U0_scale_address1),
    .scale_ce1(dataflow_in_loop_U0_scale_ce1),
    .scale_d1(dataflow_in_loop_U0_scale_d1),
    .scale_q1(32'd0),
    .scale_we1(dataflow_in_loop_U0_scale_we1),
    .output_r_address0(dataflow_in_loop_U0_output_r_address0),
    .output_r_ce0(dataflow_in_loop_U0_output_r_ce0),
    .output_r_d0(dataflow_in_loop_U0_output_r_d0),
    .output_r_q0(32'd0),
    .output_r_we0(dataflow_in_loop_U0_output_r_we0),
    .och_0_ap_vld(1'b0),
    .ap_start(dataflow_in_loop_U0_ap_start),
    .ap_done(dataflow_in_loop_U0_ap_done),
    .ap_ready(dataflow_in_loop_U0_ap_ready),
    .ap_idle(dataflow_in_loop_U0_ap_idle),
    .ap_continue(dataflow_in_loop_U0_ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        loop_dataflow_input_count <= 10'd0;
    end else begin
        if ((~(loop_dataflow_input_count == bound_minus_1) & (ap_start == 1'b1) & (dataflow_in_loop_U0_ap_ready == 1'b1))) begin
            loop_dataflow_input_count <= (loop_dataflow_input_count + 10'd1);
        end else if (((loop_dataflow_input_count == bound_minus_1) & (ap_start == 1'b1) & (dataflow_in_loop_U0_ap_ready == 1'b1))) begin
            loop_dataflow_input_count <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        loop_dataflow_output_count <= 10'd0;
    end else begin
        if ((~(loop_dataflow_output_count == bound_minus_1) & (dataflow_in_loop_U0_ap_continue == 1'b1) & (dataflow_in_loop_U0_ap_done == 1'b1))) begin
            loop_dataflow_output_count <= (loop_dataflow_output_count + 10'd1);
        end else if (((loop_dataflow_output_count == bound_minus_1) & (dataflow_in_loop_U0_ap_continue == 1'b1) & (dataflow_in_loop_U0_ap_done == 1'b1))) begin
            loop_dataflow_output_count <= 10'd0;
        end
    end
end

always @ (*) begin
    if (((loop_dataflow_output_count == bound_minus_1) & (dataflow_in_loop_U0_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (dataflow_in_loop_U0_ap_idle == 1'b1) & (loop_dataflow_output_count == 10'd0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((loop_dataflow_input_count == bound_minus_1) & (ap_start == 1'b1) & (dataflow_in_loop_U0_ap_ready == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~(loop_dataflow_output_count == bound_minus_1) | (ap_continue == 1'b1))) begin
        dataflow_in_loop_U0_ap_continue = 1'b1;
    end else begin
        dataflow_in_loop_U0_ap_continue = 1'b0;
    end
end

assign ap_sync_continue = ap_continue;

assign ap_sync_done = dataflow_in_loop_U0_ap_done;

assign ap_sync_ready = dataflow_in_loop_U0_ap_ready;

assign bias_address0 = dataflow_in_loop_U0_bias_address0;

assign bias_address1 = 10'd0;

assign bias_ce0 = dataflow_in_loop_U0_bias_ce0;

assign bias_ce1 = 1'b0;

assign bias_d0 = 32'd0;

assign bias_d1 = 32'd0;

assign bias_we0 = 1'b0;

assign bias_we1 = 1'b0;

assign bound_minus_1 = (10'd1000 - 10'd1);

assign dataflow_in_loop_U0_ap_start = ap_start;

assign dataflow_in_loop_U0_start_full_n = 1'b1;

assign dataflow_in_loop_U0_start_write = 1'b0;

assign input_V_address0 = dataflow_in_loop_U0_input_V_address0;

assign input_V_address1 = 4'd0;

assign input_V_ce0 = dataflow_in_loop_U0_input_V_ce0;

assign input_V_ce1 = 1'b0;

assign input_V_d0 = 1024'd0;

assign input_V_d1 = 1024'd0;

assign input_V_we0 = 1'b0;

assign input_V_we1 = 1'b0;

assign m_axi_ddr_V_ARADDR = dataflow_in_loop_U0_m_axi_ddr_V_ARADDR;

assign m_axi_ddr_V_ARBURST = dataflow_in_loop_U0_m_axi_ddr_V_ARBURST;

assign m_axi_ddr_V_ARCACHE = dataflow_in_loop_U0_m_axi_ddr_V_ARCACHE;

assign m_axi_ddr_V_ARID = dataflow_in_loop_U0_m_axi_ddr_V_ARID;

assign m_axi_ddr_V_ARLEN = dataflow_in_loop_U0_m_axi_ddr_V_ARLEN;

assign m_axi_ddr_V_ARLOCK = dataflow_in_loop_U0_m_axi_ddr_V_ARLOCK;

assign m_axi_ddr_V_ARPROT = dataflow_in_loop_U0_m_axi_ddr_V_ARPROT;

assign m_axi_ddr_V_ARQOS = dataflow_in_loop_U0_m_axi_ddr_V_ARQOS;

assign m_axi_ddr_V_ARREGION = dataflow_in_loop_U0_m_axi_ddr_V_ARREGION;

assign m_axi_ddr_V_ARSIZE = dataflow_in_loop_U0_m_axi_ddr_V_ARSIZE;

assign m_axi_ddr_V_ARUSER = dataflow_in_loop_U0_m_axi_ddr_V_ARUSER;

assign m_axi_ddr_V_ARVALID = dataflow_in_loop_U0_m_axi_ddr_V_ARVALID;

assign m_axi_ddr_V_AWADDR = 32'd0;

assign m_axi_ddr_V_AWBURST = 2'd0;

assign m_axi_ddr_V_AWCACHE = 4'd0;

assign m_axi_ddr_V_AWID = 1'd0;

assign m_axi_ddr_V_AWLEN = 32'd0;

assign m_axi_ddr_V_AWLOCK = 2'd0;

assign m_axi_ddr_V_AWPROT = 3'd0;

assign m_axi_ddr_V_AWQOS = 4'd0;

assign m_axi_ddr_V_AWREGION = 4'd0;

assign m_axi_ddr_V_AWSIZE = 3'd0;

assign m_axi_ddr_V_AWUSER = 1'd0;

assign m_axi_ddr_V_AWVALID = 1'b0;

assign m_axi_ddr_V_BREADY = 1'b0;

assign m_axi_ddr_V_RREADY = dataflow_in_loop_U0_m_axi_ddr_V_RREADY;

assign m_axi_ddr_V_WDATA = 128'd0;

assign m_axi_ddr_V_WID = 1'd0;

assign m_axi_ddr_V_WLAST = 1'b0;

assign m_axi_ddr_V_WSTRB = 16'd0;

assign m_axi_ddr_V_WUSER = 1'd0;

assign m_axi_ddr_V_WVALID = 1'b0;

assign output_r_address0 = dataflow_in_loop_U0_output_r_address0;

assign output_r_ce0 = dataflow_in_loop_U0_output_r_ce0;

assign output_r_d0 = dataflow_in_loop_U0_output_r_d0;

assign output_r_we0 = dataflow_in_loop_U0_output_r_we0;

assign scale_address0 = dataflow_in_loop_U0_scale_address0;

assign scale_address1 = 10'd0;

assign scale_ce0 = dataflow_in_loop_U0_scale_ce0;

assign scale_ce1 = 1'b0;

assign scale_d0 = 32'd0;

assign scale_d1 = 32'd0;

assign scale_we0 = 1'b0;

assign scale_we1 = 1'b0;

endmodule //dataflow_parent_loop_2
