# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ProjFinalFase1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:11 on Jun 18,2021
# vcom -reportprogress 300 -93 -work work C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Fase1
# -- Compiling architecture shell of Fase1
# ** Error: (vcom-11) Could not find work.clkdividern.
# ** Error (suppressible): C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd(29): (vcom-1195) Cannot find expanded name "work.ClkDividerN".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd(29): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.display.
# ** Error (suppressible): C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd(34): (vcom-1195) Cannot find expanded name "work.Display".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd(34): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.timerfsm.
# ** Error (suppressible): C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd(47): (vcom-1195) Cannot find expanded name "work.TimerFSM".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd(47): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.fase1fsm.
# ** Error (suppressible): C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd(54): (vcom-1195) Cannot find expanded name "work.Fase1FSM".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd(54): Unknown expanded name.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd(75): VHDL Compiler exiting
# End time: 15:29:11 on Jun 18,2021, Elapsed time: 0:00:00
# Errors: 13, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ProjFinalFase1_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd}"
vcom -reportprogress 300 -work work C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:00 on Jun 18,2021
# vcom -reportprogress 300 -work work C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Fase1_Tb
# -- Compiling architecture Stimulus of Fase1_Tb
# ** Error: (vcom-11) Could not find work.fase1fsm.
# ** Error (suppressible): C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(24): (vcom-1195) Cannot find expanded name "work.Fase1FSM".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(24): Unknown expanded name.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(37): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(37): Integer literal 6 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(39): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(39): Integer literal 8 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(41): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(41): Integer literal 2 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(43): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(43): Integer literal 8 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(45): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(45): Integer literal 2 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(47): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(47): Integer literal 3 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(49): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(49): Integer literal 6 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(52): VHDL Compiler exiting
# End time: 15:30:00 on Jun 18,2021, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:03 on Jun 18,2021
# vcom -reportprogress 300 -work work C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Fase1_Tb
# -- Compiling architecture Stimulus of Fase1_Tb
# ** Error: (vcom-11) Could not find work.fase1fsm.
# ** Error (suppressible): C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(24): (vcom-1195) Cannot find expanded name "work.Fase1FSM".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(24): Unknown expanded name.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(37): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(37): Integer literal 6 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(39): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(39): Integer literal 8 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(41): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(41): Integer literal 2 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(43): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(43): Integer literal 8 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(45): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(45): Integer literal 2 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(47): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(47): Integer literal 3 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(49): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(49): Integer literal 6 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(52): VHDL Compiler exiting
# End time: 15:30:03 on Jun 18,2021, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:04 on Jun 18,2021
# vcom -reportprogress 300 -work work C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Fase1_Tb
# -- Compiling architecture Stimulus of Fase1_Tb
# ** Error: (vcom-11) Could not find work.fase1fsm.
# ** Error (suppressible): C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(24): (vcom-1195) Cannot find expanded name "work.Fase1FSM".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(24): Unknown expanded name.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(37): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(37): Integer literal 6 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(39): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(39): Integer literal 8 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(41): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(41): Integer literal 2 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(43): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(43): Integer literal 8 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(45): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(45): Integer literal 2 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(47): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(47): Integer literal 3 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(49): (vcom-1136) Unknown identifier "s".
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(49): Integer literal 6 is not of type std.STANDARD.TIME.
# ** Error: C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd(52): VHDL Compiler exiting
# End time: 15:30:04 on Jun 18,2021, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
