{"vcs1":{"timestamp_begin":1737353346.561889473, "rt":0.23, "ut":0.09, "st":0.10}}
{"vcselab":{"timestamp_begin":1737353346.876942306, "rt":0.24, "ut":0.15, "st":0.08}}
{"link":{"timestamp_begin":1737353347.173520726, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737353346.314535898}
{"VCS_COMP_START_TIME": 1737353346.314535898}
{"VCS_COMP_END_TIME": 1737353347.386874293}
{"VCS_USER_OPTIONS": "-sverilog memory.sv mem_test.sv top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 263612}}
{"vcselab": {"peak_mem": 150292}}
