
UART-BT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004390  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404390  00404390  00014390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20000000  00404398  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000010c  200009c0  00404d58  000209c0  2**2
                  ALLOC
  4 .stack        00003004  20000acc  00404e64  000209c0  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  7 .debug_info   00010489  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000240b  00000000  00000000  00030ecc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00003c6a  00000000  00000000  000332d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000008b0  00000000  00000000  00036f41  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000828  00000000  00000000  000377f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000140ca  00000000  00000000  00038019  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00009bbf  00000000  00000000  0004c0e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00056178  00000000  00000000  00055ca2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001f9c  00000000  00000000  000abe1c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d0 3a 00 20 81 09 40 00 7d 09 40 00 7d 09 40 00     .:. ..@.}.@.}.@.
  400010:	7d 09 40 00 7d 09 40 00 7d 09 40 00 00 00 00 00     }.@.}.@.}.@.....
	...
  40002c:	7d 09 40 00 7d 09 40 00 00 00 00 00 7d 09 40 00     }.@.}.@.....}.@.
  40003c:	7d 09 40 00 7d 09 40 00 7d 09 40 00 7d 09 40 00     }.@.}.@.}.@.}.@.
  40004c:	7d 09 40 00 7d 09 40 00 7d 09 40 00 7d 09 40 00     }.@.}.@.}.@.}.@.
  40005c:	7d 09 40 00 b9 0d 40 00 7d 09 40 00 00 00 00 00     }.@...@.}.@.....
  40006c:	29 07 40 00 3d 07 40 00 51 07 40 00 7d 09 40 00     ).@.=.@.Q.@.}.@.
  40007c:	7d 09 40 00 00 00 00 00 00 00 00 00 7d 09 40 00     }.@.........}.@.
  40008c:	7d 09 40 00 7d 09 40 00 7d 09 40 00 7d 09 40 00     }.@.}.@.}.@.}.@.
  40009c:	7d 09 40 00 7d 09 40 00 7d 09 40 00 7d 09 40 00     }.@.}.@.}.@.}.@.
  4000ac:	7d 09 40 00 7d 09 40 00 7d 09 40 00 7d 09 40 00     }.@.}.@.}.@.}.@.
  4000bc:	7d 09 40 00 7d 09 40 00 7d 09 40 00 7d 09 40 00     }.@.}.@.}.@.}.@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009c0 	.word	0x200009c0
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00404398 	.word	0x00404398

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00404398 	.word	0x00404398
  40012c:	200009c4 	.word	0x200009c4
  400130:	00404398 	.word	0x00404398
  400134:	00000000 	.word	0x00000000

00400138 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400138:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40013a:	480e      	ldr	r0, [pc, #56]	; (400174 <sysclk_init+0x3c>)
  40013c:	4b0e      	ldr	r3, [pc, #56]	; (400178 <sysclk_init+0x40>)
  40013e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400140:	213e      	movs	r1, #62	; 0x3e
  400142:	2000      	movs	r0, #0
  400144:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x44>)
  400146:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400148:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x48>)
  40014a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40014c:	2800      	cmp	r0, #0
  40014e:	d0fc      	beq.n	40014a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400150:	4b0c      	ldr	r3, [pc, #48]	; (400184 <sysclk_init+0x4c>)
  400152:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400154:	4a0c      	ldr	r2, [pc, #48]	; (400188 <sysclk_init+0x50>)
  400156:	4b0d      	ldr	r3, [pc, #52]	; (40018c <sysclk_init+0x54>)
  400158:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40015a:	4c0d      	ldr	r4, [pc, #52]	; (400190 <sysclk_init+0x58>)
  40015c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40015e:	2800      	cmp	r0, #0
  400160:	d0fc      	beq.n	40015c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400162:	2010      	movs	r0, #16
  400164:	4b0b      	ldr	r3, [pc, #44]	; (400194 <sysclk_init+0x5c>)
  400166:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400168:	4b0b      	ldr	r3, [pc, #44]	; (400198 <sysclk_init+0x60>)
  40016a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40016c:	4801      	ldr	r0, [pc, #4]	; (400174 <sysclk_init+0x3c>)
  40016e:	4b02      	ldr	r3, [pc, #8]	; (400178 <sysclk_init+0x40>)
  400170:	4798      	blx	r3
  400172:	bd10      	pop	{r4, pc}
  400174:	07270e00 	.word	0x07270e00
  400178:	00400b3d 	.word	0x00400b3d
  40017c:	004007c9 	.word	0x004007c9
  400180:	0040081d 	.word	0x0040081d
  400184:	0040082d 	.word	0x0040082d
  400188:	20133f01 	.word	0x20133f01
  40018c:	400e0400 	.word	0x400e0400
  400190:	0040083d 	.word	0x0040083d
  400194:	00400765 	.word	0x00400765
  400198:	00400a2d 	.word	0x00400a2d

0040019c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40019c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4001a0:	b980      	cbnz	r0, 4001c4 <_read+0x28>
  4001a2:	460c      	mov	r4, r1
  4001a4:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4001a6:	2a00      	cmp	r2, #0
  4001a8:	dd0f      	ble.n	4001ca <_read+0x2e>
  4001aa:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4001ac:	4e08      	ldr	r6, [pc, #32]	; (4001d0 <_read+0x34>)
  4001ae:	4d09      	ldr	r5, [pc, #36]	; (4001d4 <_read+0x38>)
  4001b0:	6830      	ldr	r0, [r6, #0]
  4001b2:	4621      	mov	r1, r4
  4001b4:	682b      	ldr	r3, [r5, #0]
  4001b6:	4798      	blx	r3
		ptr++;
  4001b8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4001ba:	42bc      	cmp	r4, r7
  4001bc:	d1f8      	bne.n	4001b0 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4001be:	4640      	mov	r0, r8
  4001c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001c4:	f04f 38ff 	mov.w	r8, #4294967295
  4001c8:	e7f9      	b.n	4001be <_read+0x22>
	for (; len > 0; --len) {
  4001ca:	4680      	mov	r8, r0
  4001cc:	e7f7      	b.n	4001be <_read+0x22>
  4001ce:	bf00      	nop
  4001d0:	20000a98 	.word	0x20000a98
  4001d4:	20000a8c 	.word	0x20000a8c

004001d8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  4001d8:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4001da:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4001de:	4b46      	ldr	r3, [pc, #280]	; (4002f8 <board_init+0x120>)
  4001e0:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001e2:	200b      	movs	r0, #11
  4001e4:	4c45      	ldr	r4, [pc, #276]	; (4002fc <board_init+0x124>)
  4001e6:	47a0      	blx	r4
  4001e8:	200c      	movs	r0, #12
  4001ea:	47a0      	blx	r4
  4001ec:	200d      	movs	r0, #13
  4001ee:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4001f0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001f4:	2013      	movs	r0, #19
  4001f6:	4c42      	ldr	r4, [pc, #264]	; (400300 <board_init+0x128>)
  4001f8:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4001fa:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001fe:	2014      	movs	r0, #20
  400200:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400202:	4940      	ldr	r1, [pc, #256]	; (400304 <board_init+0x12c>)
  400204:	2023      	movs	r0, #35	; 0x23
  400206:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400208:	493f      	ldr	r1, [pc, #252]	; (400308 <board_init+0x130>)
  40020a:	204c      	movs	r0, #76	; 0x4c
  40020c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40020e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400212:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400216:	483d      	ldr	r0, [pc, #244]	; (40030c <board_init+0x134>)
  400218:	4b3d      	ldr	r3, [pc, #244]	; (400310 <board_init+0x138>)
  40021a:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  40021c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400220:	2000      	movs	r0, #0
  400222:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400224:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400228:	2008      	movs	r0, #8
  40022a:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  40022c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400230:	2052      	movs	r0, #82	; 0x52
  400232:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400234:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400238:	200c      	movs	r0, #12
  40023a:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40023c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400240:	200d      	movs	r0, #13
  400242:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400244:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400248:	200e      	movs	r0, #14
  40024a:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  40024c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400250:	200b      	movs	r0, #11
  400252:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400254:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400258:	2015      	movs	r0, #21
  40025a:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  40025c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400260:	2016      	movs	r0, #22
  400262:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400264:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400268:	2017      	movs	r0, #23
  40026a:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  40026c:	2017      	movs	r0, #23
  40026e:	4b29      	ldr	r3, [pc, #164]	; (400314 <board_init+0x13c>)
  400270:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400272:	4d29      	ldr	r5, [pc, #164]	; (400318 <board_init+0x140>)
  400274:	4629      	mov	r1, r5
  400276:	2040      	movs	r0, #64	; 0x40
  400278:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  40027a:	4629      	mov	r1, r5
  40027c:	2041      	movs	r0, #65	; 0x41
  40027e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400280:	4629      	mov	r1, r5
  400282:	2042      	movs	r0, #66	; 0x42
  400284:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400286:	4629      	mov	r1, r5
  400288:	2043      	movs	r0, #67	; 0x43
  40028a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  40028c:	4629      	mov	r1, r5
  40028e:	2044      	movs	r0, #68	; 0x44
  400290:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400292:	4629      	mov	r1, r5
  400294:	2045      	movs	r0, #69	; 0x45
  400296:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400298:	4629      	mov	r1, r5
  40029a:	2046      	movs	r0, #70	; 0x46
  40029c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  40029e:	4629      	mov	r1, r5
  4002a0:	2047      	movs	r0, #71	; 0x47
  4002a2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  4002a4:	4629      	mov	r1, r5
  4002a6:	204b      	movs	r0, #75	; 0x4b
  4002a8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  4002aa:	4629      	mov	r1, r5
  4002ac:	2048      	movs	r0, #72	; 0x48
  4002ae:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  4002b0:	4629      	mov	r1, r5
  4002b2:	204f      	movs	r0, #79	; 0x4f
  4002b4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  4002b6:	4629      	mov	r1, r5
  4002b8:	2053      	movs	r0, #83	; 0x53
  4002ba:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4002bc:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4002c0:	204d      	movs	r0, #77	; 0x4d
  4002c2:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  4002c4:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  4002c8:	4629      	mov	r1, r5
  4002ca:	2010      	movs	r0, #16
  4002cc:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  4002ce:	4629      	mov	r1, r5
  4002d0:	2011      	movs	r0, #17
  4002d2:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4002d4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002d8:	200c      	movs	r0, #12
  4002da:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4002dc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002e0:	200d      	movs	r0, #13
  4002e2:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4002e4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002e8:	200e      	movs	r0, #14
  4002ea:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  4002ec:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002f0:	200b      	movs	r0, #11
  4002f2:	47a0      	blx	r4
  4002f4:	bd38      	pop	{r3, r4, r5, pc}
  4002f6:	bf00      	nop
  4002f8:	400e1450 	.word	0x400e1450
  4002fc:	0040084d 	.word	0x0040084d
  400300:	00400459 	.word	0x00400459
  400304:	28000079 	.word	0x28000079
  400308:	28000059 	.word	0x28000059
  40030c:	400e0e00 	.word	0x400e0e00
  400310:	00400579 	.word	0x00400579
  400314:	0040043f 	.word	0x0040043f
  400318:	08000001 	.word	0x08000001

0040031c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40031c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40031e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400322:	d039      	beq.n	400398 <pio_set_peripheral+0x7c>
  400324:	d813      	bhi.n	40034e <pio_set_peripheral+0x32>
  400326:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40032a:	d025      	beq.n	400378 <pio_set_peripheral+0x5c>
  40032c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400330:	d10a      	bne.n	400348 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400332:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400334:	4313      	orrs	r3, r2
  400336:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400338:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40033a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40033c:	400b      	ands	r3, r1
  40033e:	ea23 0302 	bic.w	r3, r3, r2
  400342:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400344:	6042      	str	r2, [r0, #4]
  400346:	4770      	bx	lr
	switch (ul_type) {
  400348:	2900      	cmp	r1, #0
  40034a:	d1fb      	bne.n	400344 <pio_set_peripheral+0x28>
  40034c:	4770      	bx	lr
  40034e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400352:	d020      	beq.n	400396 <pio_set_peripheral+0x7a>
  400354:	d809      	bhi.n	40036a <pio_set_peripheral+0x4e>
  400356:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40035a:	d1f3      	bne.n	400344 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  40035c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40035e:	4313      	orrs	r3, r2
  400360:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400362:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400364:	4313      	orrs	r3, r2
  400366:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400368:	e7ec      	b.n	400344 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40036a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40036e:	d012      	beq.n	400396 <pio_set_peripheral+0x7a>
  400370:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400374:	d00f      	beq.n	400396 <pio_set_peripheral+0x7a>
  400376:	e7e5      	b.n	400344 <pio_set_peripheral+0x28>
{
  400378:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40037a:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40037c:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40037e:	43d3      	mvns	r3, r2
  400380:	4021      	ands	r1, r4
  400382:	461c      	mov	r4, r3
  400384:	4019      	ands	r1, r3
  400386:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400388:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40038a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40038c:	400b      	ands	r3, r1
  40038e:	4023      	ands	r3, r4
  400390:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400392:	6042      	str	r2, [r0, #4]
}
  400394:	bc10      	pop	{r4}
  400396:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400398:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40039a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40039c:	400b      	ands	r3, r1
  40039e:	ea23 0302 	bic.w	r3, r3, r2
  4003a2:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4003a4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4003a6:	4313      	orrs	r3, r2
  4003a8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4003aa:	e7cb      	b.n	400344 <pio_set_peripheral+0x28>

004003ac <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4003ac:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4003ae:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4003b2:	bf14      	ite	ne
  4003b4:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4003b6:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4003b8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  4003bc:	bf14      	ite	ne
  4003be:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  4003c0:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  4003c2:	f012 0f02 	tst.w	r2, #2
  4003c6:	d107      	bne.n	4003d8 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  4003c8:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  4003cc:	bf18      	it	ne
  4003ce:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  4003d2:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4003d4:	6001      	str	r1, [r0, #0]
  4003d6:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  4003d8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4003dc:	e7f9      	b.n	4003d2 <pio_set_input+0x26>

004003de <pio_set_output>:
{
  4003de:	b410      	push	{r4}
  4003e0:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4003e2:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4003e4:	b944      	cbnz	r4, 4003f8 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  4003e6:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4003e8:	b143      	cbz	r3, 4003fc <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  4003ea:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4003ec:	b942      	cbnz	r2, 400400 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  4003ee:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4003f0:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4003f2:	6001      	str	r1, [r0, #0]
}
  4003f4:	bc10      	pop	{r4}
  4003f6:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4003f8:	6641      	str	r1, [r0, #100]	; 0x64
  4003fa:	e7f5      	b.n	4003e8 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4003fc:	6541      	str	r1, [r0, #84]	; 0x54
  4003fe:	e7f5      	b.n	4003ec <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400400:	6301      	str	r1, [r0, #48]	; 0x30
  400402:	e7f5      	b.n	4003f0 <pio_set_output+0x12>

00400404 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400404:	f012 0f10 	tst.w	r2, #16
  400408:	d010      	beq.n	40042c <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
  40040a:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40040e:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
  400412:	bf14      	ite	ne
  400414:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
  400418:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
  40041c:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
  400420:	bf14      	ite	ne
  400422:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
  400426:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  40042a:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  40042c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400430:	4770      	bx	lr

00400432 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400432:	6401      	str	r1, [r0, #64]	; 0x40
  400434:	4770      	bx	lr

00400436 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400436:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400438:	4770      	bx	lr

0040043a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40043a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40043c:	4770      	bx	lr

0040043e <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40043e:	0943      	lsrs	r3, r0, #5
  400440:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400444:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400448:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40044a:	f000 001f 	and.w	r0, r0, #31
  40044e:	2201      	movs	r2, #1
  400450:	fa02 f000 	lsl.w	r0, r2, r0
  400454:	6358      	str	r0, [r3, #52]	; 0x34
  400456:	4770      	bx	lr

00400458 <pio_configure_pin>:
{
  400458:	b570      	push	{r4, r5, r6, lr}
  40045a:	b082      	sub	sp, #8
  40045c:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40045e:	0943      	lsrs	r3, r0, #5
  400460:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400464:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400468:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  40046a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  40046e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400472:	d053      	beq.n	40051c <pio_configure_pin+0xc4>
  400474:	d80a      	bhi.n	40048c <pio_configure_pin+0x34>
  400476:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40047a:	d02d      	beq.n	4004d8 <pio_configure_pin+0x80>
  40047c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400480:	d03b      	beq.n	4004fa <pio_configure_pin+0xa2>
  400482:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400486:	d015      	beq.n	4004b4 <pio_configure_pin+0x5c>
		return 0;
  400488:	2000      	movs	r0, #0
  40048a:	e023      	b.n	4004d4 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  40048c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400490:	d055      	beq.n	40053e <pio_configure_pin+0xe6>
  400492:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400496:	d052      	beq.n	40053e <pio_configure_pin+0xe6>
  400498:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40049c:	d1f4      	bne.n	400488 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40049e:	f000 011f 	and.w	r1, r0, #31
  4004a2:	2601      	movs	r6, #1
  4004a4:	462a      	mov	r2, r5
  4004a6:	fa06 f101 	lsl.w	r1, r6, r1
  4004aa:	4620      	mov	r0, r4
  4004ac:	4b2f      	ldr	r3, [pc, #188]	; (40056c <pio_configure_pin+0x114>)
  4004ae:	4798      	blx	r3
	return 1;
  4004b0:	4630      	mov	r0, r6
		break;
  4004b2:	e00f      	b.n	4004d4 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4004b4:	f000 001f 	and.w	r0, r0, #31
  4004b8:	2601      	movs	r6, #1
  4004ba:	4086      	lsls	r6, r0
  4004bc:	4632      	mov	r2, r6
  4004be:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004c2:	4620      	mov	r0, r4
  4004c4:	4b2a      	ldr	r3, [pc, #168]	; (400570 <pio_configure_pin+0x118>)
  4004c6:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4004c8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4004cc:	bf14      	ite	ne
  4004ce:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4004d0:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4004d2:	2001      	movs	r0, #1
}
  4004d4:	b002      	add	sp, #8
  4004d6:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4004d8:	f000 001f 	and.w	r0, r0, #31
  4004dc:	2601      	movs	r6, #1
  4004de:	4086      	lsls	r6, r0
  4004e0:	4632      	mov	r2, r6
  4004e2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004e6:	4620      	mov	r0, r4
  4004e8:	4b21      	ldr	r3, [pc, #132]	; (400570 <pio_configure_pin+0x118>)
  4004ea:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4004ec:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4004f0:	bf14      	ite	ne
  4004f2:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4004f4:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4004f6:	2001      	movs	r0, #1
  4004f8:	e7ec      	b.n	4004d4 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4004fa:	f000 001f 	and.w	r0, r0, #31
  4004fe:	2601      	movs	r6, #1
  400500:	4086      	lsls	r6, r0
  400502:	4632      	mov	r2, r6
  400504:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400508:	4620      	mov	r0, r4
  40050a:	4b19      	ldr	r3, [pc, #100]	; (400570 <pio_configure_pin+0x118>)
  40050c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40050e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400512:	bf14      	ite	ne
  400514:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400516:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400518:	2001      	movs	r0, #1
  40051a:	e7db      	b.n	4004d4 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40051c:	f000 001f 	and.w	r0, r0, #31
  400520:	2601      	movs	r6, #1
  400522:	4086      	lsls	r6, r0
  400524:	4632      	mov	r2, r6
  400526:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40052a:	4620      	mov	r0, r4
  40052c:	4b10      	ldr	r3, [pc, #64]	; (400570 <pio_configure_pin+0x118>)
  40052e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400530:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400534:	bf14      	ite	ne
  400536:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400538:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  40053a:	2001      	movs	r0, #1
  40053c:	e7ca      	b.n	4004d4 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40053e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400542:	f000 011f 	and.w	r1, r0, #31
  400546:	2601      	movs	r6, #1
  400548:	ea05 0306 	and.w	r3, r5, r6
  40054c:	9300      	str	r3, [sp, #0]
  40054e:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400552:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400556:	bf14      	ite	ne
  400558:	2200      	movne	r2, #0
  40055a:	2201      	moveq	r2, #1
  40055c:	fa06 f101 	lsl.w	r1, r6, r1
  400560:	4620      	mov	r0, r4
  400562:	4c04      	ldr	r4, [pc, #16]	; (400574 <pio_configure_pin+0x11c>)
  400564:	47a0      	blx	r4
	return 1;
  400566:	4630      	mov	r0, r6
		break;
  400568:	e7b4      	b.n	4004d4 <pio_configure_pin+0x7c>
  40056a:	bf00      	nop
  40056c:	004003ad 	.word	0x004003ad
  400570:	0040031d 	.word	0x0040031d
  400574:	004003df 	.word	0x004003df

00400578 <pio_configure_pin_group>:
{
  400578:	b570      	push	{r4, r5, r6, lr}
  40057a:	b082      	sub	sp, #8
  40057c:	4605      	mov	r5, r0
  40057e:	460e      	mov	r6, r1
  400580:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  400582:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400586:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40058a:	d03d      	beq.n	400608 <pio_configure_pin_group+0x90>
  40058c:	d80a      	bhi.n	4005a4 <pio_configure_pin_group+0x2c>
  40058e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400592:	d021      	beq.n	4005d8 <pio_configure_pin_group+0x60>
  400594:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400598:	d02a      	beq.n	4005f0 <pio_configure_pin_group+0x78>
  40059a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40059e:	d00e      	beq.n	4005be <pio_configure_pin_group+0x46>
		return 0;
  4005a0:	2000      	movs	r0, #0
  4005a2:	e017      	b.n	4005d4 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  4005a4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005a8:	d03a      	beq.n	400620 <pio_configure_pin_group+0xa8>
  4005aa:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005ae:	d037      	beq.n	400620 <pio_configure_pin_group+0xa8>
  4005b0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005b4:	d1f4      	bne.n	4005a0 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  4005b6:	4b23      	ldr	r3, [pc, #140]	; (400644 <pio_configure_pin_group+0xcc>)
  4005b8:	4798      	blx	r3
	return 1;
  4005ba:	2001      	movs	r0, #1
		break;
  4005bc:	e00a      	b.n	4005d4 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4005be:	460a      	mov	r2, r1
  4005c0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4005c4:	4b20      	ldr	r3, [pc, #128]	; (400648 <pio_configure_pin_group+0xd0>)
  4005c6:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4005c8:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4005cc:	bf14      	ite	ne
  4005ce:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4005d0:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4005d2:	2001      	movs	r0, #1
}
  4005d4:	b002      	add	sp, #8
  4005d6:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4005d8:	460a      	mov	r2, r1
  4005da:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4005de:	4b1a      	ldr	r3, [pc, #104]	; (400648 <pio_configure_pin_group+0xd0>)
  4005e0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4005e2:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4005e6:	bf14      	ite	ne
  4005e8:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4005ea:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4005ec:	2001      	movs	r0, #1
  4005ee:	e7f1      	b.n	4005d4 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4005f0:	460a      	mov	r2, r1
  4005f2:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4005f6:	4b14      	ldr	r3, [pc, #80]	; (400648 <pio_configure_pin_group+0xd0>)
  4005f8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4005fa:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4005fe:	bf14      	ite	ne
  400600:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400602:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400604:	2001      	movs	r0, #1
  400606:	e7e5      	b.n	4005d4 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400608:	460a      	mov	r2, r1
  40060a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40060e:	4b0e      	ldr	r3, [pc, #56]	; (400648 <pio_configure_pin_group+0xd0>)
  400610:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400612:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400616:	bf14      	ite	ne
  400618:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40061a:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  40061c:	2001      	movs	r0, #1
  40061e:	e7d9      	b.n	4005d4 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400620:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  400624:	f004 0301 	and.w	r3, r4, #1
  400628:	9300      	str	r3, [sp, #0]
  40062a:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40062e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400632:	bf14      	ite	ne
  400634:	2200      	movne	r2, #0
  400636:	2201      	moveq	r2, #1
  400638:	4631      	mov	r1, r6
  40063a:	4628      	mov	r0, r5
  40063c:	4c03      	ldr	r4, [pc, #12]	; (40064c <pio_configure_pin_group+0xd4>)
  40063e:	47a0      	blx	r4
	return 1;
  400640:	2001      	movs	r0, #1
		break;
  400642:	e7c7      	b.n	4005d4 <pio_configure_pin_group+0x5c>
  400644:	004003ad 	.word	0x004003ad
  400648:	0040031d 	.word	0x0040031d
  40064c:	004003df 	.word	0x004003df

00400650 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400654:	4681      	mov	r9, r0
  400656:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400658:	4b12      	ldr	r3, [pc, #72]	; (4006a4 <pio_handler_process+0x54>)
  40065a:	4798      	blx	r3
  40065c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40065e:	4648      	mov	r0, r9
  400660:	4b11      	ldr	r3, [pc, #68]	; (4006a8 <pio_handler_process+0x58>)
  400662:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400664:	4005      	ands	r5, r0
  400666:	d013      	beq.n	400690 <pio_handler_process+0x40>
  400668:	4c10      	ldr	r4, [pc, #64]	; (4006ac <pio_handler_process+0x5c>)
  40066a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40066e:	e003      	b.n	400678 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400670:	42b4      	cmp	r4, r6
  400672:	d00d      	beq.n	400690 <pio_handler_process+0x40>
  400674:	3410      	adds	r4, #16
		while (status != 0) {
  400676:	b15d      	cbz	r5, 400690 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400678:	6820      	ldr	r0, [r4, #0]
  40067a:	42b8      	cmp	r0, r7
  40067c:	d1f8      	bne.n	400670 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40067e:	6861      	ldr	r1, [r4, #4]
  400680:	4229      	tst	r1, r5
  400682:	d0f5      	beq.n	400670 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400684:	68e3      	ldr	r3, [r4, #12]
  400686:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400688:	6863      	ldr	r3, [r4, #4]
  40068a:	ea25 0503 	bic.w	r5, r5, r3
  40068e:	e7ef      	b.n	400670 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400690:	4b07      	ldr	r3, [pc, #28]	; (4006b0 <pio_handler_process+0x60>)
  400692:	681b      	ldr	r3, [r3, #0]
  400694:	b123      	cbz	r3, 4006a0 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400696:	4b07      	ldr	r3, [pc, #28]	; (4006b4 <pio_handler_process+0x64>)
  400698:	681b      	ldr	r3, [r3, #0]
  40069a:	b10b      	cbz	r3, 4006a0 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  40069c:	4648      	mov	r0, r9
  40069e:	4798      	blx	r3
  4006a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4006a4:	00400437 	.word	0x00400437
  4006a8:	0040043b 	.word	0x0040043b
  4006ac:	200009dc 	.word	0x200009dc
  4006b0:	20000a90 	.word	0x20000a90
  4006b4:	20000a50 	.word	0x20000a50

004006b8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4006b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4006ba:	4c18      	ldr	r4, [pc, #96]	; (40071c <pio_handler_set+0x64>)
  4006bc:	6826      	ldr	r6, [r4, #0]
  4006be:	2e06      	cmp	r6, #6
  4006c0:	d829      	bhi.n	400716 <pio_handler_set+0x5e>
  4006c2:	f04f 0c00 	mov.w	ip, #0
  4006c6:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4006c8:	4f15      	ldr	r7, [pc, #84]	; (400720 <pio_handler_set+0x68>)
  4006ca:	e004      	b.n	4006d6 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4006cc:	3401      	adds	r4, #1
  4006ce:	b2e4      	uxtb	r4, r4
  4006d0:	46a4      	mov	ip, r4
  4006d2:	42a6      	cmp	r6, r4
  4006d4:	d309      	bcc.n	4006ea <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  4006d6:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4006d8:	0125      	lsls	r5, r4, #4
  4006da:	597d      	ldr	r5, [r7, r5]
  4006dc:	428d      	cmp	r5, r1
  4006de:	d1f5      	bne.n	4006cc <pio_handler_set+0x14>
  4006e0:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4006e4:	686d      	ldr	r5, [r5, #4]
  4006e6:	4295      	cmp	r5, r2
  4006e8:	d1f0      	bne.n	4006cc <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4006ea:	4d0d      	ldr	r5, [pc, #52]	; (400720 <pio_handler_set+0x68>)
  4006ec:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4006f0:	eb05 040e 	add.w	r4, r5, lr
  4006f4:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4006f8:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4006fa:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4006fc:	9906      	ldr	r1, [sp, #24]
  4006fe:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400700:	3601      	adds	r6, #1
  400702:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  400704:	bf04      	itt	eq
  400706:	4905      	ldreq	r1, [pc, #20]	; (40071c <pio_handler_set+0x64>)
  400708:	600e      	streq	r6, [r1, #0]
  40070a:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40070c:	461a      	mov	r2, r3
  40070e:	4b05      	ldr	r3, [pc, #20]	; (400724 <pio_handler_set+0x6c>)
  400710:	4798      	blx	r3

	return 0;
  400712:	2000      	movs	r0, #0
  400714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  400716:	2001      	movs	r0, #1
}
  400718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40071a:	bf00      	nop
  40071c:	20000a4c 	.word	0x20000a4c
  400720:	200009dc 	.word	0x200009dc
  400724:	00400405 	.word	0x00400405

00400728 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400728:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40072a:	210b      	movs	r1, #11
  40072c:	4801      	ldr	r0, [pc, #4]	; (400734 <PIOA_Handler+0xc>)
  40072e:	4b02      	ldr	r3, [pc, #8]	; (400738 <PIOA_Handler+0x10>)
  400730:	4798      	blx	r3
  400732:	bd08      	pop	{r3, pc}
  400734:	400e0e00 	.word	0x400e0e00
  400738:	00400651 	.word	0x00400651

0040073c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40073c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40073e:	210c      	movs	r1, #12
  400740:	4801      	ldr	r0, [pc, #4]	; (400748 <PIOB_Handler+0xc>)
  400742:	4b02      	ldr	r3, [pc, #8]	; (40074c <PIOB_Handler+0x10>)
  400744:	4798      	blx	r3
  400746:	bd08      	pop	{r3, pc}
  400748:	400e1000 	.word	0x400e1000
  40074c:	00400651 	.word	0x00400651

00400750 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400750:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400752:	210d      	movs	r1, #13
  400754:	4801      	ldr	r0, [pc, #4]	; (40075c <PIOC_Handler+0xc>)
  400756:	4b02      	ldr	r3, [pc, #8]	; (400760 <PIOC_Handler+0x10>)
  400758:	4798      	blx	r3
  40075a:	bd08      	pop	{r3, pc}
  40075c:	400e1200 	.word	0x400e1200
  400760:	00400651 	.word	0x00400651

00400764 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400764:	4a17      	ldr	r2, [pc, #92]	; (4007c4 <pmc_switch_mck_to_pllack+0x60>)
  400766:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400768:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40076c:	4318      	orrs	r0, r3
  40076e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400770:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400772:	f013 0f08 	tst.w	r3, #8
  400776:	d10a      	bne.n	40078e <pmc_switch_mck_to_pllack+0x2a>
  400778:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40077c:	4911      	ldr	r1, [pc, #68]	; (4007c4 <pmc_switch_mck_to_pllack+0x60>)
  40077e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400780:	f012 0f08 	tst.w	r2, #8
  400784:	d103      	bne.n	40078e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400786:	3b01      	subs	r3, #1
  400788:	d1f9      	bne.n	40077e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40078a:	2001      	movs	r0, #1
  40078c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40078e:	4a0d      	ldr	r2, [pc, #52]	; (4007c4 <pmc_switch_mck_to_pllack+0x60>)
  400790:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400792:	f023 0303 	bic.w	r3, r3, #3
  400796:	f043 0302 	orr.w	r3, r3, #2
  40079a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40079c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40079e:	f013 0f08 	tst.w	r3, #8
  4007a2:	d10a      	bne.n	4007ba <pmc_switch_mck_to_pllack+0x56>
  4007a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4007a8:	4906      	ldr	r1, [pc, #24]	; (4007c4 <pmc_switch_mck_to_pllack+0x60>)
  4007aa:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4007ac:	f012 0f08 	tst.w	r2, #8
  4007b0:	d105      	bne.n	4007be <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4007b2:	3b01      	subs	r3, #1
  4007b4:	d1f9      	bne.n	4007aa <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4007b6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4007b8:	4770      	bx	lr
	return 0;
  4007ba:	2000      	movs	r0, #0
  4007bc:	4770      	bx	lr
  4007be:	2000      	movs	r0, #0
  4007c0:	4770      	bx	lr
  4007c2:	bf00      	nop
  4007c4:	400e0400 	.word	0x400e0400

004007c8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4007c8:	b9c8      	cbnz	r0, 4007fe <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4007ca:	4a11      	ldr	r2, [pc, #68]	; (400810 <pmc_switch_mainck_to_xtal+0x48>)
  4007cc:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4007ce:	0209      	lsls	r1, r1, #8
  4007d0:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4007d2:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4007d6:	f023 0303 	bic.w	r3, r3, #3
  4007da:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4007de:	f043 0301 	orr.w	r3, r3, #1
  4007e2:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4007e4:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4007e6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4007e8:	f013 0f01 	tst.w	r3, #1
  4007ec:	d0fb      	beq.n	4007e6 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4007ee:	4a08      	ldr	r2, [pc, #32]	; (400810 <pmc_switch_mainck_to_xtal+0x48>)
  4007f0:	6a13      	ldr	r3, [r2, #32]
  4007f2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4007f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4007fa:	6213      	str	r3, [r2, #32]
  4007fc:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4007fe:	4904      	ldr	r1, [pc, #16]	; (400810 <pmc_switch_mainck_to_xtal+0x48>)
  400800:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400802:	4a04      	ldr	r2, [pc, #16]	; (400814 <pmc_switch_mainck_to_xtal+0x4c>)
  400804:	401a      	ands	r2, r3
  400806:	4b04      	ldr	r3, [pc, #16]	; (400818 <pmc_switch_mainck_to_xtal+0x50>)
  400808:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40080a:	620b      	str	r3, [r1, #32]
  40080c:	4770      	bx	lr
  40080e:	bf00      	nop
  400810:	400e0400 	.word	0x400e0400
  400814:	fec8fffc 	.word	0xfec8fffc
  400818:	01370002 	.word	0x01370002

0040081c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40081c:	4b02      	ldr	r3, [pc, #8]	; (400828 <pmc_osc_is_ready_mainck+0xc>)
  40081e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400820:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400824:	4770      	bx	lr
  400826:	bf00      	nop
  400828:	400e0400 	.word	0x400e0400

0040082c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40082c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400830:	4b01      	ldr	r3, [pc, #4]	; (400838 <pmc_disable_pllack+0xc>)
  400832:	629a      	str	r2, [r3, #40]	; 0x28
  400834:	4770      	bx	lr
  400836:	bf00      	nop
  400838:	400e0400 	.word	0x400e0400

0040083c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40083c:	4b02      	ldr	r3, [pc, #8]	; (400848 <pmc_is_locked_pllack+0xc>)
  40083e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400840:	f000 0002 	and.w	r0, r0, #2
  400844:	4770      	bx	lr
  400846:	bf00      	nop
  400848:	400e0400 	.word	0x400e0400

0040084c <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  40084c:	2822      	cmp	r0, #34	; 0x22
  40084e:	d81e      	bhi.n	40088e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400850:	281f      	cmp	r0, #31
  400852:	d80c      	bhi.n	40086e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400854:	4b11      	ldr	r3, [pc, #68]	; (40089c <pmc_enable_periph_clk+0x50>)
  400856:	699a      	ldr	r2, [r3, #24]
  400858:	2301      	movs	r3, #1
  40085a:	4083      	lsls	r3, r0
  40085c:	4393      	bics	r3, r2
  40085e:	d018      	beq.n	400892 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400860:	2301      	movs	r3, #1
  400862:	fa03 f000 	lsl.w	r0, r3, r0
  400866:	4b0d      	ldr	r3, [pc, #52]	; (40089c <pmc_enable_periph_clk+0x50>)
  400868:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40086a:	2000      	movs	r0, #0
  40086c:	4770      	bx	lr
		ul_id -= 32;
  40086e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400870:	4b0a      	ldr	r3, [pc, #40]	; (40089c <pmc_enable_periph_clk+0x50>)
  400872:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400876:	2301      	movs	r3, #1
  400878:	4083      	lsls	r3, r0
  40087a:	4393      	bics	r3, r2
  40087c:	d00b      	beq.n	400896 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40087e:	2301      	movs	r3, #1
  400880:	fa03 f000 	lsl.w	r0, r3, r0
  400884:	4b05      	ldr	r3, [pc, #20]	; (40089c <pmc_enable_periph_clk+0x50>)
  400886:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40088a:	2000      	movs	r0, #0
  40088c:	4770      	bx	lr
		return 1;
  40088e:	2001      	movs	r0, #1
  400890:	4770      	bx	lr
	return 0;
  400892:	2000      	movs	r0, #0
  400894:	4770      	bx	lr
  400896:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400898:	4770      	bx	lr
  40089a:	bf00      	nop
  40089c:	400e0400 	.word	0x400e0400

004008a0 <usart_enable_interrupt>:
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
	p_usart->US_IER = ul_sources;
  4008a0:	6081      	str	r1, [r0, #8]
  4008a2:	4770      	bx	lr

004008a4 <usart_get_status>:
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
	return p_usart->US_CSR;
  4008a4:	6940      	ldr	r0, [r0, #20]
}
  4008a6:	4770      	bx	lr

004008a8 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4008a8:	6943      	ldr	r3, [r0, #20]
  4008aa:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4008ae:	bf1d      	ittte	ne
  4008b0:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4008b4:	61c1      	strne	r1, [r0, #28]
	return 0;
  4008b6:	2000      	movne	r0, #0
		return 1;
  4008b8:	2001      	moveq	r0, #1
}
  4008ba:	4770      	bx	lr

004008bc <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4008bc:	6943      	ldr	r3, [r0, #20]
  4008be:	f013 0f01 	tst.w	r3, #1
  4008c2:	d005      	beq.n	4008d0 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4008c4:	6983      	ldr	r3, [r0, #24]
  4008c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4008ca:	600b      	str	r3, [r1, #0]

	return 0;
  4008cc:	2000      	movs	r0, #0
  4008ce:	4770      	bx	lr
		return 1;
  4008d0:	2001      	movs	r0, #1
}
  4008d2:	4770      	bx	lr

004008d4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4008d4:	3801      	subs	r0, #1
  4008d6:	2802      	cmp	r0, #2
  4008d8:	d815      	bhi.n	400906 <_write+0x32>
{
  4008da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4008de:	460e      	mov	r6, r1
  4008e0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4008e2:	b19a      	cbz	r2, 40090c <_write+0x38>
  4008e4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4008e6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400920 <_write+0x4c>
  4008ea:	4f0c      	ldr	r7, [pc, #48]	; (40091c <_write+0x48>)
  4008ec:	f8d8 0000 	ldr.w	r0, [r8]
  4008f0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4008f4:	683b      	ldr	r3, [r7, #0]
  4008f6:	4798      	blx	r3
  4008f8:	2800      	cmp	r0, #0
  4008fa:	db0a      	blt.n	400912 <_write+0x3e>
  4008fc:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4008fe:	3c01      	subs	r4, #1
  400900:	d1f4      	bne.n	4008ec <_write+0x18>
  400902:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400906:	f04f 30ff 	mov.w	r0, #4294967295
  40090a:	4770      	bx	lr
	for (; len != 0; --len) {
  40090c:	4610      	mov	r0, r2
  40090e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400912:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40091a:	bf00      	nop
  40091c:	20000a94 	.word	0x20000a94
  400920:	20000a98 	.word	0x20000a98

00400924 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400924:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400926:	23ac      	movs	r3, #172	; 0xac
  400928:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40092a:	680b      	ldr	r3, [r1, #0]
  40092c:	684a      	ldr	r2, [r1, #4]
  40092e:	fbb3 f3f2 	udiv	r3, r3, r2
  400932:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400934:	1e5c      	subs	r4, r3, #1
  400936:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  40093a:	4294      	cmp	r4, r2
  40093c:	d80b      	bhi.n	400956 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  40093e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400940:	688b      	ldr	r3, [r1, #8]
  400942:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400944:	f240 2302 	movw	r3, #514	; 0x202
  400948:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40094c:	2350      	movs	r3, #80	; 0x50
  40094e:	6003      	str	r3, [r0, #0]

	return 0;
  400950:	2000      	movs	r0, #0
}
  400952:	bc10      	pop	{r4}
  400954:	4770      	bx	lr
		return 1;
  400956:	2001      	movs	r0, #1
  400958:	e7fb      	b.n	400952 <uart_init+0x2e>

0040095a <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40095a:	6943      	ldr	r3, [r0, #20]
  40095c:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400960:	bf1a      	itte	ne
  400962:	61c1      	strne	r1, [r0, #28]
	return 0;
  400964:	2000      	movne	r0, #0
		return 1;
  400966:	2001      	moveq	r0, #1
}
  400968:	4770      	bx	lr

0040096a <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40096a:	6943      	ldr	r3, [r0, #20]
  40096c:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400970:	bf1d      	ittte	ne
  400972:	6983      	ldrne	r3, [r0, #24]
  400974:	700b      	strbne	r3, [r1, #0]
	return 0;
  400976:	2000      	movne	r0, #0
		return 1;
  400978:	2001      	moveq	r0, #1
}
  40097a:	4770      	bx	lr

0040097c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40097c:	e7fe      	b.n	40097c <Dummy_Handler>
	...

00400980 <Reset_Handler>:
{
  400980:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  400982:	4b21      	ldr	r3, [pc, #132]	; (400a08 <Reset_Handler+0x88>)
  400984:	4a21      	ldr	r2, [pc, #132]	; (400a0c <Reset_Handler+0x8c>)
  400986:	429a      	cmp	r2, r3
  400988:	d928      	bls.n	4009dc <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  40098a:	4b21      	ldr	r3, [pc, #132]	; (400a10 <Reset_Handler+0x90>)
  40098c:	4a1e      	ldr	r2, [pc, #120]	; (400a08 <Reset_Handler+0x88>)
  40098e:	429a      	cmp	r2, r3
  400990:	d20c      	bcs.n	4009ac <Reset_Handler+0x2c>
  400992:	3b01      	subs	r3, #1
  400994:	1a9b      	subs	r3, r3, r2
  400996:	f023 0303 	bic.w	r3, r3, #3
  40099a:	3304      	adds	r3, #4
  40099c:	4413      	add	r3, r2
  40099e:	491b      	ldr	r1, [pc, #108]	; (400a0c <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  4009a0:	f851 0b04 	ldr.w	r0, [r1], #4
  4009a4:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4009a8:	429a      	cmp	r2, r3
  4009aa:	d1f9      	bne.n	4009a0 <Reset_Handler+0x20>
	__NOP();
  4009ac:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  4009ae:	4b19      	ldr	r3, [pc, #100]	; (400a14 <Reset_Handler+0x94>)
  4009b0:	4a19      	ldr	r2, [pc, #100]	; (400a18 <Reset_Handler+0x98>)
  4009b2:	429a      	cmp	r2, r3
  4009b4:	d20a      	bcs.n	4009cc <Reset_Handler+0x4c>
  4009b6:	3b01      	subs	r3, #1
  4009b8:	1a9b      	subs	r3, r3, r2
  4009ba:	f023 0303 	bic.w	r3, r3, #3
  4009be:	3304      	adds	r3, #4
  4009c0:	4413      	add	r3, r2
		*pDest++ = 0;
  4009c2:	2100      	movs	r1, #0
  4009c4:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  4009c8:	429a      	cmp	r2, r3
  4009ca:	d1fb      	bne.n	4009c4 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  4009cc:	4b13      	ldr	r3, [pc, #76]	; (400a1c <Reset_Handler+0x9c>)
  4009ce:	4a14      	ldr	r2, [pc, #80]	; (400a20 <Reset_Handler+0xa0>)
  4009d0:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  4009d2:	4b14      	ldr	r3, [pc, #80]	; (400a24 <Reset_Handler+0xa4>)
  4009d4:	4798      	blx	r3
	main();
  4009d6:	4b14      	ldr	r3, [pc, #80]	; (400a28 <Reset_Handler+0xa8>)
  4009d8:	4798      	blx	r3
  4009da:	e7fe      	b.n	4009da <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  4009dc:	4b0a      	ldr	r3, [pc, #40]	; (400a08 <Reset_Handler+0x88>)
  4009de:	4a0b      	ldr	r2, [pc, #44]	; (400a0c <Reset_Handler+0x8c>)
  4009e0:	429a      	cmp	r2, r3
  4009e2:	d2e3      	bcs.n	4009ac <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4009e4:	4b0a      	ldr	r3, [pc, #40]	; (400a10 <Reset_Handler+0x90>)
  4009e6:	4808      	ldr	r0, [pc, #32]	; (400a08 <Reset_Handler+0x88>)
  4009e8:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4009ea:	4611      	mov	r1, r2
  4009ec:	3a04      	subs	r2, #4
  4009ee:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  4009f0:	2800      	cmp	r0, #0
  4009f2:	d0db      	beq.n	4009ac <Reset_Handler+0x2c>
  4009f4:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  4009f8:	f852 0904 	ldr.w	r0, [r2], #-4
  4009fc:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  400a00:	42ca      	cmn	r2, r1
  400a02:	d1f9      	bne.n	4009f8 <Reset_Handler+0x78>
  400a04:	e7d2      	b.n	4009ac <Reset_Handler+0x2c>
  400a06:	bf00      	nop
  400a08:	20000000 	.word	0x20000000
  400a0c:	00404398 	.word	0x00404398
  400a10:	200009c0 	.word	0x200009c0
  400a14:	20000acc 	.word	0x20000acc
  400a18:	200009c0 	.word	0x200009c0
  400a1c:	e000ed00 	.word	0xe000ed00
  400a20:	00400000 	.word	0x00400000
  400a24:	00401069 	.word	0x00401069
  400a28:	00400f81 	.word	0x00400f81

00400a2c <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400a2c:	4b3c      	ldr	r3, [pc, #240]	; (400b20 <SystemCoreClockUpdate+0xf4>)
  400a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a30:	f003 0303 	and.w	r3, r3, #3
  400a34:	2b03      	cmp	r3, #3
  400a36:	d80e      	bhi.n	400a56 <SystemCoreClockUpdate+0x2a>
  400a38:	e8df f003 	tbb	[pc, r3]
  400a3c:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400a40:	4b38      	ldr	r3, [pc, #224]	; (400b24 <SystemCoreClockUpdate+0xf8>)
  400a42:	695b      	ldr	r3, [r3, #20]
  400a44:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400a48:	bf14      	ite	ne
  400a4a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400a4e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400a52:	4b35      	ldr	r3, [pc, #212]	; (400b28 <SystemCoreClockUpdate+0xfc>)
  400a54:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400a56:	4b32      	ldr	r3, [pc, #200]	; (400b20 <SystemCoreClockUpdate+0xf4>)
  400a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a5a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a5e:	2b70      	cmp	r3, #112	; 0x70
  400a60:	d055      	beq.n	400b0e <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400a62:	4b2f      	ldr	r3, [pc, #188]	; (400b20 <SystemCoreClockUpdate+0xf4>)
  400a64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  400a66:	4930      	ldr	r1, [pc, #192]	; (400b28 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400a68:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  400a6c:	680b      	ldr	r3, [r1, #0]
  400a6e:	40d3      	lsrs	r3, r2
  400a70:	600b      	str	r3, [r1, #0]
  400a72:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400a74:	4b2a      	ldr	r3, [pc, #168]	; (400b20 <SystemCoreClockUpdate+0xf4>)
  400a76:	6a1b      	ldr	r3, [r3, #32]
  400a78:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400a7c:	d003      	beq.n	400a86 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400a7e:	4a2b      	ldr	r2, [pc, #172]	; (400b2c <SystemCoreClockUpdate+0x100>)
  400a80:	4b29      	ldr	r3, [pc, #164]	; (400b28 <SystemCoreClockUpdate+0xfc>)
  400a82:	601a      	str	r2, [r3, #0]
  400a84:	e7e7      	b.n	400a56 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400a86:	4a2a      	ldr	r2, [pc, #168]	; (400b30 <SystemCoreClockUpdate+0x104>)
  400a88:	4b27      	ldr	r3, [pc, #156]	; (400b28 <SystemCoreClockUpdate+0xfc>)
  400a8a:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400a8c:	4b24      	ldr	r3, [pc, #144]	; (400b20 <SystemCoreClockUpdate+0xf4>)
  400a8e:	6a1b      	ldr	r3, [r3, #32]
  400a90:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a94:	2b10      	cmp	r3, #16
  400a96:	d005      	beq.n	400aa4 <SystemCoreClockUpdate+0x78>
  400a98:	2b20      	cmp	r3, #32
  400a9a:	d1dc      	bne.n	400a56 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400a9c:	4a23      	ldr	r2, [pc, #140]	; (400b2c <SystemCoreClockUpdate+0x100>)
  400a9e:	4b22      	ldr	r3, [pc, #136]	; (400b28 <SystemCoreClockUpdate+0xfc>)
  400aa0:	601a      	str	r2, [r3, #0]
			break;
  400aa2:	e7d8      	b.n	400a56 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400aa4:	4a23      	ldr	r2, [pc, #140]	; (400b34 <SystemCoreClockUpdate+0x108>)
  400aa6:	4b20      	ldr	r3, [pc, #128]	; (400b28 <SystemCoreClockUpdate+0xfc>)
  400aa8:	601a      	str	r2, [r3, #0]
			break;
  400aaa:	e7d4      	b.n	400a56 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400aac:	4b1c      	ldr	r3, [pc, #112]	; (400b20 <SystemCoreClockUpdate+0xf4>)
  400aae:	6a1b      	ldr	r3, [r3, #32]
  400ab0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400ab4:	d018      	beq.n	400ae8 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400ab6:	4a1d      	ldr	r2, [pc, #116]	; (400b2c <SystemCoreClockUpdate+0x100>)
  400ab8:	4b1b      	ldr	r3, [pc, #108]	; (400b28 <SystemCoreClockUpdate+0xfc>)
  400aba:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400abc:	4b18      	ldr	r3, [pc, #96]	; (400b20 <SystemCoreClockUpdate+0xf4>)
  400abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ac0:	f003 0303 	and.w	r3, r3, #3
  400ac4:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400ac6:	4a16      	ldr	r2, [pc, #88]	; (400b20 <SystemCoreClockUpdate+0xf4>)
  400ac8:	bf07      	ittee	eq
  400aca:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400acc:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400ace:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400ad0:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400ad2:	4815      	ldr	r0, [pc, #84]	; (400b28 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400ad4:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400ad8:	6803      	ldr	r3, [r0, #0]
  400ada:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  400ade:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400ae0:	fbb3 f3f2 	udiv	r3, r3, r2
  400ae4:	6003      	str	r3, [r0, #0]
  400ae6:	e7b6      	b.n	400a56 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400ae8:	4a11      	ldr	r2, [pc, #68]	; (400b30 <SystemCoreClockUpdate+0x104>)
  400aea:	4b0f      	ldr	r3, [pc, #60]	; (400b28 <SystemCoreClockUpdate+0xfc>)
  400aec:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400aee:	4b0c      	ldr	r3, [pc, #48]	; (400b20 <SystemCoreClockUpdate+0xf4>)
  400af0:	6a1b      	ldr	r3, [r3, #32]
  400af2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400af6:	2b10      	cmp	r3, #16
  400af8:	d005      	beq.n	400b06 <SystemCoreClockUpdate+0xda>
  400afa:	2b20      	cmp	r3, #32
  400afc:	d1de      	bne.n	400abc <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400afe:	4a0b      	ldr	r2, [pc, #44]	; (400b2c <SystemCoreClockUpdate+0x100>)
  400b00:	4b09      	ldr	r3, [pc, #36]	; (400b28 <SystemCoreClockUpdate+0xfc>)
  400b02:	601a      	str	r2, [r3, #0]
					break;
  400b04:	e7da      	b.n	400abc <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400b06:	4a0b      	ldr	r2, [pc, #44]	; (400b34 <SystemCoreClockUpdate+0x108>)
  400b08:	4b07      	ldr	r3, [pc, #28]	; (400b28 <SystemCoreClockUpdate+0xfc>)
  400b0a:	601a      	str	r2, [r3, #0]
					break;
  400b0c:	e7d6      	b.n	400abc <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  400b0e:	4a06      	ldr	r2, [pc, #24]	; (400b28 <SystemCoreClockUpdate+0xfc>)
  400b10:	6813      	ldr	r3, [r2, #0]
  400b12:	4909      	ldr	r1, [pc, #36]	; (400b38 <SystemCoreClockUpdate+0x10c>)
  400b14:	fba1 1303 	umull	r1, r3, r1, r3
  400b18:	085b      	lsrs	r3, r3, #1
  400b1a:	6013      	str	r3, [r2, #0]
  400b1c:	4770      	bx	lr
  400b1e:	bf00      	nop
  400b20:	400e0400 	.word	0x400e0400
  400b24:	400e1410 	.word	0x400e1410
  400b28:	20000000 	.word	0x20000000
  400b2c:	00b71b00 	.word	0x00b71b00
  400b30:	003d0900 	.word	0x003d0900
  400b34:	007a1200 	.word	0x007a1200
  400b38:	aaaaaaab 	.word	0xaaaaaaab

00400b3c <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400b3c:	4b1a      	ldr	r3, [pc, #104]	; (400ba8 <system_init_flash+0x6c>)
  400b3e:	4298      	cmp	r0, r3
  400b40:	d914      	bls.n	400b6c <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400b42:	4b1a      	ldr	r3, [pc, #104]	; (400bac <system_init_flash+0x70>)
  400b44:	4298      	cmp	r0, r3
  400b46:	d919      	bls.n	400b7c <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400b48:	4b19      	ldr	r3, [pc, #100]	; (400bb0 <system_init_flash+0x74>)
  400b4a:	4298      	cmp	r0, r3
  400b4c:	d91d      	bls.n	400b8a <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400b4e:	4b19      	ldr	r3, [pc, #100]	; (400bb4 <system_init_flash+0x78>)
  400b50:	4298      	cmp	r0, r3
  400b52:	d921      	bls.n	400b98 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400b54:	4b18      	ldr	r3, [pc, #96]	; (400bb8 <system_init_flash+0x7c>)
  400b56:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400b58:	bf94      	ite	ls
  400b5a:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400b5e:	4b17      	ldrhi	r3, [pc, #92]	; (400bbc <system_init_flash+0x80>)
  400b60:	4a17      	ldr	r2, [pc, #92]	; (400bc0 <system_init_flash+0x84>)
  400b62:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400b64:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400b68:	6013      	str	r3, [r2, #0]
  400b6a:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400b6c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400b70:	4a13      	ldr	r2, [pc, #76]	; (400bc0 <system_init_flash+0x84>)
  400b72:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400b74:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400b78:	6013      	str	r3, [r2, #0]
  400b7a:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400b7c:	4b11      	ldr	r3, [pc, #68]	; (400bc4 <system_init_flash+0x88>)
  400b7e:	4a10      	ldr	r2, [pc, #64]	; (400bc0 <system_init_flash+0x84>)
  400b80:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400b82:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400b86:	6013      	str	r3, [r2, #0]
  400b88:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400b8a:	4b0f      	ldr	r3, [pc, #60]	; (400bc8 <system_init_flash+0x8c>)
  400b8c:	4a0c      	ldr	r2, [pc, #48]	; (400bc0 <system_init_flash+0x84>)
  400b8e:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400b90:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400b94:	6013      	str	r3, [r2, #0]
  400b96:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400b98:	4b0c      	ldr	r3, [pc, #48]	; (400bcc <system_init_flash+0x90>)
  400b9a:	4a09      	ldr	r2, [pc, #36]	; (400bc0 <system_init_flash+0x84>)
  400b9c:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400b9e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ba2:	6013      	str	r3, [r2, #0]
  400ba4:	4770      	bx	lr
  400ba6:	bf00      	nop
  400ba8:	01312cff 	.word	0x01312cff
  400bac:	026259ff 	.word	0x026259ff
  400bb0:	039386ff 	.word	0x039386ff
  400bb4:	04c4b3ff 	.word	0x04c4b3ff
  400bb8:	05f5e0ff 	.word	0x05f5e0ff
  400bbc:	04000500 	.word	0x04000500
  400bc0:	400e0a00 	.word	0x400e0a00
  400bc4:	04000100 	.word	0x04000100
  400bc8:	04000200 	.word	0x04000200
  400bcc:	04000300 	.word	0x04000300

00400bd0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400bd0:	4b0a      	ldr	r3, [pc, #40]	; (400bfc <_sbrk+0x2c>)
  400bd2:	681b      	ldr	r3, [r3, #0]
  400bd4:	b153      	cbz	r3, 400bec <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400bd6:	4b09      	ldr	r3, [pc, #36]	; (400bfc <_sbrk+0x2c>)
  400bd8:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400bda:	181a      	adds	r2, r3, r0
  400bdc:	4908      	ldr	r1, [pc, #32]	; (400c00 <_sbrk+0x30>)
  400bde:	4291      	cmp	r1, r2
  400be0:	db08      	blt.n	400bf4 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400be2:	4610      	mov	r0, r2
  400be4:	4a05      	ldr	r2, [pc, #20]	; (400bfc <_sbrk+0x2c>)
  400be6:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400be8:	4618      	mov	r0, r3
  400bea:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400bec:	4a05      	ldr	r2, [pc, #20]	; (400c04 <_sbrk+0x34>)
  400bee:	4b03      	ldr	r3, [pc, #12]	; (400bfc <_sbrk+0x2c>)
  400bf0:	601a      	str	r2, [r3, #0]
  400bf2:	e7f0      	b.n	400bd6 <_sbrk+0x6>
		return (caddr_t) -1;	
  400bf4:	f04f 30ff 	mov.w	r0, #4294967295
}
  400bf8:	4770      	bx	lr
  400bfa:	bf00      	nop
  400bfc:	20000a54 	.word	0x20000a54
  400c00:	20027ffc 	.word	0x20027ffc
  400c04:	20003ad0 	.word	0x20003ad0

00400c08 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400c08:	f04f 30ff 	mov.w	r0, #4294967295
  400c0c:	4770      	bx	lr

00400c0e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400c0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400c12:	604b      	str	r3, [r1, #4]

	return 0;
}
  400c14:	2000      	movs	r0, #0
  400c16:	4770      	bx	lr

00400c18 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400c18:	2001      	movs	r0, #1
  400c1a:	4770      	bx	lr

00400c1c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400c1c:	2000      	movs	r0, #0
  400c1e:	4770      	bx	lr

00400c20 <tratamento_interrupcao_pioB>:
}

// rotina interrupo USRBP1
void tratamento_interrupcao_pioB (const uint32_t id, const uint32_t index){
	
	if ((id == ID_PIOB) && (index == PIO_PB3)){  //se tiver outras interrupes nos pinos de PIOB com mesma prioridade e quiser saber qual ativou
  400c20:	280c      	cmp	r0, #12
  400c22:	d000      	beq.n	400c26 <tratamento_interrupcao_pioB+0x6>
  400c24:	4770      	bx	lr
  400c26:	2908      	cmp	r1, #8
  400c28:	d1fc      	bne.n	400c24 <tratamento_interrupcao_pioB+0x4>
void tratamento_interrupcao_pioB (const uint32_t id, const uint32_t index){
  400c2a:	b510      	push	{r4, lr}
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400c2c:	4b07      	ldr	r3, [pc, #28]	; (400c4c <tratamento_interrupcao_pioB+0x2c>)
  400c2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
		
		if (ioport_get_pin_level(BOTAO_USRPB2)) //l boto USRPB2 e checa se '1' ou '0'
  400c30:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  400c34:	d105      	bne.n	400c42 <tratamento_interrupcao_pioB+0x22>
			puts("USRPB2 nivel alto, nao pressionado\r");
		else
		  {
			puts("\r");
  400c36:	4806      	ldr	r0, [pc, #24]	; (400c50 <tratamento_interrupcao_pioB+0x30>)
  400c38:	4c06      	ldr	r4, [pc, #24]	; (400c54 <tratamento_interrupcao_pioB+0x34>)
  400c3a:	47a0      	blx	r4
			puts("USRPB2 nivel baixo, PRESSIONADO\r");
  400c3c:	4806      	ldr	r0, [pc, #24]	; (400c58 <tratamento_interrupcao_pioB+0x38>)
  400c3e:	47a0      	blx	r4
  400c40:	bd10      	pop	{r4, pc}
			puts("USRPB2 nivel alto, nao pressionado\r");
  400c42:	4806      	ldr	r0, [pc, #24]	; (400c5c <tratamento_interrupcao_pioB+0x3c>)
  400c44:	4b03      	ldr	r3, [pc, #12]	; (400c54 <tratamento_interrupcao_pioB+0x34>)
  400c46:	4798      	blx	r3
  400c48:	bd10      	pop	{r4, pc}
  400c4a:	bf00      	nop
  400c4c:	400e1200 	.word	0x400e1200
  400c50:	004040f0 	.word	0x004040f0
  400c54:	00401219 	.word	0x00401219
  400c58:	004041dc 	.word	0x004041dc
  400c5c:	004041b8 	.word	0x004041b8

00400c60 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400c60:	b5f0      	push	{r4, r5, r6, r7, lr}
  400c62:	b083      	sub	sp, #12
  400c64:	4605      	mov	r5, r0
  400c66:	460c      	mov	r4, r1
	uint32_t val = 0;
  400c68:	2300      	movs	r3, #0
  400c6a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400c6c:	4b18      	ldr	r3, [pc, #96]	; (400cd0 <usart_serial_getchar+0x70>)
  400c6e:	4298      	cmp	r0, r3
  400c70:	d00a      	beq.n	400c88 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400c72:	4b18      	ldr	r3, [pc, #96]	; (400cd4 <usart_serial_getchar+0x74>)
  400c74:	4298      	cmp	r0, r3
  400c76:	d00f      	beq.n	400c98 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400c78:	4b17      	ldr	r3, [pc, #92]	; (400cd8 <usart_serial_getchar+0x78>)
  400c7a:	4298      	cmp	r0, r3
  400c7c:	d014      	beq.n	400ca8 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400c7e:	4b17      	ldr	r3, [pc, #92]	; (400cdc <usart_serial_getchar+0x7c>)
  400c80:	429d      	cmp	r5, r3
  400c82:	d01b      	beq.n	400cbc <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400c84:	b003      	add	sp, #12
  400c86:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400c88:	461f      	mov	r7, r3
  400c8a:	4e15      	ldr	r6, [pc, #84]	; (400ce0 <usart_serial_getchar+0x80>)
  400c8c:	4621      	mov	r1, r4
  400c8e:	4638      	mov	r0, r7
  400c90:	47b0      	blx	r6
  400c92:	2800      	cmp	r0, #0
  400c94:	d1fa      	bne.n	400c8c <usart_serial_getchar+0x2c>
  400c96:	e7f2      	b.n	400c7e <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400c98:	461e      	mov	r6, r3
  400c9a:	4d11      	ldr	r5, [pc, #68]	; (400ce0 <usart_serial_getchar+0x80>)
  400c9c:	4621      	mov	r1, r4
  400c9e:	4630      	mov	r0, r6
  400ca0:	47a8      	blx	r5
  400ca2:	2800      	cmp	r0, #0
  400ca4:	d1fa      	bne.n	400c9c <usart_serial_getchar+0x3c>
  400ca6:	e7ed      	b.n	400c84 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400ca8:	461e      	mov	r6, r3
  400caa:	4d0e      	ldr	r5, [pc, #56]	; (400ce4 <usart_serial_getchar+0x84>)
  400cac:	a901      	add	r1, sp, #4
  400cae:	4630      	mov	r0, r6
  400cb0:	47a8      	blx	r5
  400cb2:	2800      	cmp	r0, #0
  400cb4:	d1fa      	bne.n	400cac <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  400cb6:	9b01      	ldr	r3, [sp, #4]
  400cb8:	7023      	strb	r3, [r4, #0]
  400cba:	e7e3      	b.n	400c84 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400cbc:	461e      	mov	r6, r3
  400cbe:	4d09      	ldr	r5, [pc, #36]	; (400ce4 <usart_serial_getchar+0x84>)
  400cc0:	a901      	add	r1, sp, #4
  400cc2:	4630      	mov	r0, r6
  400cc4:	47a8      	blx	r5
  400cc6:	2800      	cmp	r0, #0
  400cc8:	d1fa      	bne.n	400cc0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  400cca:	9b01      	ldr	r3, [sp, #4]
  400ccc:	7023      	strb	r3, [r4, #0]
}
  400cce:	e7d9      	b.n	400c84 <usart_serial_getchar+0x24>
  400cd0:	400e0600 	.word	0x400e0600
  400cd4:	400e0800 	.word	0x400e0800
  400cd8:	40024000 	.word	0x40024000
  400cdc:	40028000 	.word	0x40028000
  400ce0:	0040096b 	.word	0x0040096b
  400ce4:	004008bd 	.word	0x004008bd

00400ce8 <usart_serial_putchar>:
{
  400ce8:	b570      	push	{r4, r5, r6, lr}
  400cea:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400cec:	4b18      	ldr	r3, [pc, #96]	; (400d50 <usart_serial_putchar+0x68>)
  400cee:	4298      	cmp	r0, r3
  400cf0:	d00a      	beq.n	400d08 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  400cf2:	4b18      	ldr	r3, [pc, #96]	; (400d54 <usart_serial_putchar+0x6c>)
  400cf4:	4298      	cmp	r0, r3
  400cf6:	d010      	beq.n	400d1a <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  400cf8:	4b17      	ldr	r3, [pc, #92]	; (400d58 <usart_serial_putchar+0x70>)
  400cfa:	4298      	cmp	r0, r3
  400cfc:	d016      	beq.n	400d2c <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  400cfe:	4b17      	ldr	r3, [pc, #92]	; (400d5c <usart_serial_putchar+0x74>)
  400d00:	4298      	cmp	r0, r3
  400d02:	d01c      	beq.n	400d3e <usart_serial_putchar+0x56>
	return 0;
  400d04:	2000      	movs	r0, #0
}
  400d06:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400d08:	461e      	mov	r6, r3
  400d0a:	4d15      	ldr	r5, [pc, #84]	; (400d60 <usart_serial_putchar+0x78>)
  400d0c:	4621      	mov	r1, r4
  400d0e:	4630      	mov	r0, r6
  400d10:	47a8      	blx	r5
  400d12:	2800      	cmp	r0, #0
  400d14:	d1fa      	bne.n	400d0c <usart_serial_putchar+0x24>
		return 1;
  400d16:	2001      	movs	r0, #1
  400d18:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400d1a:	461e      	mov	r6, r3
  400d1c:	4d10      	ldr	r5, [pc, #64]	; (400d60 <usart_serial_putchar+0x78>)
  400d1e:	4621      	mov	r1, r4
  400d20:	4630      	mov	r0, r6
  400d22:	47a8      	blx	r5
  400d24:	2800      	cmp	r0, #0
  400d26:	d1fa      	bne.n	400d1e <usart_serial_putchar+0x36>
		return 1;
  400d28:	2001      	movs	r0, #1
  400d2a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400d2c:	461e      	mov	r6, r3
  400d2e:	4d0d      	ldr	r5, [pc, #52]	; (400d64 <usart_serial_putchar+0x7c>)
  400d30:	4621      	mov	r1, r4
  400d32:	4630      	mov	r0, r6
  400d34:	47a8      	blx	r5
  400d36:	2800      	cmp	r0, #0
  400d38:	d1fa      	bne.n	400d30 <usart_serial_putchar+0x48>
		return 1;
  400d3a:	2001      	movs	r0, #1
  400d3c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400d3e:	461e      	mov	r6, r3
  400d40:	4d08      	ldr	r5, [pc, #32]	; (400d64 <usart_serial_putchar+0x7c>)
  400d42:	4621      	mov	r1, r4
  400d44:	4630      	mov	r0, r6
  400d46:	47a8      	blx	r5
  400d48:	2800      	cmp	r0, #0
  400d4a:	d1fa      	bne.n	400d42 <usart_serial_putchar+0x5a>
		return 1;
  400d4c:	2001      	movs	r0, #1
  400d4e:	bd70      	pop	{r4, r5, r6, pc}
  400d50:	400e0600 	.word	0x400e0600
  400d54:	400e0800 	.word	0x400e0800
  400d58:	40024000 	.word	0x40024000
  400d5c:	40028000 	.word	0x40028000
  400d60:	0040095b 	.word	0x0040095b
  400d64:	004008a9 	.word	0x004008a9

00400d68 <menu>:
void menu(){
  400d68:	b570      	push	{r4, r5, r6, lr}
		printf("\n\r");
  400d6a:	4e0a      	ldr	r6, [pc, #40]	; (400d94 <menu+0x2c>)
  400d6c:	4630      	mov	r0, r6
  400d6e:	4d0a      	ldr	r5, [pc, #40]	; (400d98 <menu+0x30>)
  400d70:	47a8      	blx	r5
		puts("#############-Menu-#########\r");
  400d72:	480a      	ldr	r0, [pc, #40]	; (400d9c <menu+0x34>)
  400d74:	4c0a      	ldr	r4, [pc, #40]	; (400da0 <menu+0x38>)
  400d76:	47a0      	blx	r4
		puts("#  a: Acender Led Verde    #\r");
  400d78:	480a      	ldr	r0, [pc, #40]	; (400da4 <menu+0x3c>)
  400d7a:	47a0      	blx	r4
		puts("#  b: Acender Led Azul     #\r");
  400d7c:	480a      	ldr	r0, [pc, #40]	; (400da8 <menu+0x40>)
  400d7e:	47a0      	blx	r4
		puts("#  c: Apagar  Led Verde    #\r");
  400d80:	480a      	ldr	r0, [pc, #40]	; (400dac <menu+0x44>)
  400d82:	47a0      	blx	r4
		puts("#  d: Apagar  Led Azul     #\r");
  400d84:	480a      	ldr	r0, [pc, #40]	; (400db0 <menu+0x48>)
  400d86:	47a0      	blx	r4
		puts("############################\r");
  400d88:	480a      	ldr	r0, [pc, #40]	; (400db4 <menu+0x4c>)
  400d8a:	47a0      	blx	r4
		printf("\n\r");
  400d8c:	4630      	mov	r0, r6
  400d8e:	47a8      	blx	r5
  400d90:	bd70      	pop	{r4, r5, r6, pc}
  400d92:	bf00      	nop
  400d94:	004040f4 	.word	0x004040f4
  400d98:	004010b9 	.word	0x004010b9
  400d9c:	004040f8 	.word	0x004040f8
  400da0:	00401219 	.word	0x00401219
  400da4:	00404118 	.word	0x00404118
  400da8:	00404138 	.word	0x00404138
  400dac:	00404158 	.word	0x00404158
  400db0:	00404178 	.word	0x00404178
  400db4:	00404198 	.word	0x00404198

00400db8 <UART0_Handler>:

}

// tratamento interrupo UART

void interrupcao_UART(void){
  400db8:	b500      	push	{lr}
  400dba:	b083      	sub	sp, #12
	uint32_t status = usart_get_status((Usart *)UART0); //obtm status da interrupo da serial
  400dbc:	480c      	ldr	r0, [pc, #48]	; (400df0 <UART0_Handler+0x38>)
  400dbe:	4b0d      	ldr	r3, [pc, #52]	; (400df4 <UART0_Handler+0x3c>)
  400dc0:	4798      	blx	r3

	if (status & US_CSR_RXRDY) {  //isola para ver se a interrupo foi de caracter pronto para ler
  400dc2:	f010 0f01 	tst.w	r0, #1
  400dc6:	d102      	bne.n	400dce <UART0_Handler+0x16>
		usart_read((Usart *)UART0, &caracter);  // l caracter (uint_32)
		key =(char)caracter;  //faz um casting para char
		printf("entrou na serial e teclou %c \n\r", key);
		nova_tecla = true;  //indica que tem nova tecla a tratar
	}
}
  400dc8:	b003      	add	sp, #12
  400dca:	f85d fb04 	ldr.w	pc, [sp], #4
		usart_read((Usart *)UART0, &caracter);  // l caracter (uint_32)
  400dce:	a901      	add	r1, sp, #4
  400dd0:	4807      	ldr	r0, [pc, #28]	; (400df0 <UART0_Handler+0x38>)
  400dd2:	4b09      	ldr	r3, [pc, #36]	; (400df8 <UART0_Handler+0x40>)
  400dd4:	4798      	blx	r3
  400dd6:	f89d 2004 	ldrb.w	r2, [sp, #4]
		key =(char)caracter;  //faz um casting para char
  400dda:	4b08      	ldr	r3, [pc, #32]	; (400dfc <UART0_Handler+0x44>)
  400ddc:	601a      	str	r2, [r3, #0]
		printf("entrou na serial e teclou %c \n\r", key);
  400dde:	6819      	ldr	r1, [r3, #0]
  400de0:	4807      	ldr	r0, [pc, #28]	; (400e00 <UART0_Handler+0x48>)
  400de2:	4b08      	ldr	r3, [pc, #32]	; (400e04 <UART0_Handler+0x4c>)
  400de4:	4798      	blx	r3
		nova_tecla = true;  //indica que tem nova tecla a tratar
  400de6:	2201      	movs	r2, #1
  400de8:	4b07      	ldr	r3, [pc, #28]	; (400e08 <UART0_Handler+0x50>)
  400dea:	701a      	strb	r2, [r3, #0]
}
  400dec:	e7ec      	b.n	400dc8 <UART0_Handler+0x10>
  400dee:	bf00      	nop
  400df0:	400e0600 	.word	0x400e0600
  400df4:	004008a5 	.word	0x004008a5
  400df8:	004008bd 	.word	0x004008bd
  400dfc:	20000aa0 	.word	0x20000aa0
  400e00:	004040b8 	.word	0x004040b8
  400e04:	004010b9 	.word	0x004010b9
  400e08:	20000a9c 	.word	0x20000a9c

00400e0c <configurar_botao1>:
void configurar_botao1(){
  400e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e10:	b082      	sub	sp, #8
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400e12:	4c23      	ldr	r4, [pc, #140]	; (400ea0 <configurar_botao1+0x94>)
  400e14:	2608      	movs	r6, #8
  400e16:	6166      	str	r6, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e18:	f8c4 60a0 	str.w	r6, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  400e1c:	6666      	str	r6, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400e1e:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400e22:	6566      	str	r6, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  400e24:	6226      	str	r6, [r4, #32]
		base->PIO_IFSCER = mask;
  400e26:	f8c4 6084 	str.w	r6, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400e2a:	6f23      	ldr	r3, [r4, #112]	; 0x70
  400e2c:	f023 0308 	bic.w	r3, r3, #8
  400e30:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400e32:	6f63      	ldr	r3, [r4, #116]	; 0x74
  400e34:	f023 0308 	bic.w	r3, r3, #8
  400e38:	6763      	str	r3, [r4, #116]	; 0x74
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400e3a:	4b1a      	ldr	r3, [pc, #104]	; (400ea4 <configurar_botao1+0x98>)
  400e3c:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  400e40:	615d      	str	r5, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e42:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400e46:	665d      	str	r5, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400e48:	f8c3 5090 	str.w	r5, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400e4c:	655d      	str	r5, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400e4e:	625d      	str	r5, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400e50:	f8c3 5080 	str.w	r5, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400e54:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400e56:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  400e5a:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400e5c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400e5e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  400e62:	675a      	str	r2, [r3, #116]	; 0x74
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e64:	4f10      	ldr	r7, [pc, #64]	; (400ea8 <configurar_botao1+0x9c>)
  400e66:	f8c7 5080 	str.w	r5, [r7, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  400e6a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e6e:	f3bf 8f6f 	isb	sy
	
	NVIC_DisableIRQ(PIOB_IRQn);                //desabilita interrupo instncia 12 = PIOB_IRQn,ou seja, do PIOB
	 
	// associa rotina de inetrrupo "tratamento_interrupcao_pioB" ao PIOB, ID_PIOB=12, pino 3 = PIO_PB3, borda de descida
	
	pio_handler_set(PIOB, ID_PIOB, PIO_PB3, PIO_IT_FALL_EDGE, tratamento_interrupcao_pioB);
  400e72:	4b0e      	ldr	r3, [pc, #56]	; (400eac <configurar_botao1+0xa0>)
  400e74:	9300      	str	r3, [sp, #0]
  400e76:	2350      	movs	r3, #80	; 0x50
  400e78:	4632      	mov	r2, r6
  400e7a:	210c      	movs	r1, #12
  400e7c:	4620      	mov	r0, r4
  400e7e:	f8df 8034 	ldr.w	r8, [pc, #52]	; 400eb4 <configurar_botao1+0xa8>
  400e82:	47c0      	blx	r8
	pio_enable_interrupt(PIOB, PIO_PB3); //habilita interruppo Id 12 = PIOB
  400e84:	4631      	mov	r1, r6
  400e86:	4620      	mov	r0, r4
  400e88:	4b09      	ldr	r3, [pc, #36]	; (400eb0 <configurar_botao1+0xa4>)
  400e8a:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e8c:	f8c7 5180 	str.w	r5, [r7, #384]	; 0x180
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400e90:	23f0      	movs	r3, #240	; 0xf0
  400e92:	f887 330c 	strb.w	r3, [r7, #780]	; 0x30c
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e96:	603d      	str	r5, [r7, #0]
	NVIC_ClearPendingIRQ(PIOB_IRQn);	//limpa eventual interruppo pendente Id 12 = PIOB
	NVIC_SetPriority (PIOB_IRQn,15);	//seta prioridade da interrupo Id 12 como 15 (mais baixa)
	NVIC_EnableIRQ(PIOB_IRQn);			//habilita interrupo 12
}
  400e98:	b002      	add	sp, #8
  400e9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e9e:	bf00      	nop
  400ea0:	400e1000 	.word	0x400e1000
  400ea4:	400e1200 	.word	0x400e1200
  400ea8:	e000e100 	.word	0xe000e100
  400eac:	00400c21 	.word	0x00400c21
  400eb0:	00400433 	.word	0x00400433
  400eb4:	004006b9 	.word	0x004006b9

00400eb8 <inicializacao_UART>:


void inicializacao_UART (){
  400eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400ebc:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400ebe:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 400f7c <inicializacao_UART+0xc4>
  400ec2:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400ec6:	4c20      	ldr	r4, [pc, #128]	; (400f48 <inicializacao_UART+0x90>)
  400ec8:	6823      	ldr	r3, [r4, #0]
  400eca:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400ecc:	68a3      	ldr	r3, [r4, #8]
  400ece:	9303      	str	r3, [sp, #12]
  400ed0:	2008      	movs	r0, #8
  400ed2:	4f1e      	ldr	r7, [pc, #120]	; (400f4c <inicializacao_UART+0x94>)
  400ed4:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  400ed6:	4d1e      	ldr	r5, [pc, #120]	; (400f50 <inicializacao_UART+0x98>)
  400ed8:	a901      	add	r1, sp, #4
  400eda:	4628      	mov	r0, r5
  400edc:	4e1d      	ldr	r6, [pc, #116]	; (400f54 <inicializacao_UART+0x9c>)
  400ede:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400ee0:	4b1d      	ldr	r3, [pc, #116]	; (400f58 <inicializacao_UART+0xa0>)
  400ee2:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400ee4:	4a1d      	ldr	r2, [pc, #116]	; (400f5c <inicializacao_UART+0xa4>)
  400ee6:	4b1e      	ldr	r3, [pc, #120]	; (400f60 <inicializacao_UART+0xa8>)
  400ee8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400eea:	4a1e      	ldr	r2, [pc, #120]	; (400f64 <inicializacao_UART+0xac>)
  400eec:	4b1e      	ldr	r3, [pc, #120]	; (400f68 <inicializacao_UART+0xb0>)
  400eee:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400ef0:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400ef4:	6823      	ldr	r3, [r4, #0]
  400ef6:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400ef8:	68a3      	ldr	r3, [r4, #8]
  400efa:	9303      	str	r3, [sp, #12]
  400efc:	2008      	movs	r0, #8
  400efe:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  400f00:	a901      	add	r1, sp, #4
  400f02:	4628      	mov	r0, r5
  400f04:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400f06:	4e19      	ldr	r6, [pc, #100]	; (400f6c <inicializacao_UART+0xb4>)
  400f08:	6833      	ldr	r3, [r6, #0]
  400f0a:	2100      	movs	r1, #0
  400f0c:	6898      	ldr	r0, [r3, #8]
  400f0e:	4c18      	ldr	r4, [pc, #96]	; (400f70 <inicializacao_UART+0xb8>)
  400f10:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400f12:	6833      	ldr	r3, [r6, #0]
  400f14:	2100      	movs	r1, #0
  400f16:	6858      	ldr	r0, [r3, #4]
  400f18:	47a0      	blx	r4
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400f1a:	4c16      	ldr	r4, [pc, #88]	; (400f74 <inicializacao_UART+0xbc>)
  400f1c:	f44f 7680 	mov.w	r6, #256	; 0x100
  400f20:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400f24:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400f28:	f3bf 8f6f 	isb	sy
	usart_serial_init((Usart *)CONF_UART, &usart_options);
	
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
	
	NVIC_DisableIRQ(UART0_IRQn);   // desabilita interrupo. Id da UART = 8
	usart_enable_interrupt((Usart *)UART0, US_IER_RXRDY);  // habilita interrupo por RXready (recepo caracter) 
  400f2c:	2101      	movs	r1, #1
  400f2e:	4628      	mov	r0, r5
  400f30:	4b11      	ldr	r3, [pc, #68]	; (400f78 <inicializacao_UART+0xc0>)
  400f32:	4798      	blx	r3
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400f34:	f8c4 6180 	str.w	r6, [r4, #384]	; 0x180
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400f38:	23d0      	movs	r3, #208	; 0xd0
  400f3a:	f884 3308 	strb.w	r3, [r4, #776]	; 0x308
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400f3e:	6026      	str	r6, [r4, #0]
	NVIC_ClearPendingIRQ(UART0_IRQn); // limpa interrupo pendente UART
	NVIC_SetPriority (UART0_IRQn,13); // prioridade 13 para a interrupo da UART. Mais prioritria que do boto
	NVIC_EnableIRQ(UART0_IRQn);   // Id da UART = 8
}
  400f40:	b004      	add	sp, #16
  400f42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f46:	bf00      	nop
  400f48:	20000004 	.word	0x20000004
  400f4c:	0040084d 	.word	0x0040084d
  400f50:	400e0600 	.word	0x400e0600
  400f54:	00400925 	.word	0x00400925
  400f58:	20000a98 	.word	0x20000a98
  400f5c:	00400ce9 	.word	0x00400ce9
  400f60:	20000a94 	.word	0x20000a94
  400f64:	00400c61 	.word	0x00400c61
  400f68:	20000a8c 	.word	0x20000a8c
  400f6c:	20000014 	.word	0x20000014
  400f70:	00401229 	.word	0x00401229
  400f74:	e000e100 	.word	0xe000e100
  400f78:	004008a1 	.word	0x004008a1
  400f7c:	07270e00 	.word	0x07270e00

00400f80 <main>:


int main (void)
{
  400f80:	b508      	push	{r3, lr}
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
  400f82:	4b2e      	ldr	r3, [pc, #184]	; (40103c <main+0xbc>)
  400f84:	4798      	blx	r3
	board_init();
  400f86:	4b2e      	ldr	r3, [pc, #184]	; (401040 <main+0xc0>)
  400f88:	4798      	blx	r3
	
	inicializacao_UART();
  400f8a:	4b2e      	ldr	r3, [pc, #184]	; (401044 <main+0xc4>)
  400f8c:	4798      	blx	r3
  400f8e:	200b      	movs	r0, #11
  400f90:	4c2d      	ldr	r4, [pc, #180]	; (401048 <main+0xc8>)
  400f92:	47a0      	blx	r4
  400f94:	200c      	movs	r0, #12
  400f96:	47a0      	blx	r4
  400f98:	200d      	movs	r0, #13
  400f9a:	47a0      	blx	r4
	ioport_init();
	
	configurar_botao1();
  400f9c:	4b2b      	ldr	r3, [pc, #172]	; (40104c <main+0xcc>)
  400f9e:	4798      	blx	r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400fa0:	4b2b      	ldr	r3, [pc, #172]	; (401050 <main+0xd0>)
  400fa2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400fa6:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400fa8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400fac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400fb0:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400fb2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	
	ioport_set_pin_dir(LED_VERDE, IOPORT_DIR_OUTPUT); //leds verdes e azuis como sadas
	ioport_set_pin_dir(LED_AZUL, IOPORT_DIR_OUTPUT);
	
	menu();	
  400fb6:	4b27      	ldr	r3, [pc, #156]	; (401054 <main+0xd4>)
  400fb8:	4798      	blx	r3
	
	while(1){

		if (nova_tecla)    // verifica se tem nova tecla a tratar
  400fba:	4c27      	ldr	r4, [pc, #156]	; (401058 <main+0xd8>)
		{
			nova_tecla=false; // se tiver indica que j leu e trata a tecla
				
			switch (key) {
  400fbc:	4d27      	ldr	r5, [pc, #156]	; (40105c <main+0xdc>)
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400fbe:	4e24      	ldr	r6, [pc, #144]	; (401050 <main+0xd0>)
  400fc0:	e002      	b.n	400fc8 <main+0x48>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400fc2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  400fc6:	6373      	str	r3, [r6, #52]	; 0x34
		if (nova_tecla)    // verifica se tem nova tecla a tratar
  400fc8:	7823      	ldrb	r3, [r4, #0]
  400fca:	2b00      	cmp	r3, #0
  400fcc:	d0fc      	beq.n	400fc8 <main+0x48>
			nova_tecla=false; // se tiver indica que j leu e trata a tecla
  400fce:	2300      	movs	r3, #0
  400fd0:	7023      	strb	r3, [r4, #0]
			switch (key) {
  400fd2:	682b      	ldr	r3, [r5, #0]
  400fd4:	3b61      	subs	r3, #97	; 0x61
  400fd6:	2b0c      	cmp	r3, #12
  400fd8:	d82b      	bhi.n	401032 <main+0xb2>
  400fda:	a201      	add	r2, pc, #4	; (adr r2, 400fe0 <main+0x60>)
  400fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400fe0:	00400fc3 	.word	0x00400fc3
  400fe4:	00401015 	.word	0x00401015
  400fe8:	0040101d 	.word	0x0040101d
  400fec:	00401025 	.word	0x00401025
  400ff0:	00401033 	.word	0x00401033
  400ff4:	00401033 	.word	0x00401033
  400ff8:	00401033 	.word	0x00401033
  400ffc:	00401033 	.word	0x00401033
  401000:	00401033 	.word	0x00401033
  401004:	00401033 	.word	0x00401033
  401008:	00401033 	.word	0x00401033
  40100c:	00401033 	.word	0x00401033
  401010:	0040102d 	.word	0x0040102d
  401014:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401018:	6373      	str	r3, [r6, #52]	; 0x34
  40101a:	e7d5      	b.n	400fc8 <main+0x48>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40101c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  401020:	6333      	str	r3, [r6, #48]	; 0x30
  401022:	e7d1      	b.n	400fc8 <main+0x48>
  401024:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401028:	6333      	str	r3, [r6, #48]	; 0x30
  40102a:	e7cd      	b.n	400fc8 <main+0x48>
				break;
				case 'd':
					ioport_set_pin_level(LED_AZUL, 1);
				break;
				case 'm':
					menu();	
  40102c:	4b09      	ldr	r3, [pc, #36]	; (401054 <main+0xd4>)
  40102e:	4798      	blx	r3
				break;					
  401030:	e7ca      	b.n	400fc8 <main+0x48>
				default:
					printf("Opcao nao definida: %c \n\r", key);
  401032:	6829      	ldr	r1, [r5, #0]
  401034:	480a      	ldr	r0, [pc, #40]	; (401060 <main+0xe0>)
  401036:	4b0b      	ldr	r3, [pc, #44]	; (401064 <main+0xe4>)
  401038:	4798      	blx	r3
  40103a:	e7c5      	b.n	400fc8 <main+0x48>
  40103c:	00400139 	.word	0x00400139
  401040:	004001d9 	.word	0x004001d9
  401044:	00400eb9 	.word	0x00400eb9
  401048:	0040084d 	.word	0x0040084d
  40104c:	00400e0d 	.word	0x00400e0d
  401050:	400e0e00 	.word	0x400e0e00
  401054:	00400d69 	.word	0x00400d69
  401058:	20000a9c 	.word	0x20000a9c
  40105c:	20000aa0 	.word	0x20000aa0
  401060:	004040d8 	.word	0x004040d8
  401064:	004010b9 	.word	0x004010b9

00401068 <__libc_init_array>:
  401068:	b570      	push	{r4, r5, r6, lr}
  40106a:	4e0f      	ldr	r6, [pc, #60]	; (4010a8 <__libc_init_array+0x40>)
  40106c:	4d0f      	ldr	r5, [pc, #60]	; (4010ac <__libc_init_array+0x44>)
  40106e:	1b76      	subs	r6, r6, r5
  401070:	10b6      	asrs	r6, r6, #2
  401072:	bf18      	it	ne
  401074:	2400      	movne	r4, #0
  401076:	d005      	beq.n	401084 <__libc_init_array+0x1c>
  401078:	3401      	adds	r4, #1
  40107a:	f855 3b04 	ldr.w	r3, [r5], #4
  40107e:	4798      	blx	r3
  401080:	42a6      	cmp	r6, r4
  401082:	d1f9      	bne.n	401078 <__libc_init_array+0x10>
  401084:	4e0a      	ldr	r6, [pc, #40]	; (4010b0 <__libc_init_array+0x48>)
  401086:	4d0b      	ldr	r5, [pc, #44]	; (4010b4 <__libc_init_array+0x4c>)
  401088:	1b76      	subs	r6, r6, r5
  40108a:	f003 f96f 	bl	40436c <_init>
  40108e:	10b6      	asrs	r6, r6, #2
  401090:	bf18      	it	ne
  401092:	2400      	movne	r4, #0
  401094:	d006      	beq.n	4010a4 <__libc_init_array+0x3c>
  401096:	3401      	adds	r4, #1
  401098:	f855 3b04 	ldr.w	r3, [r5], #4
  40109c:	4798      	blx	r3
  40109e:	42a6      	cmp	r6, r4
  4010a0:	d1f9      	bne.n	401096 <__libc_init_array+0x2e>
  4010a2:	bd70      	pop	{r4, r5, r6, pc}
  4010a4:	bd70      	pop	{r4, r5, r6, pc}
  4010a6:	bf00      	nop
  4010a8:	00404378 	.word	0x00404378
  4010ac:	00404378 	.word	0x00404378
  4010b0:	00404380 	.word	0x00404380
  4010b4:	00404378 	.word	0x00404378

004010b8 <iprintf>:
  4010b8:	b40f      	push	{r0, r1, r2, r3}
  4010ba:	b500      	push	{lr}
  4010bc:	4907      	ldr	r1, [pc, #28]	; (4010dc <iprintf+0x24>)
  4010be:	b083      	sub	sp, #12
  4010c0:	ab04      	add	r3, sp, #16
  4010c2:	6808      	ldr	r0, [r1, #0]
  4010c4:	f853 2b04 	ldr.w	r2, [r3], #4
  4010c8:	6881      	ldr	r1, [r0, #8]
  4010ca:	9301      	str	r3, [sp, #4]
  4010cc:	f000 fa46 	bl	40155c <_vfiprintf_r>
  4010d0:	b003      	add	sp, #12
  4010d2:	f85d eb04 	ldr.w	lr, [sp], #4
  4010d6:	b004      	add	sp, #16
  4010d8:	4770      	bx	lr
  4010da:	bf00      	nop
  4010dc:	20000014 	.word	0x20000014

004010e0 <memset>:
  4010e0:	b470      	push	{r4, r5, r6}
  4010e2:	0786      	lsls	r6, r0, #30
  4010e4:	d046      	beq.n	401174 <memset+0x94>
  4010e6:	1e54      	subs	r4, r2, #1
  4010e8:	2a00      	cmp	r2, #0
  4010ea:	d041      	beq.n	401170 <memset+0x90>
  4010ec:	b2ca      	uxtb	r2, r1
  4010ee:	4603      	mov	r3, r0
  4010f0:	e002      	b.n	4010f8 <memset+0x18>
  4010f2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4010f6:	d33b      	bcc.n	401170 <memset+0x90>
  4010f8:	f803 2b01 	strb.w	r2, [r3], #1
  4010fc:	079d      	lsls	r5, r3, #30
  4010fe:	d1f8      	bne.n	4010f2 <memset+0x12>
  401100:	2c03      	cmp	r4, #3
  401102:	d92e      	bls.n	401162 <memset+0x82>
  401104:	b2cd      	uxtb	r5, r1
  401106:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40110a:	2c0f      	cmp	r4, #15
  40110c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401110:	d919      	bls.n	401146 <memset+0x66>
  401112:	f103 0210 	add.w	r2, r3, #16
  401116:	4626      	mov	r6, r4
  401118:	3e10      	subs	r6, #16
  40111a:	2e0f      	cmp	r6, #15
  40111c:	f842 5c10 	str.w	r5, [r2, #-16]
  401120:	f842 5c0c 	str.w	r5, [r2, #-12]
  401124:	f842 5c08 	str.w	r5, [r2, #-8]
  401128:	f842 5c04 	str.w	r5, [r2, #-4]
  40112c:	f102 0210 	add.w	r2, r2, #16
  401130:	d8f2      	bhi.n	401118 <memset+0x38>
  401132:	f1a4 0210 	sub.w	r2, r4, #16
  401136:	f022 020f 	bic.w	r2, r2, #15
  40113a:	f004 040f 	and.w	r4, r4, #15
  40113e:	3210      	adds	r2, #16
  401140:	2c03      	cmp	r4, #3
  401142:	4413      	add	r3, r2
  401144:	d90d      	bls.n	401162 <memset+0x82>
  401146:	461e      	mov	r6, r3
  401148:	4622      	mov	r2, r4
  40114a:	3a04      	subs	r2, #4
  40114c:	2a03      	cmp	r2, #3
  40114e:	f846 5b04 	str.w	r5, [r6], #4
  401152:	d8fa      	bhi.n	40114a <memset+0x6a>
  401154:	1f22      	subs	r2, r4, #4
  401156:	f022 0203 	bic.w	r2, r2, #3
  40115a:	3204      	adds	r2, #4
  40115c:	4413      	add	r3, r2
  40115e:	f004 0403 	and.w	r4, r4, #3
  401162:	b12c      	cbz	r4, 401170 <memset+0x90>
  401164:	b2c9      	uxtb	r1, r1
  401166:	441c      	add	r4, r3
  401168:	f803 1b01 	strb.w	r1, [r3], #1
  40116c:	429c      	cmp	r4, r3
  40116e:	d1fb      	bne.n	401168 <memset+0x88>
  401170:	bc70      	pop	{r4, r5, r6}
  401172:	4770      	bx	lr
  401174:	4614      	mov	r4, r2
  401176:	4603      	mov	r3, r0
  401178:	e7c2      	b.n	401100 <memset+0x20>
  40117a:	bf00      	nop

0040117c <_puts_r>:
  40117c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40117e:	4605      	mov	r5, r0
  401180:	b089      	sub	sp, #36	; 0x24
  401182:	4608      	mov	r0, r1
  401184:	460c      	mov	r4, r1
  401186:	f000 f93b 	bl	401400 <strlen>
  40118a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40118c:	4f21      	ldr	r7, [pc, #132]	; (401214 <_puts_r+0x98>)
  40118e:	9404      	str	r4, [sp, #16]
  401190:	2601      	movs	r6, #1
  401192:	1c44      	adds	r4, r0, #1
  401194:	a904      	add	r1, sp, #16
  401196:	2202      	movs	r2, #2
  401198:	9403      	str	r4, [sp, #12]
  40119a:	9005      	str	r0, [sp, #20]
  40119c:	68ac      	ldr	r4, [r5, #8]
  40119e:	9706      	str	r7, [sp, #24]
  4011a0:	9607      	str	r6, [sp, #28]
  4011a2:	9101      	str	r1, [sp, #4]
  4011a4:	9202      	str	r2, [sp, #8]
  4011a6:	b353      	cbz	r3, 4011fe <_puts_r+0x82>
  4011a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4011aa:	f013 0f01 	tst.w	r3, #1
  4011ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4011b2:	b29a      	uxth	r2, r3
  4011b4:	d101      	bne.n	4011ba <_puts_r+0x3e>
  4011b6:	0590      	lsls	r0, r2, #22
  4011b8:	d525      	bpl.n	401206 <_puts_r+0x8a>
  4011ba:	0491      	lsls	r1, r2, #18
  4011bc:	d406      	bmi.n	4011cc <_puts_r+0x50>
  4011be:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4011c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4011c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4011c8:	81a3      	strh	r3, [r4, #12]
  4011ca:	6662      	str	r2, [r4, #100]	; 0x64
  4011cc:	4628      	mov	r0, r5
  4011ce:	aa01      	add	r2, sp, #4
  4011d0:	4621      	mov	r1, r4
  4011d2:	f001 fbc5 	bl	402960 <__sfvwrite_r>
  4011d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4011d8:	2800      	cmp	r0, #0
  4011da:	bf0c      	ite	eq
  4011dc:	250a      	moveq	r5, #10
  4011de:	f04f 35ff 	movne.w	r5, #4294967295
  4011e2:	07da      	lsls	r2, r3, #31
  4011e4:	d402      	bmi.n	4011ec <_puts_r+0x70>
  4011e6:	89a3      	ldrh	r3, [r4, #12]
  4011e8:	059b      	lsls	r3, r3, #22
  4011ea:	d502      	bpl.n	4011f2 <_puts_r+0x76>
  4011ec:	4628      	mov	r0, r5
  4011ee:	b009      	add	sp, #36	; 0x24
  4011f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4011f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4011f4:	f001 fd6a 	bl	402ccc <__retarget_lock_release_recursive>
  4011f8:	4628      	mov	r0, r5
  4011fa:	b009      	add	sp, #36	; 0x24
  4011fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4011fe:	4628      	mov	r0, r5
  401200:	f001 f9a2 	bl	402548 <__sinit>
  401204:	e7d0      	b.n	4011a8 <_puts_r+0x2c>
  401206:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401208:	f001 fd5e 	bl	402cc8 <__retarget_lock_acquire_recursive>
  40120c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401210:	b29a      	uxth	r2, r3
  401212:	e7d2      	b.n	4011ba <_puts_r+0x3e>
  401214:	00404204 	.word	0x00404204

00401218 <puts>:
  401218:	4b02      	ldr	r3, [pc, #8]	; (401224 <puts+0xc>)
  40121a:	4601      	mov	r1, r0
  40121c:	6818      	ldr	r0, [r3, #0]
  40121e:	f7ff bfad 	b.w	40117c <_puts_r>
  401222:	bf00      	nop
  401224:	20000014 	.word	0x20000014

00401228 <setbuf>:
  401228:	2900      	cmp	r1, #0
  40122a:	bf0c      	ite	eq
  40122c:	2202      	moveq	r2, #2
  40122e:	2200      	movne	r2, #0
  401230:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401234:	f000 b800 	b.w	401238 <setvbuf>

00401238 <setvbuf>:
  401238:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40123c:	4c61      	ldr	r4, [pc, #388]	; (4013c4 <setvbuf+0x18c>)
  40123e:	6825      	ldr	r5, [r4, #0]
  401240:	b083      	sub	sp, #12
  401242:	4604      	mov	r4, r0
  401244:	460f      	mov	r7, r1
  401246:	4690      	mov	r8, r2
  401248:	461e      	mov	r6, r3
  40124a:	b115      	cbz	r5, 401252 <setvbuf+0x1a>
  40124c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40124e:	2b00      	cmp	r3, #0
  401250:	d064      	beq.n	40131c <setvbuf+0xe4>
  401252:	f1b8 0f02 	cmp.w	r8, #2
  401256:	d006      	beq.n	401266 <setvbuf+0x2e>
  401258:	f1b8 0f01 	cmp.w	r8, #1
  40125c:	f200 809f 	bhi.w	40139e <setvbuf+0x166>
  401260:	2e00      	cmp	r6, #0
  401262:	f2c0 809c 	blt.w	40139e <setvbuf+0x166>
  401266:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401268:	07d8      	lsls	r0, r3, #31
  40126a:	d534      	bpl.n	4012d6 <setvbuf+0x9e>
  40126c:	4621      	mov	r1, r4
  40126e:	4628      	mov	r0, r5
  401270:	f001 f912 	bl	402498 <_fflush_r>
  401274:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401276:	b141      	cbz	r1, 40128a <setvbuf+0x52>
  401278:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40127c:	4299      	cmp	r1, r3
  40127e:	d002      	beq.n	401286 <setvbuf+0x4e>
  401280:	4628      	mov	r0, r5
  401282:	f001 fa87 	bl	402794 <_free_r>
  401286:	2300      	movs	r3, #0
  401288:	6323      	str	r3, [r4, #48]	; 0x30
  40128a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40128e:	2200      	movs	r2, #0
  401290:	61a2      	str	r2, [r4, #24]
  401292:	6062      	str	r2, [r4, #4]
  401294:	061a      	lsls	r2, r3, #24
  401296:	d43a      	bmi.n	40130e <setvbuf+0xd6>
  401298:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40129c:	f023 0303 	bic.w	r3, r3, #3
  4012a0:	f1b8 0f02 	cmp.w	r8, #2
  4012a4:	81a3      	strh	r3, [r4, #12]
  4012a6:	d01d      	beq.n	4012e4 <setvbuf+0xac>
  4012a8:	ab01      	add	r3, sp, #4
  4012aa:	466a      	mov	r2, sp
  4012ac:	4621      	mov	r1, r4
  4012ae:	4628      	mov	r0, r5
  4012b0:	f001 fd0e 	bl	402cd0 <__swhatbuf_r>
  4012b4:	89a3      	ldrh	r3, [r4, #12]
  4012b6:	4318      	orrs	r0, r3
  4012b8:	81a0      	strh	r0, [r4, #12]
  4012ba:	2e00      	cmp	r6, #0
  4012bc:	d132      	bne.n	401324 <setvbuf+0xec>
  4012be:	9e00      	ldr	r6, [sp, #0]
  4012c0:	4630      	mov	r0, r6
  4012c2:	f001 fd7d 	bl	402dc0 <malloc>
  4012c6:	4607      	mov	r7, r0
  4012c8:	2800      	cmp	r0, #0
  4012ca:	d06b      	beq.n	4013a4 <setvbuf+0x16c>
  4012cc:	89a3      	ldrh	r3, [r4, #12]
  4012ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4012d2:	81a3      	strh	r3, [r4, #12]
  4012d4:	e028      	b.n	401328 <setvbuf+0xf0>
  4012d6:	89a3      	ldrh	r3, [r4, #12]
  4012d8:	0599      	lsls	r1, r3, #22
  4012da:	d4c7      	bmi.n	40126c <setvbuf+0x34>
  4012dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4012de:	f001 fcf3 	bl	402cc8 <__retarget_lock_acquire_recursive>
  4012e2:	e7c3      	b.n	40126c <setvbuf+0x34>
  4012e4:	2500      	movs	r5, #0
  4012e6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4012e8:	2600      	movs	r6, #0
  4012ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4012ee:	f043 0302 	orr.w	r3, r3, #2
  4012f2:	2001      	movs	r0, #1
  4012f4:	60a6      	str	r6, [r4, #8]
  4012f6:	07ce      	lsls	r6, r1, #31
  4012f8:	81a3      	strh	r3, [r4, #12]
  4012fa:	6022      	str	r2, [r4, #0]
  4012fc:	6122      	str	r2, [r4, #16]
  4012fe:	6160      	str	r0, [r4, #20]
  401300:	d401      	bmi.n	401306 <setvbuf+0xce>
  401302:	0598      	lsls	r0, r3, #22
  401304:	d53e      	bpl.n	401384 <setvbuf+0x14c>
  401306:	4628      	mov	r0, r5
  401308:	b003      	add	sp, #12
  40130a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40130e:	6921      	ldr	r1, [r4, #16]
  401310:	4628      	mov	r0, r5
  401312:	f001 fa3f 	bl	402794 <_free_r>
  401316:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40131a:	e7bd      	b.n	401298 <setvbuf+0x60>
  40131c:	4628      	mov	r0, r5
  40131e:	f001 f913 	bl	402548 <__sinit>
  401322:	e796      	b.n	401252 <setvbuf+0x1a>
  401324:	2f00      	cmp	r7, #0
  401326:	d0cb      	beq.n	4012c0 <setvbuf+0x88>
  401328:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40132a:	2b00      	cmp	r3, #0
  40132c:	d033      	beq.n	401396 <setvbuf+0x15e>
  40132e:	9b00      	ldr	r3, [sp, #0]
  401330:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401334:	6027      	str	r7, [r4, #0]
  401336:	429e      	cmp	r6, r3
  401338:	bf1c      	itt	ne
  40133a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40133e:	81a2      	strhne	r2, [r4, #12]
  401340:	f1b8 0f01 	cmp.w	r8, #1
  401344:	bf04      	itt	eq
  401346:	f042 0201 	orreq.w	r2, r2, #1
  40134a:	81a2      	strheq	r2, [r4, #12]
  40134c:	b292      	uxth	r2, r2
  40134e:	f012 0308 	ands.w	r3, r2, #8
  401352:	6127      	str	r7, [r4, #16]
  401354:	6166      	str	r6, [r4, #20]
  401356:	d00e      	beq.n	401376 <setvbuf+0x13e>
  401358:	07d1      	lsls	r1, r2, #31
  40135a:	d51a      	bpl.n	401392 <setvbuf+0x15a>
  40135c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40135e:	4276      	negs	r6, r6
  401360:	2300      	movs	r3, #0
  401362:	f015 0501 	ands.w	r5, r5, #1
  401366:	61a6      	str	r6, [r4, #24]
  401368:	60a3      	str	r3, [r4, #8]
  40136a:	d009      	beq.n	401380 <setvbuf+0x148>
  40136c:	2500      	movs	r5, #0
  40136e:	4628      	mov	r0, r5
  401370:	b003      	add	sp, #12
  401372:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401376:	60a3      	str	r3, [r4, #8]
  401378:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40137a:	f015 0501 	ands.w	r5, r5, #1
  40137e:	d1f5      	bne.n	40136c <setvbuf+0x134>
  401380:	0593      	lsls	r3, r2, #22
  401382:	d4c0      	bmi.n	401306 <setvbuf+0xce>
  401384:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401386:	f001 fca1 	bl	402ccc <__retarget_lock_release_recursive>
  40138a:	4628      	mov	r0, r5
  40138c:	b003      	add	sp, #12
  40138e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401392:	60a6      	str	r6, [r4, #8]
  401394:	e7f0      	b.n	401378 <setvbuf+0x140>
  401396:	4628      	mov	r0, r5
  401398:	f001 f8d6 	bl	402548 <__sinit>
  40139c:	e7c7      	b.n	40132e <setvbuf+0xf6>
  40139e:	f04f 35ff 	mov.w	r5, #4294967295
  4013a2:	e7b0      	b.n	401306 <setvbuf+0xce>
  4013a4:	f8dd 9000 	ldr.w	r9, [sp]
  4013a8:	45b1      	cmp	r9, r6
  4013aa:	d004      	beq.n	4013b6 <setvbuf+0x17e>
  4013ac:	4648      	mov	r0, r9
  4013ae:	f001 fd07 	bl	402dc0 <malloc>
  4013b2:	4607      	mov	r7, r0
  4013b4:	b920      	cbnz	r0, 4013c0 <setvbuf+0x188>
  4013b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4013ba:	f04f 35ff 	mov.w	r5, #4294967295
  4013be:	e792      	b.n	4012e6 <setvbuf+0xae>
  4013c0:	464e      	mov	r6, r9
  4013c2:	e783      	b.n	4012cc <setvbuf+0x94>
  4013c4:	20000014 	.word	0x20000014
	...

00401400 <strlen>:
  401400:	f890 f000 	pld	[r0]
  401404:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401408:	f020 0107 	bic.w	r1, r0, #7
  40140c:	f06f 0c00 	mvn.w	ip, #0
  401410:	f010 0407 	ands.w	r4, r0, #7
  401414:	f891 f020 	pld	[r1, #32]
  401418:	f040 8049 	bne.w	4014ae <strlen+0xae>
  40141c:	f04f 0400 	mov.w	r4, #0
  401420:	f06f 0007 	mvn.w	r0, #7
  401424:	e9d1 2300 	ldrd	r2, r3, [r1]
  401428:	f891 f040 	pld	[r1, #64]	; 0x40
  40142c:	f100 0008 	add.w	r0, r0, #8
  401430:	fa82 f24c 	uadd8	r2, r2, ip
  401434:	faa4 f28c 	sel	r2, r4, ip
  401438:	fa83 f34c 	uadd8	r3, r3, ip
  40143c:	faa2 f38c 	sel	r3, r2, ip
  401440:	bb4b      	cbnz	r3, 401496 <strlen+0x96>
  401442:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401446:	fa82 f24c 	uadd8	r2, r2, ip
  40144a:	f100 0008 	add.w	r0, r0, #8
  40144e:	faa4 f28c 	sel	r2, r4, ip
  401452:	fa83 f34c 	uadd8	r3, r3, ip
  401456:	faa2 f38c 	sel	r3, r2, ip
  40145a:	b9e3      	cbnz	r3, 401496 <strlen+0x96>
  40145c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401460:	fa82 f24c 	uadd8	r2, r2, ip
  401464:	f100 0008 	add.w	r0, r0, #8
  401468:	faa4 f28c 	sel	r2, r4, ip
  40146c:	fa83 f34c 	uadd8	r3, r3, ip
  401470:	faa2 f38c 	sel	r3, r2, ip
  401474:	b97b      	cbnz	r3, 401496 <strlen+0x96>
  401476:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40147a:	f101 0120 	add.w	r1, r1, #32
  40147e:	fa82 f24c 	uadd8	r2, r2, ip
  401482:	f100 0008 	add.w	r0, r0, #8
  401486:	faa4 f28c 	sel	r2, r4, ip
  40148a:	fa83 f34c 	uadd8	r3, r3, ip
  40148e:	faa2 f38c 	sel	r3, r2, ip
  401492:	2b00      	cmp	r3, #0
  401494:	d0c6      	beq.n	401424 <strlen+0x24>
  401496:	2a00      	cmp	r2, #0
  401498:	bf04      	itt	eq
  40149a:	3004      	addeq	r0, #4
  40149c:	461a      	moveq	r2, r3
  40149e:	ba12      	rev	r2, r2
  4014a0:	fab2 f282 	clz	r2, r2
  4014a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4014a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4014ac:	4770      	bx	lr
  4014ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4014b2:	f004 0503 	and.w	r5, r4, #3
  4014b6:	f1c4 0000 	rsb	r0, r4, #0
  4014ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4014be:	f014 0f04 	tst.w	r4, #4
  4014c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4014c6:	fa0c f505 	lsl.w	r5, ip, r5
  4014ca:	ea62 0205 	orn	r2, r2, r5
  4014ce:	bf1c      	itt	ne
  4014d0:	ea63 0305 	ornne	r3, r3, r5
  4014d4:	4662      	movne	r2, ip
  4014d6:	f04f 0400 	mov.w	r4, #0
  4014da:	e7a9      	b.n	401430 <strlen+0x30>

004014dc <__sprint_r.part.0>:
  4014dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4014e0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4014e2:	049c      	lsls	r4, r3, #18
  4014e4:	4693      	mov	fp, r2
  4014e6:	d52f      	bpl.n	401548 <__sprint_r.part.0+0x6c>
  4014e8:	6893      	ldr	r3, [r2, #8]
  4014ea:	6812      	ldr	r2, [r2, #0]
  4014ec:	b353      	cbz	r3, 401544 <__sprint_r.part.0+0x68>
  4014ee:	460e      	mov	r6, r1
  4014f0:	4607      	mov	r7, r0
  4014f2:	f102 0908 	add.w	r9, r2, #8
  4014f6:	e919 0420 	ldmdb	r9, {r5, sl}
  4014fa:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4014fe:	d017      	beq.n	401530 <__sprint_r.part.0+0x54>
  401500:	3d04      	subs	r5, #4
  401502:	2400      	movs	r4, #0
  401504:	e001      	b.n	40150a <__sprint_r.part.0+0x2e>
  401506:	45a0      	cmp	r8, r4
  401508:	d010      	beq.n	40152c <__sprint_r.part.0+0x50>
  40150a:	4632      	mov	r2, r6
  40150c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401510:	4638      	mov	r0, r7
  401512:	f001 f8bb 	bl	40268c <_fputwc_r>
  401516:	1c43      	adds	r3, r0, #1
  401518:	f104 0401 	add.w	r4, r4, #1
  40151c:	d1f3      	bne.n	401506 <__sprint_r.part.0+0x2a>
  40151e:	2300      	movs	r3, #0
  401520:	f8cb 3008 	str.w	r3, [fp, #8]
  401524:	f8cb 3004 	str.w	r3, [fp, #4]
  401528:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40152c:	f8db 3008 	ldr.w	r3, [fp, #8]
  401530:	f02a 0a03 	bic.w	sl, sl, #3
  401534:	eba3 030a 	sub.w	r3, r3, sl
  401538:	f8cb 3008 	str.w	r3, [fp, #8]
  40153c:	f109 0908 	add.w	r9, r9, #8
  401540:	2b00      	cmp	r3, #0
  401542:	d1d8      	bne.n	4014f6 <__sprint_r.part.0+0x1a>
  401544:	2000      	movs	r0, #0
  401546:	e7ea      	b.n	40151e <__sprint_r.part.0+0x42>
  401548:	f001 fa0a 	bl	402960 <__sfvwrite_r>
  40154c:	2300      	movs	r3, #0
  40154e:	f8cb 3008 	str.w	r3, [fp, #8]
  401552:	f8cb 3004 	str.w	r3, [fp, #4]
  401556:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40155a:	bf00      	nop

0040155c <_vfiprintf_r>:
  40155c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401560:	b0ad      	sub	sp, #180	; 0xb4
  401562:	461d      	mov	r5, r3
  401564:	468b      	mov	fp, r1
  401566:	4690      	mov	r8, r2
  401568:	9307      	str	r3, [sp, #28]
  40156a:	9006      	str	r0, [sp, #24]
  40156c:	b118      	cbz	r0, 401576 <_vfiprintf_r+0x1a>
  40156e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401570:	2b00      	cmp	r3, #0
  401572:	f000 80f3 	beq.w	40175c <_vfiprintf_r+0x200>
  401576:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40157a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40157e:	07df      	lsls	r7, r3, #31
  401580:	b281      	uxth	r1, r0
  401582:	d402      	bmi.n	40158a <_vfiprintf_r+0x2e>
  401584:	058e      	lsls	r6, r1, #22
  401586:	f140 80fc 	bpl.w	401782 <_vfiprintf_r+0x226>
  40158a:	048c      	lsls	r4, r1, #18
  40158c:	d40a      	bmi.n	4015a4 <_vfiprintf_r+0x48>
  40158e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401592:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  401596:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40159a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40159e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  4015a2:	b289      	uxth	r1, r1
  4015a4:	0708      	lsls	r0, r1, #28
  4015a6:	f140 80b3 	bpl.w	401710 <_vfiprintf_r+0x1b4>
  4015aa:	f8db 3010 	ldr.w	r3, [fp, #16]
  4015ae:	2b00      	cmp	r3, #0
  4015b0:	f000 80ae 	beq.w	401710 <_vfiprintf_r+0x1b4>
  4015b4:	f001 031a 	and.w	r3, r1, #26
  4015b8:	2b0a      	cmp	r3, #10
  4015ba:	f000 80b5 	beq.w	401728 <_vfiprintf_r+0x1cc>
  4015be:	2300      	movs	r3, #0
  4015c0:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4015c4:	930b      	str	r3, [sp, #44]	; 0x2c
  4015c6:	9311      	str	r3, [sp, #68]	; 0x44
  4015c8:	9310      	str	r3, [sp, #64]	; 0x40
  4015ca:	9303      	str	r3, [sp, #12]
  4015cc:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4015d0:	46ca      	mov	sl, r9
  4015d2:	f8cd b010 	str.w	fp, [sp, #16]
  4015d6:	f898 3000 	ldrb.w	r3, [r8]
  4015da:	4644      	mov	r4, r8
  4015dc:	b1fb      	cbz	r3, 40161e <_vfiprintf_r+0xc2>
  4015de:	2b25      	cmp	r3, #37	; 0x25
  4015e0:	d102      	bne.n	4015e8 <_vfiprintf_r+0x8c>
  4015e2:	e01c      	b.n	40161e <_vfiprintf_r+0xc2>
  4015e4:	2b25      	cmp	r3, #37	; 0x25
  4015e6:	d003      	beq.n	4015f0 <_vfiprintf_r+0x94>
  4015e8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4015ec:	2b00      	cmp	r3, #0
  4015ee:	d1f9      	bne.n	4015e4 <_vfiprintf_r+0x88>
  4015f0:	eba4 0508 	sub.w	r5, r4, r8
  4015f4:	b19d      	cbz	r5, 40161e <_vfiprintf_r+0xc2>
  4015f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4015f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4015fa:	f8ca 8000 	str.w	r8, [sl]
  4015fe:	3301      	adds	r3, #1
  401600:	442a      	add	r2, r5
  401602:	2b07      	cmp	r3, #7
  401604:	f8ca 5004 	str.w	r5, [sl, #4]
  401608:	9211      	str	r2, [sp, #68]	; 0x44
  40160a:	9310      	str	r3, [sp, #64]	; 0x40
  40160c:	dd7a      	ble.n	401704 <_vfiprintf_r+0x1a8>
  40160e:	2a00      	cmp	r2, #0
  401610:	f040 84b0 	bne.w	401f74 <_vfiprintf_r+0xa18>
  401614:	9b03      	ldr	r3, [sp, #12]
  401616:	9210      	str	r2, [sp, #64]	; 0x40
  401618:	442b      	add	r3, r5
  40161a:	46ca      	mov	sl, r9
  40161c:	9303      	str	r3, [sp, #12]
  40161e:	7823      	ldrb	r3, [r4, #0]
  401620:	2b00      	cmp	r3, #0
  401622:	f000 83e0 	beq.w	401de6 <_vfiprintf_r+0x88a>
  401626:	2000      	movs	r0, #0
  401628:	f04f 0300 	mov.w	r3, #0
  40162c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  401630:	f104 0801 	add.w	r8, r4, #1
  401634:	7862      	ldrb	r2, [r4, #1]
  401636:	4605      	mov	r5, r0
  401638:	4606      	mov	r6, r0
  40163a:	4603      	mov	r3, r0
  40163c:	f04f 34ff 	mov.w	r4, #4294967295
  401640:	f108 0801 	add.w	r8, r8, #1
  401644:	f1a2 0120 	sub.w	r1, r2, #32
  401648:	2958      	cmp	r1, #88	; 0x58
  40164a:	f200 82de 	bhi.w	401c0a <_vfiprintf_r+0x6ae>
  40164e:	e8df f011 	tbh	[pc, r1, lsl #1]
  401652:	0221      	.short	0x0221
  401654:	02dc02dc 	.word	0x02dc02dc
  401658:	02dc0229 	.word	0x02dc0229
  40165c:	02dc02dc 	.word	0x02dc02dc
  401660:	02dc02dc 	.word	0x02dc02dc
  401664:	028902dc 	.word	0x028902dc
  401668:	02dc0295 	.word	0x02dc0295
  40166c:	02bd00a2 	.word	0x02bd00a2
  401670:	019f02dc 	.word	0x019f02dc
  401674:	01a401a4 	.word	0x01a401a4
  401678:	01a401a4 	.word	0x01a401a4
  40167c:	01a401a4 	.word	0x01a401a4
  401680:	01a401a4 	.word	0x01a401a4
  401684:	02dc01a4 	.word	0x02dc01a4
  401688:	02dc02dc 	.word	0x02dc02dc
  40168c:	02dc02dc 	.word	0x02dc02dc
  401690:	02dc02dc 	.word	0x02dc02dc
  401694:	02dc02dc 	.word	0x02dc02dc
  401698:	01b202dc 	.word	0x01b202dc
  40169c:	02dc02dc 	.word	0x02dc02dc
  4016a0:	02dc02dc 	.word	0x02dc02dc
  4016a4:	02dc02dc 	.word	0x02dc02dc
  4016a8:	02dc02dc 	.word	0x02dc02dc
  4016ac:	02dc02dc 	.word	0x02dc02dc
  4016b0:	02dc0197 	.word	0x02dc0197
  4016b4:	02dc02dc 	.word	0x02dc02dc
  4016b8:	02dc02dc 	.word	0x02dc02dc
  4016bc:	02dc019b 	.word	0x02dc019b
  4016c0:	025302dc 	.word	0x025302dc
  4016c4:	02dc02dc 	.word	0x02dc02dc
  4016c8:	02dc02dc 	.word	0x02dc02dc
  4016cc:	02dc02dc 	.word	0x02dc02dc
  4016d0:	02dc02dc 	.word	0x02dc02dc
  4016d4:	02dc02dc 	.word	0x02dc02dc
  4016d8:	021b025a 	.word	0x021b025a
  4016dc:	02dc02dc 	.word	0x02dc02dc
  4016e0:	026e02dc 	.word	0x026e02dc
  4016e4:	02dc021b 	.word	0x02dc021b
  4016e8:	027302dc 	.word	0x027302dc
  4016ec:	01f502dc 	.word	0x01f502dc
  4016f0:	02090182 	.word	0x02090182
  4016f4:	02dc02d7 	.word	0x02dc02d7
  4016f8:	02dc029a 	.word	0x02dc029a
  4016fc:	02dc00a7 	.word	0x02dc00a7
  401700:	022e02dc 	.word	0x022e02dc
  401704:	f10a 0a08 	add.w	sl, sl, #8
  401708:	9b03      	ldr	r3, [sp, #12]
  40170a:	442b      	add	r3, r5
  40170c:	9303      	str	r3, [sp, #12]
  40170e:	e786      	b.n	40161e <_vfiprintf_r+0xc2>
  401710:	4659      	mov	r1, fp
  401712:	9806      	ldr	r0, [sp, #24]
  401714:	f000 fdac 	bl	402270 <__swsetup_r>
  401718:	bb18      	cbnz	r0, 401762 <_vfiprintf_r+0x206>
  40171a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40171e:	f001 031a 	and.w	r3, r1, #26
  401722:	2b0a      	cmp	r3, #10
  401724:	f47f af4b 	bne.w	4015be <_vfiprintf_r+0x62>
  401728:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40172c:	2b00      	cmp	r3, #0
  40172e:	f6ff af46 	blt.w	4015be <_vfiprintf_r+0x62>
  401732:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401736:	07db      	lsls	r3, r3, #31
  401738:	d405      	bmi.n	401746 <_vfiprintf_r+0x1ea>
  40173a:	058f      	lsls	r7, r1, #22
  40173c:	d403      	bmi.n	401746 <_vfiprintf_r+0x1ea>
  40173e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401742:	f001 fac3 	bl	402ccc <__retarget_lock_release_recursive>
  401746:	462b      	mov	r3, r5
  401748:	4642      	mov	r2, r8
  40174a:	4659      	mov	r1, fp
  40174c:	9806      	ldr	r0, [sp, #24]
  40174e:	f000 fd4d 	bl	4021ec <__sbprintf>
  401752:	9003      	str	r0, [sp, #12]
  401754:	9803      	ldr	r0, [sp, #12]
  401756:	b02d      	add	sp, #180	; 0xb4
  401758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40175c:	f000 fef4 	bl	402548 <__sinit>
  401760:	e709      	b.n	401576 <_vfiprintf_r+0x1a>
  401762:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401766:	07d9      	lsls	r1, r3, #31
  401768:	d404      	bmi.n	401774 <_vfiprintf_r+0x218>
  40176a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40176e:	059a      	lsls	r2, r3, #22
  401770:	f140 84aa 	bpl.w	4020c8 <_vfiprintf_r+0xb6c>
  401774:	f04f 33ff 	mov.w	r3, #4294967295
  401778:	9303      	str	r3, [sp, #12]
  40177a:	9803      	ldr	r0, [sp, #12]
  40177c:	b02d      	add	sp, #180	; 0xb4
  40177e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401782:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401786:	f001 fa9f 	bl	402cc8 <__retarget_lock_acquire_recursive>
  40178a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40178e:	b281      	uxth	r1, r0
  401790:	e6fb      	b.n	40158a <_vfiprintf_r+0x2e>
  401792:	4276      	negs	r6, r6
  401794:	9207      	str	r2, [sp, #28]
  401796:	f043 0304 	orr.w	r3, r3, #4
  40179a:	f898 2000 	ldrb.w	r2, [r8]
  40179e:	e74f      	b.n	401640 <_vfiprintf_r+0xe4>
  4017a0:	9608      	str	r6, [sp, #32]
  4017a2:	069e      	lsls	r6, r3, #26
  4017a4:	f100 8450 	bmi.w	402048 <_vfiprintf_r+0xaec>
  4017a8:	9907      	ldr	r1, [sp, #28]
  4017aa:	06dd      	lsls	r5, r3, #27
  4017ac:	460a      	mov	r2, r1
  4017ae:	f100 83ef 	bmi.w	401f90 <_vfiprintf_r+0xa34>
  4017b2:	0658      	lsls	r0, r3, #25
  4017b4:	f140 83ec 	bpl.w	401f90 <_vfiprintf_r+0xa34>
  4017b8:	880e      	ldrh	r6, [r1, #0]
  4017ba:	3104      	adds	r1, #4
  4017bc:	2700      	movs	r7, #0
  4017be:	2201      	movs	r2, #1
  4017c0:	9107      	str	r1, [sp, #28]
  4017c2:	f04f 0100 	mov.w	r1, #0
  4017c6:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4017ca:	2500      	movs	r5, #0
  4017cc:	1c61      	adds	r1, r4, #1
  4017ce:	f000 8116 	beq.w	4019fe <_vfiprintf_r+0x4a2>
  4017d2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4017d6:	9102      	str	r1, [sp, #8]
  4017d8:	ea56 0107 	orrs.w	r1, r6, r7
  4017dc:	f040 8114 	bne.w	401a08 <_vfiprintf_r+0x4ac>
  4017e0:	2c00      	cmp	r4, #0
  4017e2:	f040 835c 	bne.w	401e9e <_vfiprintf_r+0x942>
  4017e6:	2a00      	cmp	r2, #0
  4017e8:	f040 83b7 	bne.w	401f5a <_vfiprintf_r+0x9fe>
  4017ec:	f013 0301 	ands.w	r3, r3, #1
  4017f0:	9305      	str	r3, [sp, #20]
  4017f2:	f000 8457 	beq.w	4020a4 <_vfiprintf_r+0xb48>
  4017f6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4017fa:	2330      	movs	r3, #48	; 0x30
  4017fc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  401800:	9b05      	ldr	r3, [sp, #20]
  401802:	42a3      	cmp	r3, r4
  401804:	bfb8      	it	lt
  401806:	4623      	movlt	r3, r4
  401808:	9301      	str	r3, [sp, #4]
  40180a:	b10d      	cbz	r5, 401810 <_vfiprintf_r+0x2b4>
  40180c:	3301      	adds	r3, #1
  40180e:	9301      	str	r3, [sp, #4]
  401810:	9b02      	ldr	r3, [sp, #8]
  401812:	f013 0302 	ands.w	r3, r3, #2
  401816:	9309      	str	r3, [sp, #36]	; 0x24
  401818:	d002      	beq.n	401820 <_vfiprintf_r+0x2c4>
  40181a:	9b01      	ldr	r3, [sp, #4]
  40181c:	3302      	adds	r3, #2
  40181e:	9301      	str	r3, [sp, #4]
  401820:	9b02      	ldr	r3, [sp, #8]
  401822:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401826:	930a      	str	r3, [sp, #40]	; 0x28
  401828:	f040 8217 	bne.w	401c5a <_vfiprintf_r+0x6fe>
  40182c:	9b08      	ldr	r3, [sp, #32]
  40182e:	9a01      	ldr	r2, [sp, #4]
  401830:	1a9d      	subs	r5, r3, r2
  401832:	2d00      	cmp	r5, #0
  401834:	f340 8211 	ble.w	401c5a <_vfiprintf_r+0x6fe>
  401838:	2d10      	cmp	r5, #16
  40183a:	f340 8490 	ble.w	40215e <_vfiprintf_r+0xc02>
  40183e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401840:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401842:	4ec4      	ldr	r6, [pc, #784]	; (401b54 <_vfiprintf_r+0x5f8>)
  401844:	46d6      	mov	lr, sl
  401846:	2710      	movs	r7, #16
  401848:	46a2      	mov	sl, r4
  40184a:	4619      	mov	r1, r3
  40184c:	9c06      	ldr	r4, [sp, #24]
  40184e:	e007      	b.n	401860 <_vfiprintf_r+0x304>
  401850:	f101 0c02 	add.w	ip, r1, #2
  401854:	f10e 0e08 	add.w	lr, lr, #8
  401858:	4601      	mov	r1, r0
  40185a:	3d10      	subs	r5, #16
  40185c:	2d10      	cmp	r5, #16
  40185e:	dd11      	ble.n	401884 <_vfiprintf_r+0x328>
  401860:	1c48      	adds	r0, r1, #1
  401862:	3210      	adds	r2, #16
  401864:	2807      	cmp	r0, #7
  401866:	9211      	str	r2, [sp, #68]	; 0x44
  401868:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40186c:	9010      	str	r0, [sp, #64]	; 0x40
  40186e:	ddef      	ble.n	401850 <_vfiprintf_r+0x2f4>
  401870:	2a00      	cmp	r2, #0
  401872:	f040 81e4 	bne.w	401c3e <_vfiprintf_r+0x6e2>
  401876:	3d10      	subs	r5, #16
  401878:	2d10      	cmp	r5, #16
  40187a:	4611      	mov	r1, r2
  40187c:	f04f 0c01 	mov.w	ip, #1
  401880:	46ce      	mov	lr, r9
  401882:	dced      	bgt.n	401860 <_vfiprintf_r+0x304>
  401884:	4654      	mov	r4, sl
  401886:	4661      	mov	r1, ip
  401888:	46f2      	mov	sl, lr
  40188a:	442a      	add	r2, r5
  40188c:	2907      	cmp	r1, #7
  40188e:	9211      	str	r2, [sp, #68]	; 0x44
  401890:	f8ca 6000 	str.w	r6, [sl]
  401894:	f8ca 5004 	str.w	r5, [sl, #4]
  401898:	9110      	str	r1, [sp, #64]	; 0x40
  40189a:	f300 82ec 	bgt.w	401e76 <_vfiprintf_r+0x91a>
  40189e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4018a2:	f10a 0a08 	add.w	sl, sl, #8
  4018a6:	1c48      	adds	r0, r1, #1
  4018a8:	2d00      	cmp	r5, #0
  4018aa:	f040 81de 	bne.w	401c6a <_vfiprintf_r+0x70e>
  4018ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4018b0:	2b00      	cmp	r3, #0
  4018b2:	f000 81f8 	beq.w	401ca6 <_vfiprintf_r+0x74a>
  4018b6:	3202      	adds	r2, #2
  4018b8:	a90e      	add	r1, sp, #56	; 0x38
  4018ba:	2302      	movs	r3, #2
  4018bc:	2807      	cmp	r0, #7
  4018be:	9211      	str	r2, [sp, #68]	; 0x44
  4018c0:	9010      	str	r0, [sp, #64]	; 0x40
  4018c2:	e88a 000a 	stmia.w	sl, {r1, r3}
  4018c6:	f340 81ea 	ble.w	401c9e <_vfiprintf_r+0x742>
  4018ca:	2a00      	cmp	r2, #0
  4018cc:	f040 838c 	bne.w	401fe8 <_vfiprintf_r+0xa8c>
  4018d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4018d2:	2b80      	cmp	r3, #128	; 0x80
  4018d4:	f04f 0001 	mov.w	r0, #1
  4018d8:	4611      	mov	r1, r2
  4018da:	46ca      	mov	sl, r9
  4018dc:	f040 81e7 	bne.w	401cae <_vfiprintf_r+0x752>
  4018e0:	9b08      	ldr	r3, [sp, #32]
  4018e2:	9d01      	ldr	r5, [sp, #4]
  4018e4:	1b5e      	subs	r6, r3, r5
  4018e6:	2e00      	cmp	r6, #0
  4018e8:	f340 81e1 	ble.w	401cae <_vfiprintf_r+0x752>
  4018ec:	2e10      	cmp	r6, #16
  4018ee:	4d9a      	ldr	r5, [pc, #616]	; (401b58 <_vfiprintf_r+0x5fc>)
  4018f0:	f340 8450 	ble.w	402194 <_vfiprintf_r+0xc38>
  4018f4:	46d4      	mov	ip, sl
  4018f6:	2710      	movs	r7, #16
  4018f8:	46a2      	mov	sl, r4
  4018fa:	9c06      	ldr	r4, [sp, #24]
  4018fc:	e007      	b.n	40190e <_vfiprintf_r+0x3b2>
  4018fe:	f101 0e02 	add.w	lr, r1, #2
  401902:	f10c 0c08 	add.w	ip, ip, #8
  401906:	4601      	mov	r1, r0
  401908:	3e10      	subs	r6, #16
  40190a:	2e10      	cmp	r6, #16
  40190c:	dd11      	ble.n	401932 <_vfiprintf_r+0x3d6>
  40190e:	1c48      	adds	r0, r1, #1
  401910:	3210      	adds	r2, #16
  401912:	2807      	cmp	r0, #7
  401914:	9211      	str	r2, [sp, #68]	; 0x44
  401916:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40191a:	9010      	str	r0, [sp, #64]	; 0x40
  40191c:	ddef      	ble.n	4018fe <_vfiprintf_r+0x3a2>
  40191e:	2a00      	cmp	r2, #0
  401920:	f040 829d 	bne.w	401e5e <_vfiprintf_r+0x902>
  401924:	3e10      	subs	r6, #16
  401926:	2e10      	cmp	r6, #16
  401928:	f04f 0e01 	mov.w	lr, #1
  40192c:	4611      	mov	r1, r2
  40192e:	46cc      	mov	ip, r9
  401930:	dced      	bgt.n	40190e <_vfiprintf_r+0x3b2>
  401932:	4654      	mov	r4, sl
  401934:	46e2      	mov	sl, ip
  401936:	4432      	add	r2, r6
  401938:	f1be 0f07 	cmp.w	lr, #7
  40193c:	9211      	str	r2, [sp, #68]	; 0x44
  40193e:	e88a 0060 	stmia.w	sl, {r5, r6}
  401942:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401946:	f300 8369 	bgt.w	40201c <_vfiprintf_r+0xac0>
  40194a:	f10a 0a08 	add.w	sl, sl, #8
  40194e:	f10e 0001 	add.w	r0, lr, #1
  401952:	4671      	mov	r1, lr
  401954:	e1ab      	b.n	401cae <_vfiprintf_r+0x752>
  401956:	9608      	str	r6, [sp, #32]
  401958:	f013 0220 	ands.w	r2, r3, #32
  40195c:	f040 838c 	bne.w	402078 <_vfiprintf_r+0xb1c>
  401960:	f013 0110 	ands.w	r1, r3, #16
  401964:	f040 831a 	bne.w	401f9c <_vfiprintf_r+0xa40>
  401968:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40196c:	f000 8316 	beq.w	401f9c <_vfiprintf_r+0xa40>
  401970:	9807      	ldr	r0, [sp, #28]
  401972:	460a      	mov	r2, r1
  401974:	4601      	mov	r1, r0
  401976:	3104      	adds	r1, #4
  401978:	8806      	ldrh	r6, [r0, #0]
  40197a:	9107      	str	r1, [sp, #28]
  40197c:	2700      	movs	r7, #0
  40197e:	e720      	b.n	4017c2 <_vfiprintf_r+0x266>
  401980:	9608      	str	r6, [sp, #32]
  401982:	f043 0310 	orr.w	r3, r3, #16
  401986:	e7e7      	b.n	401958 <_vfiprintf_r+0x3fc>
  401988:	9608      	str	r6, [sp, #32]
  40198a:	f043 0310 	orr.w	r3, r3, #16
  40198e:	e708      	b.n	4017a2 <_vfiprintf_r+0x246>
  401990:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401994:	f898 2000 	ldrb.w	r2, [r8]
  401998:	e652      	b.n	401640 <_vfiprintf_r+0xe4>
  40199a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40199e:	2600      	movs	r6, #0
  4019a0:	f818 2b01 	ldrb.w	r2, [r8], #1
  4019a4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4019a8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4019ac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4019b0:	2909      	cmp	r1, #9
  4019b2:	d9f5      	bls.n	4019a0 <_vfiprintf_r+0x444>
  4019b4:	e646      	b.n	401644 <_vfiprintf_r+0xe8>
  4019b6:	9608      	str	r6, [sp, #32]
  4019b8:	2800      	cmp	r0, #0
  4019ba:	f040 8408 	bne.w	4021ce <_vfiprintf_r+0xc72>
  4019be:	f043 0310 	orr.w	r3, r3, #16
  4019c2:	069e      	lsls	r6, r3, #26
  4019c4:	f100 834c 	bmi.w	402060 <_vfiprintf_r+0xb04>
  4019c8:	06dd      	lsls	r5, r3, #27
  4019ca:	f100 82f3 	bmi.w	401fb4 <_vfiprintf_r+0xa58>
  4019ce:	0658      	lsls	r0, r3, #25
  4019d0:	f140 82f0 	bpl.w	401fb4 <_vfiprintf_r+0xa58>
  4019d4:	9d07      	ldr	r5, [sp, #28]
  4019d6:	f9b5 6000 	ldrsh.w	r6, [r5]
  4019da:	462a      	mov	r2, r5
  4019dc:	17f7      	asrs	r7, r6, #31
  4019de:	3204      	adds	r2, #4
  4019e0:	4630      	mov	r0, r6
  4019e2:	4639      	mov	r1, r7
  4019e4:	9207      	str	r2, [sp, #28]
  4019e6:	2800      	cmp	r0, #0
  4019e8:	f171 0200 	sbcs.w	r2, r1, #0
  4019ec:	f2c0 835d 	blt.w	4020aa <_vfiprintf_r+0xb4e>
  4019f0:	1c61      	adds	r1, r4, #1
  4019f2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4019f6:	f04f 0201 	mov.w	r2, #1
  4019fa:	f47f aeea 	bne.w	4017d2 <_vfiprintf_r+0x276>
  4019fe:	ea56 0107 	orrs.w	r1, r6, r7
  401a02:	f000 824d 	beq.w	401ea0 <_vfiprintf_r+0x944>
  401a06:	9302      	str	r3, [sp, #8]
  401a08:	2a01      	cmp	r2, #1
  401a0a:	f000 828c 	beq.w	401f26 <_vfiprintf_r+0x9ca>
  401a0e:	2a02      	cmp	r2, #2
  401a10:	f040 825c 	bne.w	401ecc <_vfiprintf_r+0x970>
  401a14:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401a16:	46cb      	mov	fp, r9
  401a18:	0933      	lsrs	r3, r6, #4
  401a1a:	f006 010f 	and.w	r1, r6, #15
  401a1e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401a22:	093a      	lsrs	r2, r7, #4
  401a24:	461e      	mov	r6, r3
  401a26:	4617      	mov	r7, r2
  401a28:	5c43      	ldrb	r3, [r0, r1]
  401a2a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  401a2e:	ea56 0307 	orrs.w	r3, r6, r7
  401a32:	d1f1      	bne.n	401a18 <_vfiprintf_r+0x4bc>
  401a34:	eba9 030b 	sub.w	r3, r9, fp
  401a38:	9305      	str	r3, [sp, #20]
  401a3a:	e6e1      	b.n	401800 <_vfiprintf_r+0x2a4>
  401a3c:	2800      	cmp	r0, #0
  401a3e:	f040 83c0 	bne.w	4021c2 <_vfiprintf_r+0xc66>
  401a42:	0699      	lsls	r1, r3, #26
  401a44:	f100 8367 	bmi.w	402116 <_vfiprintf_r+0xbba>
  401a48:	06da      	lsls	r2, r3, #27
  401a4a:	f100 80f1 	bmi.w	401c30 <_vfiprintf_r+0x6d4>
  401a4e:	065b      	lsls	r3, r3, #25
  401a50:	f140 80ee 	bpl.w	401c30 <_vfiprintf_r+0x6d4>
  401a54:	9a07      	ldr	r2, [sp, #28]
  401a56:	6813      	ldr	r3, [r2, #0]
  401a58:	3204      	adds	r2, #4
  401a5a:	9207      	str	r2, [sp, #28]
  401a5c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  401a60:	801a      	strh	r2, [r3, #0]
  401a62:	e5b8      	b.n	4015d6 <_vfiprintf_r+0x7a>
  401a64:	9807      	ldr	r0, [sp, #28]
  401a66:	4a3d      	ldr	r2, [pc, #244]	; (401b5c <_vfiprintf_r+0x600>)
  401a68:	9608      	str	r6, [sp, #32]
  401a6a:	920b      	str	r2, [sp, #44]	; 0x2c
  401a6c:	6806      	ldr	r6, [r0, #0]
  401a6e:	2278      	movs	r2, #120	; 0x78
  401a70:	2130      	movs	r1, #48	; 0x30
  401a72:	3004      	adds	r0, #4
  401a74:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401a78:	f043 0302 	orr.w	r3, r3, #2
  401a7c:	9007      	str	r0, [sp, #28]
  401a7e:	2700      	movs	r7, #0
  401a80:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401a84:	2202      	movs	r2, #2
  401a86:	e69c      	b.n	4017c2 <_vfiprintf_r+0x266>
  401a88:	9608      	str	r6, [sp, #32]
  401a8a:	2800      	cmp	r0, #0
  401a8c:	d099      	beq.n	4019c2 <_vfiprintf_r+0x466>
  401a8e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401a92:	e796      	b.n	4019c2 <_vfiprintf_r+0x466>
  401a94:	f898 2000 	ldrb.w	r2, [r8]
  401a98:	2d00      	cmp	r5, #0
  401a9a:	f47f add1 	bne.w	401640 <_vfiprintf_r+0xe4>
  401a9e:	2001      	movs	r0, #1
  401aa0:	2520      	movs	r5, #32
  401aa2:	e5cd      	b.n	401640 <_vfiprintf_r+0xe4>
  401aa4:	f043 0301 	orr.w	r3, r3, #1
  401aa8:	f898 2000 	ldrb.w	r2, [r8]
  401aac:	e5c8      	b.n	401640 <_vfiprintf_r+0xe4>
  401aae:	9608      	str	r6, [sp, #32]
  401ab0:	2800      	cmp	r0, #0
  401ab2:	f040 8393 	bne.w	4021dc <_vfiprintf_r+0xc80>
  401ab6:	4929      	ldr	r1, [pc, #164]	; (401b5c <_vfiprintf_r+0x600>)
  401ab8:	910b      	str	r1, [sp, #44]	; 0x2c
  401aba:	069f      	lsls	r7, r3, #26
  401abc:	f100 82e8 	bmi.w	402090 <_vfiprintf_r+0xb34>
  401ac0:	9807      	ldr	r0, [sp, #28]
  401ac2:	06de      	lsls	r6, r3, #27
  401ac4:	4601      	mov	r1, r0
  401ac6:	f100 8270 	bmi.w	401faa <_vfiprintf_r+0xa4e>
  401aca:	065d      	lsls	r5, r3, #25
  401acc:	f140 826d 	bpl.w	401faa <_vfiprintf_r+0xa4e>
  401ad0:	3104      	adds	r1, #4
  401ad2:	8806      	ldrh	r6, [r0, #0]
  401ad4:	9107      	str	r1, [sp, #28]
  401ad6:	2700      	movs	r7, #0
  401ad8:	07d8      	lsls	r0, r3, #31
  401ada:	f140 8222 	bpl.w	401f22 <_vfiprintf_r+0x9c6>
  401ade:	ea56 0107 	orrs.w	r1, r6, r7
  401ae2:	f000 821e 	beq.w	401f22 <_vfiprintf_r+0x9c6>
  401ae6:	2130      	movs	r1, #48	; 0x30
  401ae8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401aec:	f043 0302 	orr.w	r3, r3, #2
  401af0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401af4:	2202      	movs	r2, #2
  401af6:	e664      	b.n	4017c2 <_vfiprintf_r+0x266>
  401af8:	9608      	str	r6, [sp, #32]
  401afa:	2800      	cmp	r0, #0
  401afc:	f040 836b 	bne.w	4021d6 <_vfiprintf_r+0xc7a>
  401b00:	4917      	ldr	r1, [pc, #92]	; (401b60 <_vfiprintf_r+0x604>)
  401b02:	910b      	str	r1, [sp, #44]	; 0x2c
  401b04:	e7d9      	b.n	401aba <_vfiprintf_r+0x55e>
  401b06:	9907      	ldr	r1, [sp, #28]
  401b08:	9608      	str	r6, [sp, #32]
  401b0a:	680a      	ldr	r2, [r1, #0]
  401b0c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401b10:	f04f 0000 	mov.w	r0, #0
  401b14:	460a      	mov	r2, r1
  401b16:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401b1a:	3204      	adds	r2, #4
  401b1c:	2001      	movs	r0, #1
  401b1e:	9001      	str	r0, [sp, #4]
  401b20:	9207      	str	r2, [sp, #28]
  401b22:	9005      	str	r0, [sp, #20]
  401b24:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401b28:	9302      	str	r3, [sp, #8]
  401b2a:	2400      	movs	r4, #0
  401b2c:	e670      	b.n	401810 <_vfiprintf_r+0x2b4>
  401b2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401b32:	f898 2000 	ldrb.w	r2, [r8]
  401b36:	e583      	b.n	401640 <_vfiprintf_r+0xe4>
  401b38:	f898 2000 	ldrb.w	r2, [r8]
  401b3c:	2a6c      	cmp	r2, #108	; 0x6c
  401b3e:	bf03      	ittte	eq
  401b40:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  401b44:	f043 0320 	orreq.w	r3, r3, #32
  401b48:	f108 0801 	addeq.w	r8, r8, #1
  401b4c:	f043 0310 	orrne.w	r3, r3, #16
  401b50:	e576      	b.n	401640 <_vfiprintf_r+0xe4>
  401b52:	bf00      	nop
  401b54:	00404238 	.word	0x00404238
  401b58:	00404248 	.word	0x00404248
  401b5c:	0040421c 	.word	0x0040421c
  401b60:	00404208 	.word	0x00404208
  401b64:	9907      	ldr	r1, [sp, #28]
  401b66:	680e      	ldr	r6, [r1, #0]
  401b68:	460a      	mov	r2, r1
  401b6a:	2e00      	cmp	r6, #0
  401b6c:	f102 0204 	add.w	r2, r2, #4
  401b70:	f6ff ae0f 	blt.w	401792 <_vfiprintf_r+0x236>
  401b74:	9207      	str	r2, [sp, #28]
  401b76:	f898 2000 	ldrb.w	r2, [r8]
  401b7a:	e561      	b.n	401640 <_vfiprintf_r+0xe4>
  401b7c:	f898 2000 	ldrb.w	r2, [r8]
  401b80:	2001      	movs	r0, #1
  401b82:	252b      	movs	r5, #43	; 0x2b
  401b84:	e55c      	b.n	401640 <_vfiprintf_r+0xe4>
  401b86:	9907      	ldr	r1, [sp, #28]
  401b88:	9608      	str	r6, [sp, #32]
  401b8a:	f8d1 b000 	ldr.w	fp, [r1]
  401b8e:	f04f 0200 	mov.w	r2, #0
  401b92:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401b96:	1d0e      	adds	r6, r1, #4
  401b98:	f1bb 0f00 	cmp.w	fp, #0
  401b9c:	f000 82e5 	beq.w	40216a <_vfiprintf_r+0xc0e>
  401ba0:	1c67      	adds	r7, r4, #1
  401ba2:	f000 82c4 	beq.w	40212e <_vfiprintf_r+0xbd2>
  401ba6:	4622      	mov	r2, r4
  401ba8:	2100      	movs	r1, #0
  401baa:	4658      	mov	r0, fp
  401bac:	9301      	str	r3, [sp, #4]
  401bae:	f001 fbd7 	bl	403360 <memchr>
  401bb2:	9b01      	ldr	r3, [sp, #4]
  401bb4:	2800      	cmp	r0, #0
  401bb6:	f000 82e5 	beq.w	402184 <_vfiprintf_r+0xc28>
  401bba:	eba0 020b 	sub.w	r2, r0, fp
  401bbe:	9205      	str	r2, [sp, #20]
  401bc0:	9607      	str	r6, [sp, #28]
  401bc2:	9302      	str	r3, [sp, #8]
  401bc4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401bc8:	2400      	movs	r4, #0
  401bca:	e619      	b.n	401800 <_vfiprintf_r+0x2a4>
  401bcc:	f898 2000 	ldrb.w	r2, [r8]
  401bd0:	2a2a      	cmp	r2, #42	; 0x2a
  401bd2:	f108 0701 	add.w	r7, r8, #1
  401bd6:	f000 82e9 	beq.w	4021ac <_vfiprintf_r+0xc50>
  401bda:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401bde:	2909      	cmp	r1, #9
  401be0:	46b8      	mov	r8, r7
  401be2:	f04f 0400 	mov.w	r4, #0
  401be6:	f63f ad2d 	bhi.w	401644 <_vfiprintf_r+0xe8>
  401bea:	f818 2b01 	ldrb.w	r2, [r8], #1
  401bee:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401bf2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401bf6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401bfa:	2909      	cmp	r1, #9
  401bfc:	d9f5      	bls.n	401bea <_vfiprintf_r+0x68e>
  401bfe:	e521      	b.n	401644 <_vfiprintf_r+0xe8>
  401c00:	f043 0320 	orr.w	r3, r3, #32
  401c04:	f898 2000 	ldrb.w	r2, [r8]
  401c08:	e51a      	b.n	401640 <_vfiprintf_r+0xe4>
  401c0a:	9608      	str	r6, [sp, #32]
  401c0c:	2800      	cmp	r0, #0
  401c0e:	f040 82db 	bne.w	4021c8 <_vfiprintf_r+0xc6c>
  401c12:	2a00      	cmp	r2, #0
  401c14:	f000 80e7 	beq.w	401de6 <_vfiprintf_r+0x88a>
  401c18:	2101      	movs	r1, #1
  401c1a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401c1e:	f04f 0200 	mov.w	r2, #0
  401c22:	9101      	str	r1, [sp, #4]
  401c24:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401c28:	9105      	str	r1, [sp, #20]
  401c2a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401c2e:	e77b      	b.n	401b28 <_vfiprintf_r+0x5cc>
  401c30:	9a07      	ldr	r2, [sp, #28]
  401c32:	6813      	ldr	r3, [r2, #0]
  401c34:	3204      	adds	r2, #4
  401c36:	9207      	str	r2, [sp, #28]
  401c38:	9a03      	ldr	r2, [sp, #12]
  401c3a:	601a      	str	r2, [r3, #0]
  401c3c:	e4cb      	b.n	4015d6 <_vfiprintf_r+0x7a>
  401c3e:	aa0f      	add	r2, sp, #60	; 0x3c
  401c40:	9904      	ldr	r1, [sp, #16]
  401c42:	4620      	mov	r0, r4
  401c44:	f7ff fc4a 	bl	4014dc <__sprint_r.part.0>
  401c48:	2800      	cmp	r0, #0
  401c4a:	f040 8139 	bne.w	401ec0 <_vfiprintf_r+0x964>
  401c4e:	9910      	ldr	r1, [sp, #64]	; 0x40
  401c50:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401c52:	f101 0c01 	add.w	ip, r1, #1
  401c56:	46ce      	mov	lr, r9
  401c58:	e5ff      	b.n	40185a <_vfiprintf_r+0x2fe>
  401c5a:	9910      	ldr	r1, [sp, #64]	; 0x40
  401c5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401c5e:	1c48      	adds	r0, r1, #1
  401c60:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401c64:	2d00      	cmp	r5, #0
  401c66:	f43f ae22 	beq.w	4018ae <_vfiprintf_r+0x352>
  401c6a:	3201      	adds	r2, #1
  401c6c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  401c70:	2101      	movs	r1, #1
  401c72:	2807      	cmp	r0, #7
  401c74:	9211      	str	r2, [sp, #68]	; 0x44
  401c76:	9010      	str	r0, [sp, #64]	; 0x40
  401c78:	f8ca 5000 	str.w	r5, [sl]
  401c7c:	f8ca 1004 	str.w	r1, [sl, #4]
  401c80:	f340 8108 	ble.w	401e94 <_vfiprintf_r+0x938>
  401c84:	2a00      	cmp	r2, #0
  401c86:	f040 81bc 	bne.w	402002 <_vfiprintf_r+0xaa6>
  401c8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401c8c:	2b00      	cmp	r3, #0
  401c8e:	f43f ae1f 	beq.w	4018d0 <_vfiprintf_r+0x374>
  401c92:	ab0e      	add	r3, sp, #56	; 0x38
  401c94:	2202      	movs	r2, #2
  401c96:	4608      	mov	r0, r1
  401c98:	931c      	str	r3, [sp, #112]	; 0x70
  401c9a:	921d      	str	r2, [sp, #116]	; 0x74
  401c9c:	46ca      	mov	sl, r9
  401c9e:	4601      	mov	r1, r0
  401ca0:	f10a 0a08 	add.w	sl, sl, #8
  401ca4:	3001      	adds	r0, #1
  401ca6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401ca8:	2b80      	cmp	r3, #128	; 0x80
  401caa:	f43f ae19 	beq.w	4018e0 <_vfiprintf_r+0x384>
  401cae:	9b05      	ldr	r3, [sp, #20]
  401cb0:	1ae4      	subs	r4, r4, r3
  401cb2:	2c00      	cmp	r4, #0
  401cb4:	dd2e      	ble.n	401d14 <_vfiprintf_r+0x7b8>
  401cb6:	2c10      	cmp	r4, #16
  401cb8:	4db3      	ldr	r5, [pc, #716]	; (401f88 <_vfiprintf_r+0xa2c>)
  401cba:	dd1e      	ble.n	401cfa <_vfiprintf_r+0x79e>
  401cbc:	46d6      	mov	lr, sl
  401cbe:	2610      	movs	r6, #16
  401cc0:	9f06      	ldr	r7, [sp, #24]
  401cc2:	f8dd a010 	ldr.w	sl, [sp, #16]
  401cc6:	e006      	b.n	401cd6 <_vfiprintf_r+0x77a>
  401cc8:	1c88      	adds	r0, r1, #2
  401cca:	f10e 0e08 	add.w	lr, lr, #8
  401cce:	4619      	mov	r1, r3
  401cd0:	3c10      	subs	r4, #16
  401cd2:	2c10      	cmp	r4, #16
  401cd4:	dd10      	ble.n	401cf8 <_vfiprintf_r+0x79c>
  401cd6:	1c4b      	adds	r3, r1, #1
  401cd8:	3210      	adds	r2, #16
  401cda:	2b07      	cmp	r3, #7
  401cdc:	9211      	str	r2, [sp, #68]	; 0x44
  401cde:	e88e 0060 	stmia.w	lr, {r5, r6}
  401ce2:	9310      	str	r3, [sp, #64]	; 0x40
  401ce4:	ddf0      	ble.n	401cc8 <_vfiprintf_r+0x76c>
  401ce6:	2a00      	cmp	r2, #0
  401ce8:	d165      	bne.n	401db6 <_vfiprintf_r+0x85a>
  401cea:	3c10      	subs	r4, #16
  401cec:	2c10      	cmp	r4, #16
  401cee:	f04f 0001 	mov.w	r0, #1
  401cf2:	4611      	mov	r1, r2
  401cf4:	46ce      	mov	lr, r9
  401cf6:	dcee      	bgt.n	401cd6 <_vfiprintf_r+0x77a>
  401cf8:	46f2      	mov	sl, lr
  401cfa:	4422      	add	r2, r4
  401cfc:	2807      	cmp	r0, #7
  401cfe:	9211      	str	r2, [sp, #68]	; 0x44
  401d00:	f8ca 5000 	str.w	r5, [sl]
  401d04:	f8ca 4004 	str.w	r4, [sl, #4]
  401d08:	9010      	str	r0, [sp, #64]	; 0x40
  401d0a:	f300 8085 	bgt.w	401e18 <_vfiprintf_r+0x8bc>
  401d0e:	f10a 0a08 	add.w	sl, sl, #8
  401d12:	3001      	adds	r0, #1
  401d14:	9905      	ldr	r1, [sp, #20]
  401d16:	f8ca b000 	str.w	fp, [sl]
  401d1a:	440a      	add	r2, r1
  401d1c:	2807      	cmp	r0, #7
  401d1e:	9211      	str	r2, [sp, #68]	; 0x44
  401d20:	f8ca 1004 	str.w	r1, [sl, #4]
  401d24:	9010      	str	r0, [sp, #64]	; 0x40
  401d26:	f340 8082 	ble.w	401e2e <_vfiprintf_r+0x8d2>
  401d2a:	2a00      	cmp	r2, #0
  401d2c:	f040 8118 	bne.w	401f60 <_vfiprintf_r+0xa04>
  401d30:	9b02      	ldr	r3, [sp, #8]
  401d32:	9210      	str	r2, [sp, #64]	; 0x40
  401d34:	0758      	lsls	r0, r3, #29
  401d36:	d535      	bpl.n	401da4 <_vfiprintf_r+0x848>
  401d38:	9b08      	ldr	r3, [sp, #32]
  401d3a:	9901      	ldr	r1, [sp, #4]
  401d3c:	1a5c      	subs	r4, r3, r1
  401d3e:	2c00      	cmp	r4, #0
  401d40:	f340 80e7 	ble.w	401f12 <_vfiprintf_r+0x9b6>
  401d44:	46ca      	mov	sl, r9
  401d46:	2c10      	cmp	r4, #16
  401d48:	f340 8218 	ble.w	40217c <_vfiprintf_r+0xc20>
  401d4c:	9910      	ldr	r1, [sp, #64]	; 0x40
  401d4e:	4e8f      	ldr	r6, [pc, #572]	; (401f8c <_vfiprintf_r+0xa30>)
  401d50:	9f06      	ldr	r7, [sp, #24]
  401d52:	f8dd b010 	ldr.w	fp, [sp, #16]
  401d56:	2510      	movs	r5, #16
  401d58:	e006      	b.n	401d68 <_vfiprintf_r+0x80c>
  401d5a:	1c88      	adds	r0, r1, #2
  401d5c:	f10a 0a08 	add.w	sl, sl, #8
  401d60:	4619      	mov	r1, r3
  401d62:	3c10      	subs	r4, #16
  401d64:	2c10      	cmp	r4, #16
  401d66:	dd11      	ble.n	401d8c <_vfiprintf_r+0x830>
  401d68:	1c4b      	adds	r3, r1, #1
  401d6a:	3210      	adds	r2, #16
  401d6c:	2b07      	cmp	r3, #7
  401d6e:	9211      	str	r2, [sp, #68]	; 0x44
  401d70:	f8ca 6000 	str.w	r6, [sl]
  401d74:	f8ca 5004 	str.w	r5, [sl, #4]
  401d78:	9310      	str	r3, [sp, #64]	; 0x40
  401d7a:	ddee      	ble.n	401d5a <_vfiprintf_r+0x7fe>
  401d7c:	bb42      	cbnz	r2, 401dd0 <_vfiprintf_r+0x874>
  401d7e:	3c10      	subs	r4, #16
  401d80:	2c10      	cmp	r4, #16
  401d82:	f04f 0001 	mov.w	r0, #1
  401d86:	4611      	mov	r1, r2
  401d88:	46ca      	mov	sl, r9
  401d8a:	dced      	bgt.n	401d68 <_vfiprintf_r+0x80c>
  401d8c:	4422      	add	r2, r4
  401d8e:	2807      	cmp	r0, #7
  401d90:	9211      	str	r2, [sp, #68]	; 0x44
  401d92:	f8ca 6000 	str.w	r6, [sl]
  401d96:	f8ca 4004 	str.w	r4, [sl, #4]
  401d9a:	9010      	str	r0, [sp, #64]	; 0x40
  401d9c:	dd51      	ble.n	401e42 <_vfiprintf_r+0x8e6>
  401d9e:	2a00      	cmp	r2, #0
  401da0:	f040 819b 	bne.w	4020da <_vfiprintf_r+0xb7e>
  401da4:	9b03      	ldr	r3, [sp, #12]
  401da6:	9a08      	ldr	r2, [sp, #32]
  401da8:	9901      	ldr	r1, [sp, #4]
  401daa:	428a      	cmp	r2, r1
  401dac:	bfac      	ite	ge
  401dae:	189b      	addge	r3, r3, r2
  401db0:	185b      	addlt	r3, r3, r1
  401db2:	9303      	str	r3, [sp, #12]
  401db4:	e04e      	b.n	401e54 <_vfiprintf_r+0x8f8>
  401db6:	aa0f      	add	r2, sp, #60	; 0x3c
  401db8:	4651      	mov	r1, sl
  401dba:	4638      	mov	r0, r7
  401dbc:	f7ff fb8e 	bl	4014dc <__sprint_r.part.0>
  401dc0:	2800      	cmp	r0, #0
  401dc2:	f040 813f 	bne.w	402044 <_vfiprintf_r+0xae8>
  401dc6:	9910      	ldr	r1, [sp, #64]	; 0x40
  401dc8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401dca:	1c48      	adds	r0, r1, #1
  401dcc:	46ce      	mov	lr, r9
  401dce:	e77f      	b.n	401cd0 <_vfiprintf_r+0x774>
  401dd0:	aa0f      	add	r2, sp, #60	; 0x3c
  401dd2:	4659      	mov	r1, fp
  401dd4:	4638      	mov	r0, r7
  401dd6:	f7ff fb81 	bl	4014dc <__sprint_r.part.0>
  401dda:	b960      	cbnz	r0, 401df6 <_vfiprintf_r+0x89a>
  401ddc:	9910      	ldr	r1, [sp, #64]	; 0x40
  401dde:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401de0:	1c48      	adds	r0, r1, #1
  401de2:	46ca      	mov	sl, r9
  401de4:	e7bd      	b.n	401d62 <_vfiprintf_r+0x806>
  401de6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401de8:	f8dd b010 	ldr.w	fp, [sp, #16]
  401dec:	2b00      	cmp	r3, #0
  401dee:	f040 81d4 	bne.w	40219a <_vfiprintf_r+0xc3e>
  401df2:	2300      	movs	r3, #0
  401df4:	9310      	str	r3, [sp, #64]	; 0x40
  401df6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401dfa:	f013 0f01 	tst.w	r3, #1
  401dfe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401e02:	d102      	bne.n	401e0a <_vfiprintf_r+0x8ae>
  401e04:	059a      	lsls	r2, r3, #22
  401e06:	f140 80de 	bpl.w	401fc6 <_vfiprintf_r+0xa6a>
  401e0a:	065b      	lsls	r3, r3, #25
  401e0c:	f53f acb2 	bmi.w	401774 <_vfiprintf_r+0x218>
  401e10:	9803      	ldr	r0, [sp, #12]
  401e12:	b02d      	add	sp, #180	; 0xb4
  401e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e18:	2a00      	cmp	r2, #0
  401e1a:	f040 8106 	bne.w	40202a <_vfiprintf_r+0xace>
  401e1e:	9a05      	ldr	r2, [sp, #20]
  401e20:	921d      	str	r2, [sp, #116]	; 0x74
  401e22:	2301      	movs	r3, #1
  401e24:	9211      	str	r2, [sp, #68]	; 0x44
  401e26:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  401e2a:	9310      	str	r3, [sp, #64]	; 0x40
  401e2c:	46ca      	mov	sl, r9
  401e2e:	f10a 0a08 	add.w	sl, sl, #8
  401e32:	9b02      	ldr	r3, [sp, #8]
  401e34:	0759      	lsls	r1, r3, #29
  401e36:	d504      	bpl.n	401e42 <_vfiprintf_r+0x8e6>
  401e38:	9b08      	ldr	r3, [sp, #32]
  401e3a:	9901      	ldr	r1, [sp, #4]
  401e3c:	1a5c      	subs	r4, r3, r1
  401e3e:	2c00      	cmp	r4, #0
  401e40:	dc81      	bgt.n	401d46 <_vfiprintf_r+0x7ea>
  401e42:	9b03      	ldr	r3, [sp, #12]
  401e44:	9908      	ldr	r1, [sp, #32]
  401e46:	9801      	ldr	r0, [sp, #4]
  401e48:	4281      	cmp	r1, r0
  401e4a:	bfac      	ite	ge
  401e4c:	185b      	addge	r3, r3, r1
  401e4e:	181b      	addlt	r3, r3, r0
  401e50:	9303      	str	r3, [sp, #12]
  401e52:	bb72      	cbnz	r2, 401eb2 <_vfiprintf_r+0x956>
  401e54:	2300      	movs	r3, #0
  401e56:	9310      	str	r3, [sp, #64]	; 0x40
  401e58:	46ca      	mov	sl, r9
  401e5a:	f7ff bbbc 	b.w	4015d6 <_vfiprintf_r+0x7a>
  401e5e:	aa0f      	add	r2, sp, #60	; 0x3c
  401e60:	9904      	ldr	r1, [sp, #16]
  401e62:	4620      	mov	r0, r4
  401e64:	f7ff fb3a 	bl	4014dc <__sprint_r.part.0>
  401e68:	bb50      	cbnz	r0, 401ec0 <_vfiprintf_r+0x964>
  401e6a:	9910      	ldr	r1, [sp, #64]	; 0x40
  401e6c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401e6e:	f101 0e01 	add.w	lr, r1, #1
  401e72:	46cc      	mov	ip, r9
  401e74:	e548      	b.n	401908 <_vfiprintf_r+0x3ac>
  401e76:	2a00      	cmp	r2, #0
  401e78:	f040 8140 	bne.w	4020fc <_vfiprintf_r+0xba0>
  401e7c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  401e80:	2900      	cmp	r1, #0
  401e82:	f000 811b 	beq.w	4020bc <_vfiprintf_r+0xb60>
  401e86:	2201      	movs	r2, #1
  401e88:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  401e8c:	4610      	mov	r0, r2
  401e8e:	921d      	str	r2, [sp, #116]	; 0x74
  401e90:	911c      	str	r1, [sp, #112]	; 0x70
  401e92:	46ca      	mov	sl, r9
  401e94:	4601      	mov	r1, r0
  401e96:	f10a 0a08 	add.w	sl, sl, #8
  401e9a:	3001      	adds	r0, #1
  401e9c:	e507      	b.n	4018ae <_vfiprintf_r+0x352>
  401e9e:	9b02      	ldr	r3, [sp, #8]
  401ea0:	2a01      	cmp	r2, #1
  401ea2:	f000 8098 	beq.w	401fd6 <_vfiprintf_r+0xa7a>
  401ea6:	2a02      	cmp	r2, #2
  401ea8:	d10d      	bne.n	401ec6 <_vfiprintf_r+0x96a>
  401eaa:	9302      	str	r3, [sp, #8]
  401eac:	2600      	movs	r6, #0
  401eae:	2700      	movs	r7, #0
  401eb0:	e5b0      	b.n	401a14 <_vfiprintf_r+0x4b8>
  401eb2:	aa0f      	add	r2, sp, #60	; 0x3c
  401eb4:	9904      	ldr	r1, [sp, #16]
  401eb6:	9806      	ldr	r0, [sp, #24]
  401eb8:	f7ff fb10 	bl	4014dc <__sprint_r.part.0>
  401ebc:	2800      	cmp	r0, #0
  401ebe:	d0c9      	beq.n	401e54 <_vfiprintf_r+0x8f8>
  401ec0:	f8dd b010 	ldr.w	fp, [sp, #16]
  401ec4:	e797      	b.n	401df6 <_vfiprintf_r+0x89a>
  401ec6:	9302      	str	r3, [sp, #8]
  401ec8:	2600      	movs	r6, #0
  401eca:	2700      	movs	r7, #0
  401ecc:	4649      	mov	r1, r9
  401ece:	e000      	b.n	401ed2 <_vfiprintf_r+0x976>
  401ed0:	4659      	mov	r1, fp
  401ed2:	08f2      	lsrs	r2, r6, #3
  401ed4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  401ed8:	08f8      	lsrs	r0, r7, #3
  401eda:	f006 0307 	and.w	r3, r6, #7
  401ede:	4607      	mov	r7, r0
  401ee0:	4616      	mov	r6, r2
  401ee2:	3330      	adds	r3, #48	; 0x30
  401ee4:	ea56 0207 	orrs.w	r2, r6, r7
  401ee8:	f801 3c01 	strb.w	r3, [r1, #-1]
  401eec:	f101 3bff 	add.w	fp, r1, #4294967295
  401ef0:	d1ee      	bne.n	401ed0 <_vfiprintf_r+0x974>
  401ef2:	9a02      	ldr	r2, [sp, #8]
  401ef4:	07d6      	lsls	r6, r2, #31
  401ef6:	f57f ad9d 	bpl.w	401a34 <_vfiprintf_r+0x4d8>
  401efa:	2b30      	cmp	r3, #48	; 0x30
  401efc:	f43f ad9a 	beq.w	401a34 <_vfiprintf_r+0x4d8>
  401f00:	3902      	subs	r1, #2
  401f02:	2330      	movs	r3, #48	; 0x30
  401f04:	f80b 3c01 	strb.w	r3, [fp, #-1]
  401f08:	eba9 0301 	sub.w	r3, r9, r1
  401f0c:	9305      	str	r3, [sp, #20]
  401f0e:	468b      	mov	fp, r1
  401f10:	e476      	b.n	401800 <_vfiprintf_r+0x2a4>
  401f12:	9b03      	ldr	r3, [sp, #12]
  401f14:	9a08      	ldr	r2, [sp, #32]
  401f16:	428a      	cmp	r2, r1
  401f18:	bfac      	ite	ge
  401f1a:	189b      	addge	r3, r3, r2
  401f1c:	185b      	addlt	r3, r3, r1
  401f1e:	9303      	str	r3, [sp, #12]
  401f20:	e798      	b.n	401e54 <_vfiprintf_r+0x8f8>
  401f22:	2202      	movs	r2, #2
  401f24:	e44d      	b.n	4017c2 <_vfiprintf_r+0x266>
  401f26:	2f00      	cmp	r7, #0
  401f28:	bf08      	it	eq
  401f2a:	2e0a      	cmpeq	r6, #10
  401f2c:	d352      	bcc.n	401fd4 <_vfiprintf_r+0xa78>
  401f2e:	46cb      	mov	fp, r9
  401f30:	4630      	mov	r0, r6
  401f32:	4639      	mov	r1, r7
  401f34:	220a      	movs	r2, #10
  401f36:	2300      	movs	r3, #0
  401f38:	f001 ff36 	bl	403da8 <__aeabi_uldivmod>
  401f3c:	3230      	adds	r2, #48	; 0x30
  401f3e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  401f42:	4630      	mov	r0, r6
  401f44:	4639      	mov	r1, r7
  401f46:	2300      	movs	r3, #0
  401f48:	220a      	movs	r2, #10
  401f4a:	f001 ff2d 	bl	403da8 <__aeabi_uldivmod>
  401f4e:	4606      	mov	r6, r0
  401f50:	460f      	mov	r7, r1
  401f52:	ea56 0307 	orrs.w	r3, r6, r7
  401f56:	d1eb      	bne.n	401f30 <_vfiprintf_r+0x9d4>
  401f58:	e56c      	b.n	401a34 <_vfiprintf_r+0x4d8>
  401f5a:	9405      	str	r4, [sp, #20]
  401f5c:	46cb      	mov	fp, r9
  401f5e:	e44f      	b.n	401800 <_vfiprintf_r+0x2a4>
  401f60:	aa0f      	add	r2, sp, #60	; 0x3c
  401f62:	9904      	ldr	r1, [sp, #16]
  401f64:	9806      	ldr	r0, [sp, #24]
  401f66:	f7ff fab9 	bl	4014dc <__sprint_r.part.0>
  401f6a:	2800      	cmp	r0, #0
  401f6c:	d1a8      	bne.n	401ec0 <_vfiprintf_r+0x964>
  401f6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401f70:	46ca      	mov	sl, r9
  401f72:	e75e      	b.n	401e32 <_vfiprintf_r+0x8d6>
  401f74:	aa0f      	add	r2, sp, #60	; 0x3c
  401f76:	9904      	ldr	r1, [sp, #16]
  401f78:	9806      	ldr	r0, [sp, #24]
  401f7a:	f7ff faaf 	bl	4014dc <__sprint_r.part.0>
  401f7e:	2800      	cmp	r0, #0
  401f80:	d19e      	bne.n	401ec0 <_vfiprintf_r+0x964>
  401f82:	46ca      	mov	sl, r9
  401f84:	f7ff bbc0 	b.w	401708 <_vfiprintf_r+0x1ac>
  401f88:	00404248 	.word	0x00404248
  401f8c:	00404238 	.word	0x00404238
  401f90:	3104      	adds	r1, #4
  401f92:	6816      	ldr	r6, [r2, #0]
  401f94:	9107      	str	r1, [sp, #28]
  401f96:	2201      	movs	r2, #1
  401f98:	2700      	movs	r7, #0
  401f9a:	e412      	b.n	4017c2 <_vfiprintf_r+0x266>
  401f9c:	9807      	ldr	r0, [sp, #28]
  401f9e:	4601      	mov	r1, r0
  401fa0:	3104      	adds	r1, #4
  401fa2:	6806      	ldr	r6, [r0, #0]
  401fa4:	9107      	str	r1, [sp, #28]
  401fa6:	2700      	movs	r7, #0
  401fa8:	e40b      	b.n	4017c2 <_vfiprintf_r+0x266>
  401faa:	680e      	ldr	r6, [r1, #0]
  401fac:	3104      	adds	r1, #4
  401fae:	9107      	str	r1, [sp, #28]
  401fb0:	2700      	movs	r7, #0
  401fb2:	e591      	b.n	401ad8 <_vfiprintf_r+0x57c>
  401fb4:	9907      	ldr	r1, [sp, #28]
  401fb6:	680e      	ldr	r6, [r1, #0]
  401fb8:	460a      	mov	r2, r1
  401fba:	17f7      	asrs	r7, r6, #31
  401fbc:	3204      	adds	r2, #4
  401fbe:	9207      	str	r2, [sp, #28]
  401fc0:	4630      	mov	r0, r6
  401fc2:	4639      	mov	r1, r7
  401fc4:	e50f      	b.n	4019e6 <_vfiprintf_r+0x48a>
  401fc6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401fca:	f000 fe7f 	bl	402ccc <__retarget_lock_release_recursive>
  401fce:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401fd2:	e71a      	b.n	401e0a <_vfiprintf_r+0x8ae>
  401fd4:	9b02      	ldr	r3, [sp, #8]
  401fd6:	9302      	str	r3, [sp, #8]
  401fd8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  401fdc:	3630      	adds	r6, #48	; 0x30
  401fde:	2301      	movs	r3, #1
  401fe0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  401fe4:	9305      	str	r3, [sp, #20]
  401fe6:	e40b      	b.n	401800 <_vfiprintf_r+0x2a4>
  401fe8:	aa0f      	add	r2, sp, #60	; 0x3c
  401fea:	9904      	ldr	r1, [sp, #16]
  401fec:	9806      	ldr	r0, [sp, #24]
  401fee:	f7ff fa75 	bl	4014dc <__sprint_r.part.0>
  401ff2:	2800      	cmp	r0, #0
  401ff4:	f47f af64 	bne.w	401ec0 <_vfiprintf_r+0x964>
  401ff8:	9910      	ldr	r1, [sp, #64]	; 0x40
  401ffa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ffc:	1c48      	adds	r0, r1, #1
  401ffe:	46ca      	mov	sl, r9
  402000:	e651      	b.n	401ca6 <_vfiprintf_r+0x74a>
  402002:	aa0f      	add	r2, sp, #60	; 0x3c
  402004:	9904      	ldr	r1, [sp, #16]
  402006:	9806      	ldr	r0, [sp, #24]
  402008:	f7ff fa68 	bl	4014dc <__sprint_r.part.0>
  40200c:	2800      	cmp	r0, #0
  40200e:	f47f af57 	bne.w	401ec0 <_vfiprintf_r+0x964>
  402012:	9910      	ldr	r1, [sp, #64]	; 0x40
  402014:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402016:	1c48      	adds	r0, r1, #1
  402018:	46ca      	mov	sl, r9
  40201a:	e448      	b.n	4018ae <_vfiprintf_r+0x352>
  40201c:	2a00      	cmp	r2, #0
  40201e:	f040 8091 	bne.w	402144 <_vfiprintf_r+0xbe8>
  402022:	2001      	movs	r0, #1
  402024:	4611      	mov	r1, r2
  402026:	46ca      	mov	sl, r9
  402028:	e641      	b.n	401cae <_vfiprintf_r+0x752>
  40202a:	aa0f      	add	r2, sp, #60	; 0x3c
  40202c:	9904      	ldr	r1, [sp, #16]
  40202e:	9806      	ldr	r0, [sp, #24]
  402030:	f7ff fa54 	bl	4014dc <__sprint_r.part.0>
  402034:	2800      	cmp	r0, #0
  402036:	f47f af43 	bne.w	401ec0 <_vfiprintf_r+0x964>
  40203a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40203c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40203e:	3001      	adds	r0, #1
  402040:	46ca      	mov	sl, r9
  402042:	e667      	b.n	401d14 <_vfiprintf_r+0x7b8>
  402044:	46d3      	mov	fp, sl
  402046:	e6d6      	b.n	401df6 <_vfiprintf_r+0x89a>
  402048:	9e07      	ldr	r6, [sp, #28]
  40204a:	3607      	adds	r6, #7
  40204c:	f026 0207 	bic.w	r2, r6, #7
  402050:	f102 0108 	add.w	r1, r2, #8
  402054:	e9d2 6700 	ldrd	r6, r7, [r2]
  402058:	9107      	str	r1, [sp, #28]
  40205a:	2201      	movs	r2, #1
  40205c:	f7ff bbb1 	b.w	4017c2 <_vfiprintf_r+0x266>
  402060:	9e07      	ldr	r6, [sp, #28]
  402062:	3607      	adds	r6, #7
  402064:	f026 0607 	bic.w	r6, r6, #7
  402068:	e9d6 0100 	ldrd	r0, r1, [r6]
  40206c:	f106 0208 	add.w	r2, r6, #8
  402070:	9207      	str	r2, [sp, #28]
  402072:	4606      	mov	r6, r0
  402074:	460f      	mov	r7, r1
  402076:	e4b6      	b.n	4019e6 <_vfiprintf_r+0x48a>
  402078:	9e07      	ldr	r6, [sp, #28]
  40207a:	3607      	adds	r6, #7
  40207c:	f026 0207 	bic.w	r2, r6, #7
  402080:	f102 0108 	add.w	r1, r2, #8
  402084:	e9d2 6700 	ldrd	r6, r7, [r2]
  402088:	9107      	str	r1, [sp, #28]
  40208a:	2200      	movs	r2, #0
  40208c:	f7ff bb99 	b.w	4017c2 <_vfiprintf_r+0x266>
  402090:	9e07      	ldr	r6, [sp, #28]
  402092:	3607      	adds	r6, #7
  402094:	f026 0107 	bic.w	r1, r6, #7
  402098:	f101 0008 	add.w	r0, r1, #8
  40209c:	9007      	str	r0, [sp, #28]
  40209e:	e9d1 6700 	ldrd	r6, r7, [r1]
  4020a2:	e519      	b.n	401ad8 <_vfiprintf_r+0x57c>
  4020a4:	46cb      	mov	fp, r9
  4020a6:	f7ff bbab 	b.w	401800 <_vfiprintf_r+0x2a4>
  4020aa:	252d      	movs	r5, #45	; 0x2d
  4020ac:	4276      	negs	r6, r6
  4020ae:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4020b2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4020b6:	2201      	movs	r2, #1
  4020b8:	f7ff bb88 	b.w	4017cc <_vfiprintf_r+0x270>
  4020bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4020be:	b9b3      	cbnz	r3, 4020ee <_vfiprintf_r+0xb92>
  4020c0:	4611      	mov	r1, r2
  4020c2:	2001      	movs	r0, #1
  4020c4:	46ca      	mov	sl, r9
  4020c6:	e5f2      	b.n	401cae <_vfiprintf_r+0x752>
  4020c8:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4020cc:	f000 fdfe 	bl	402ccc <__retarget_lock_release_recursive>
  4020d0:	f04f 33ff 	mov.w	r3, #4294967295
  4020d4:	9303      	str	r3, [sp, #12]
  4020d6:	f7ff bb50 	b.w	40177a <_vfiprintf_r+0x21e>
  4020da:	aa0f      	add	r2, sp, #60	; 0x3c
  4020dc:	9904      	ldr	r1, [sp, #16]
  4020de:	9806      	ldr	r0, [sp, #24]
  4020e0:	f7ff f9fc 	bl	4014dc <__sprint_r.part.0>
  4020e4:	2800      	cmp	r0, #0
  4020e6:	f47f aeeb 	bne.w	401ec0 <_vfiprintf_r+0x964>
  4020ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4020ec:	e6a9      	b.n	401e42 <_vfiprintf_r+0x8e6>
  4020ee:	ab0e      	add	r3, sp, #56	; 0x38
  4020f0:	2202      	movs	r2, #2
  4020f2:	931c      	str	r3, [sp, #112]	; 0x70
  4020f4:	921d      	str	r2, [sp, #116]	; 0x74
  4020f6:	2001      	movs	r0, #1
  4020f8:	46ca      	mov	sl, r9
  4020fa:	e5d0      	b.n	401c9e <_vfiprintf_r+0x742>
  4020fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4020fe:	9904      	ldr	r1, [sp, #16]
  402100:	9806      	ldr	r0, [sp, #24]
  402102:	f7ff f9eb 	bl	4014dc <__sprint_r.part.0>
  402106:	2800      	cmp	r0, #0
  402108:	f47f aeda 	bne.w	401ec0 <_vfiprintf_r+0x964>
  40210c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40210e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402110:	1c48      	adds	r0, r1, #1
  402112:	46ca      	mov	sl, r9
  402114:	e5a4      	b.n	401c60 <_vfiprintf_r+0x704>
  402116:	9a07      	ldr	r2, [sp, #28]
  402118:	9903      	ldr	r1, [sp, #12]
  40211a:	6813      	ldr	r3, [r2, #0]
  40211c:	17cd      	asrs	r5, r1, #31
  40211e:	4608      	mov	r0, r1
  402120:	3204      	adds	r2, #4
  402122:	4629      	mov	r1, r5
  402124:	9207      	str	r2, [sp, #28]
  402126:	e9c3 0100 	strd	r0, r1, [r3]
  40212a:	f7ff ba54 	b.w	4015d6 <_vfiprintf_r+0x7a>
  40212e:	4658      	mov	r0, fp
  402130:	9607      	str	r6, [sp, #28]
  402132:	9302      	str	r3, [sp, #8]
  402134:	f7ff f964 	bl	401400 <strlen>
  402138:	2400      	movs	r4, #0
  40213a:	9005      	str	r0, [sp, #20]
  40213c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402140:	f7ff bb5e 	b.w	401800 <_vfiprintf_r+0x2a4>
  402144:	aa0f      	add	r2, sp, #60	; 0x3c
  402146:	9904      	ldr	r1, [sp, #16]
  402148:	9806      	ldr	r0, [sp, #24]
  40214a:	f7ff f9c7 	bl	4014dc <__sprint_r.part.0>
  40214e:	2800      	cmp	r0, #0
  402150:	f47f aeb6 	bne.w	401ec0 <_vfiprintf_r+0x964>
  402154:	9910      	ldr	r1, [sp, #64]	; 0x40
  402156:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402158:	1c48      	adds	r0, r1, #1
  40215a:	46ca      	mov	sl, r9
  40215c:	e5a7      	b.n	401cae <_vfiprintf_r+0x752>
  40215e:	9910      	ldr	r1, [sp, #64]	; 0x40
  402160:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402162:	4e20      	ldr	r6, [pc, #128]	; (4021e4 <_vfiprintf_r+0xc88>)
  402164:	3101      	adds	r1, #1
  402166:	f7ff bb90 	b.w	40188a <_vfiprintf_r+0x32e>
  40216a:	2c06      	cmp	r4, #6
  40216c:	bf28      	it	cs
  40216e:	2406      	movcs	r4, #6
  402170:	9405      	str	r4, [sp, #20]
  402172:	9607      	str	r6, [sp, #28]
  402174:	9401      	str	r4, [sp, #4]
  402176:	f8df b070 	ldr.w	fp, [pc, #112]	; 4021e8 <_vfiprintf_r+0xc8c>
  40217a:	e4d5      	b.n	401b28 <_vfiprintf_r+0x5cc>
  40217c:	9810      	ldr	r0, [sp, #64]	; 0x40
  40217e:	4e19      	ldr	r6, [pc, #100]	; (4021e4 <_vfiprintf_r+0xc88>)
  402180:	3001      	adds	r0, #1
  402182:	e603      	b.n	401d8c <_vfiprintf_r+0x830>
  402184:	9405      	str	r4, [sp, #20]
  402186:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40218a:	9607      	str	r6, [sp, #28]
  40218c:	9302      	str	r3, [sp, #8]
  40218e:	4604      	mov	r4, r0
  402190:	f7ff bb36 	b.w	401800 <_vfiprintf_r+0x2a4>
  402194:	4686      	mov	lr, r0
  402196:	f7ff bbce 	b.w	401936 <_vfiprintf_r+0x3da>
  40219a:	9806      	ldr	r0, [sp, #24]
  40219c:	aa0f      	add	r2, sp, #60	; 0x3c
  40219e:	4659      	mov	r1, fp
  4021a0:	f7ff f99c 	bl	4014dc <__sprint_r.part.0>
  4021a4:	2800      	cmp	r0, #0
  4021a6:	f43f ae24 	beq.w	401df2 <_vfiprintf_r+0x896>
  4021aa:	e624      	b.n	401df6 <_vfiprintf_r+0x89a>
  4021ac:	9907      	ldr	r1, [sp, #28]
  4021ae:	f898 2001 	ldrb.w	r2, [r8, #1]
  4021b2:	680c      	ldr	r4, [r1, #0]
  4021b4:	3104      	adds	r1, #4
  4021b6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4021ba:	46b8      	mov	r8, r7
  4021bc:	9107      	str	r1, [sp, #28]
  4021be:	f7ff ba3f 	b.w	401640 <_vfiprintf_r+0xe4>
  4021c2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4021c6:	e43c      	b.n	401a42 <_vfiprintf_r+0x4e6>
  4021c8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4021cc:	e521      	b.n	401c12 <_vfiprintf_r+0x6b6>
  4021ce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4021d2:	f7ff bbf4 	b.w	4019be <_vfiprintf_r+0x462>
  4021d6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4021da:	e491      	b.n	401b00 <_vfiprintf_r+0x5a4>
  4021dc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4021e0:	e469      	b.n	401ab6 <_vfiprintf_r+0x55a>
  4021e2:	bf00      	nop
  4021e4:	00404238 	.word	0x00404238
  4021e8:	00404230 	.word	0x00404230

004021ec <__sbprintf>:
  4021ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4021f0:	460c      	mov	r4, r1
  4021f2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4021f6:	8989      	ldrh	r1, [r1, #12]
  4021f8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4021fa:	89e5      	ldrh	r5, [r4, #14]
  4021fc:	9619      	str	r6, [sp, #100]	; 0x64
  4021fe:	f021 0102 	bic.w	r1, r1, #2
  402202:	4606      	mov	r6, r0
  402204:	69e0      	ldr	r0, [r4, #28]
  402206:	f8ad 100c 	strh.w	r1, [sp, #12]
  40220a:	4617      	mov	r7, r2
  40220c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402210:	6a62      	ldr	r2, [r4, #36]	; 0x24
  402212:	f8ad 500e 	strh.w	r5, [sp, #14]
  402216:	4698      	mov	r8, r3
  402218:	ad1a      	add	r5, sp, #104	; 0x68
  40221a:	2300      	movs	r3, #0
  40221c:	9007      	str	r0, [sp, #28]
  40221e:	a816      	add	r0, sp, #88	; 0x58
  402220:	9209      	str	r2, [sp, #36]	; 0x24
  402222:	9306      	str	r3, [sp, #24]
  402224:	9500      	str	r5, [sp, #0]
  402226:	9504      	str	r5, [sp, #16]
  402228:	9102      	str	r1, [sp, #8]
  40222a:	9105      	str	r1, [sp, #20]
  40222c:	f000 fd48 	bl	402cc0 <__retarget_lock_init_recursive>
  402230:	4643      	mov	r3, r8
  402232:	463a      	mov	r2, r7
  402234:	4669      	mov	r1, sp
  402236:	4630      	mov	r0, r6
  402238:	f7ff f990 	bl	40155c <_vfiprintf_r>
  40223c:	1e05      	subs	r5, r0, #0
  40223e:	db07      	blt.n	402250 <__sbprintf+0x64>
  402240:	4630      	mov	r0, r6
  402242:	4669      	mov	r1, sp
  402244:	f000 f928 	bl	402498 <_fflush_r>
  402248:	2800      	cmp	r0, #0
  40224a:	bf18      	it	ne
  40224c:	f04f 35ff 	movne.w	r5, #4294967295
  402250:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402254:	065b      	lsls	r3, r3, #25
  402256:	d503      	bpl.n	402260 <__sbprintf+0x74>
  402258:	89a3      	ldrh	r3, [r4, #12]
  40225a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40225e:	81a3      	strh	r3, [r4, #12]
  402260:	9816      	ldr	r0, [sp, #88]	; 0x58
  402262:	f000 fd2f 	bl	402cc4 <__retarget_lock_close_recursive>
  402266:	4628      	mov	r0, r5
  402268:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40226c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00402270 <__swsetup_r>:
  402270:	b538      	push	{r3, r4, r5, lr}
  402272:	4b30      	ldr	r3, [pc, #192]	; (402334 <__swsetup_r+0xc4>)
  402274:	681b      	ldr	r3, [r3, #0]
  402276:	4605      	mov	r5, r0
  402278:	460c      	mov	r4, r1
  40227a:	b113      	cbz	r3, 402282 <__swsetup_r+0x12>
  40227c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40227e:	2a00      	cmp	r2, #0
  402280:	d038      	beq.n	4022f4 <__swsetup_r+0x84>
  402282:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402286:	b293      	uxth	r3, r2
  402288:	0718      	lsls	r0, r3, #28
  40228a:	d50c      	bpl.n	4022a6 <__swsetup_r+0x36>
  40228c:	6920      	ldr	r0, [r4, #16]
  40228e:	b1a8      	cbz	r0, 4022bc <__swsetup_r+0x4c>
  402290:	f013 0201 	ands.w	r2, r3, #1
  402294:	d01e      	beq.n	4022d4 <__swsetup_r+0x64>
  402296:	6963      	ldr	r3, [r4, #20]
  402298:	2200      	movs	r2, #0
  40229a:	425b      	negs	r3, r3
  40229c:	61a3      	str	r3, [r4, #24]
  40229e:	60a2      	str	r2, [r4, #8]
  4022a0:	b1f0      	cbz	r0, 4022e0 <__swsetup_r+0x70>
  4022a2:	2000      	movs	r0, #0
  4022a4:	bd38      	pop	{r3, r4, r5, pc}
  4022a6:	06d9      	lsls	r1, r3, #27
  4022a8:	d53c      	bpl.n	402324 <__swsetup_r+0xb4>
  4022aa:	0758      	lsls	r0, r3, #29
  4022ac:	d426      	bmi.n	4022fc <__swsetup_r+0x8c>
  4022ae:	6920      	ldr	r0, [r4, #16]
  4022b0:	f042 0308 	orr.w	r3, r2, #8
  4022b4:	81a3      	strh	r3, [r4, #12]
  4022b6:	b29b      	uxth	r3, r3
  4022b8:	2800      	cmp	r0, #0
  4022ba:	d1e9      	bne.n	402290 <__swsetup_r+0x20>
  4022bc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4022c0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4022c4:	d0e4      	beq.n	402290 <__swsetup_r+0x20>
  4022c6:	4628      	mov	r0, r5
  4022c8:	4621      	mov	r1, r4
  4022ca:	f000 fd2f 	bl	402d2c <__smakebuf_r>
  4022ce:	89a3      	ldrh	r3, [r4, #12]
  4022d0:	6920      	ldr	r0, [r4, #16]
  4022d2:	e7dd      	b.n	402290 <__swsetup_r+0x20>
  4022d4:	0799      	lsls	r1, r3, #30
  4022d6:	bf58      	it	pl
  4022d8:	6962      	ldrpl	r2, [r4, #20]
  4022da:	60a2      	str	r2, [r4, #8]
  4022dc:	2800      	cmp	r0, #0
  4022de:	d1e0      	bne.n	4022a2 <__swsetup_r+0x32>
  4022e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4022e4:	061a      	lsls	r2, r3, #24
  4022e6:	d5dd      	bpl.n	4022a4 <__swsetup_r+0x34>
  4022e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4022ec:	81a3      	strh	r3, [r4, #12]
  4022ee:	f04f 30ff 	mov.w	r0, #4294967295
  4022f2:	bd38      	pop	{r3, r4, r5, pc}
  4022f4:	4618      	mov	r0, r3
  4022f6:	f000 f927 	bl	402548 <__sinit>
  4022fa:	e7c2      	b.n	402282 <__swsetup_r+0x12>
  4022fc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4022fe:	b151      	cbz	r1, 402316 <__swsetup_r+0xa6>
  402300:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402304:	4299      	cmp	r1, r3
  402306:	d004      	beq.n	402312 <__swsetup_r+0xa2>
  402308:	4628      	mov	r0, r5
  40230a:	f000 fa43 	bl	402794 <_free_r>
  40230e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402312:	2300      	movs	r3, #0
  402314:	6323      	str	r3, [r4, #48]	; 0x30
  402316:	2300      	movs	r3, #0
  402318:	6920      	ldr	r0, [r4, #16]
  40231a:	6063      	str	r3, [r4, #4]
  40231c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402320:	6020      	str	r0, [r4, #0]
  402322:	e7c5      	b.n	4022b0 <__swsetup_r+0x40>
  402324:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402328:	2309      	movs	r3, #9
  40232a:	602b      	str	r3, [r5, #0]
  40232c:	f04f 30ff 	mov.w	r0, #4294967295
  402330:	81a2      	strh	r2, [r4, #12]
  402332:	bd38      	pop	{r3, r4, r5, pc}
  402334:	20000014 	.word	0x20000014

00402338 <register_fini>:
  402338:	4b02      	ldr	r3, [pc, #8]	; (402344 <register_fini+0xc>)
  40233a:	b113      	cbz	r3, 402342 <register_fini+0xa>
  40233c:	4802      	ldr	r0, [pc, #8]	; (402348 <register_fini+0x10>)
  40233e:	f000 b805 	b.w	40234c <atexit>
  402342:	4770      	bx	lr
  402344:	00000000 	.word	0x00000000
  402348:	004025b9 	.word	0x004025b9

0040234c <atexit>:
  40234c:	2300      	movs	r3, #0
  40234e:	4601      	mov	r1, r0
  402350:	461a      	mov	r2, r3
  402352:	4618      	mov	r0, r3
  402354:	f001 bc00 	b.w	403b58 <__register_exitproc>

00402358 <__sflush_r>:
  402358:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40235c:	b29a      	uxth	r2, r3
  40235e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402362:	460d      	mov	r5, r1
  402364:	0711      	lsls	r1, r2, #28
  402366:	4680      	mov	r8, r0
  402368:	d43a      	bmi.n	4023e0 <__sflush_r+0x88>
  40236a:	686a      	ldr	r2, [r5, #4]
  40236c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402370:	2a00      	cmp	r2, #0
  402372:	81ab      	strh	r3, [r5, #12]
  402374:	dd6f      	ble.n	402456 <__sflush_r+0xfe>
  402376:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402378:	2c00      	cmp	r4, #0
  40237a:	d049      	beq.n	402410 <__sflush_r+0xb8>
  40237c:	2200      	movs	r2, #0
  40237e:	b29b      	uxth	r3, r3
  402380:	f8d8 6000 	ldr.w	r6, [r8]
  402384:	f8c8 2000 	str.w	r2, [r8]
  402388:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40238c:	d067      	beq.n	40245e <__sflush_r+0x106>
  40238e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402390:	075f      	lsls	r7, r3, #29
  402392:	d505      	bpl.n	4023a0 <__sflush_r+0x48>
  402394:	6869      	ldr	r1, [r5, #4]
  402396:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402398:	1a52      	subs	r2, r2, r1
  40239a:	b10b      	cbz	r3, 4023a0 <__sflush_r+0x48>
  40239c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40239e:	1ad2      	subs	r2, r2, r3
  4023a0:	2300      	movs	r3, #0
  4023a2:	69e9      	ldr	r1, [r5, #28]
  4023a4:	4640      	mov	r0, r8
  4023a6:	47a0      	blx	r4
  4023a8:	1c44      	adds	r4, r0, #1
  4023aa:	d03c      	beq.n	402426 <__sflush_r+0xce>
  4023ac:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4023b0:	692a      	ldr	r2, [r5, #16]
  4023b2:	602a      	str	r2, [r5, #0]
  4023b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4023b8:	2200      	movs	r2, #0
  4023ba:	81ab      	strh	r3, [r5, #12]
  4023bc:	04db      	lsls	r3, r3, #19
  4023be:	606a      	str	r2, [r5, #4]
  4023c0:	d447      	bmi.n	402452 <__sflush_r+0xfa>
  4023c2:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4023c4:	f8c8 6000 	str.w	r6, [r8]
  4023c8:	b311      	cbz	r1, 402410 <__sflush_r+0xb8>
  4023ca:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4023ce:	4299      	cmp	r1, r3
  4023d0:	d002      	beq.n	4023d8 <__sflush_r+0x80>
  4023d2:	4640      	mov	r0, r8
  4023d4:	f000 f9de 	bl	402794 <_free_r>
  4023d8:	2000      	movs	r0, #0
  4023da:	6328      	str	r0, [r5, #48]	; 0x30
  4023dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023e0:	692e      	ldr	r6, [r5, #16]
  4023e2:	b1ae      	cbz	r6, 402410 <__sflush_r+0xb8>
  4023e4:	682c      	ldr	r4, [r5, #0]
  4023e6:	602e      	str	r6, [r5, #0]
  4023e8:	0791      	lsls	r1, r2, #30
  4023ea:	bf0c      	ite	eq
  4023ec:	696b      	ldreq	r3, [r5, #20]
  4023ee:	2300      	movne	r3, #0
  4023f0:	1ba4      	subs	r4, r4, r6
  4023f2:	60ab      	str	r3, [r5, #8]
  4023f4:	e00a      	b.n	40240c <__sflush_r+0xb4>
  4023f6:	4623      	mov	r3, r4
  4023f8:	4632      	mov	r2, r6
  4023fa:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4023fc:	69e9      	ldr	r1, [r5, #28]
  4023fe:	4640      	mov	r0, r8
  402400:	47b8      	blx	r7
  402402:	2800      	cmp	r0, #0
  402404:	eba4 0400 	sub.w	r4, r4, r0
  402408:	4406      	add	r6, r0
  40240a:	dd04      	ble.n	402416 <__sflush_r+0xbe>
  40240c:	2c00      	cmp	r4, #0
  40240e:	dcf2      	bgt.n	4023f6 <__sflush_r+0x9e>
  402410:	2000      	movs	r0, #0
  402412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402416:	89ab      	ldrh	r3, [r5, #12]
  402418:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40241c:	81ab      	strh	r3, [r5, #12]
  40241e:	f04f 30ff 	mov.w	r0, #4294967295
  402422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402426:	f8d8 4000 	ldr.w	r4, [r8]
  40242a:	2c1d      	cmp	r4, #29
  40242c:	d8f3      	bhi.n	402416 <__sflush_r+0xbe>
  40242e:	4b19      	ldr	r3, [pc, #100]	; (402494 <__sflush_r+0x13c>)
  402430:	40e3      	lsrs	r3, r4
  402432:	43db      	mvns	r3, r3
  402434:	f013 0301 	ands.w	r3, r3, #1
  402438:	d1ed      	bne.n	402416 <__sflush_r+0xbe>
  40243a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40243e:	606b      	str	r3, [r5, #4]
  402440:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402444:	6929      	ldr	r1, [r5, #16]
  402446:	81ab      	strh	r3, [r5, #12]
  402448:	04da      	lsls	r2, r3, #19
  40244a:	6029      	str	r1, [r5, #0]
  40244c:	d5b9      	bpl.n	4023c2 <__sflush_r+0x6a>
  40244e:	2c00      	cmp	r4, #0
  402450:	d1b7      	bne.n	4023c2 <__sflush_r+0x6a>
  402452:	6528      	str	r0, [r5, #80]	; 0x50
  402454:	e7b5      	b.n	4023c2 <__sflush_r+0x6a>
  402456:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402458:	2a00      	cmp	r2, #0
  40245a:	dc8c      	bgt.n	402376 <__sflush_r+0x1e>
  40245c:	e7d8      	b.n	402410 <__sflush_r+0xb8>
  40245e:	2301      	movs	r3, #1
  402460:	69e9      	ldr	r1, [r5, #28]
  402462:	4640      	mov	r0, r8
  402464:	47a0      	blx	r4
  402466:	1c43      	adds	r3, r0, #1
  402468:	4602      	mov	r2, r0
  40246a:	d002      	beq.n	402472 <__sflush_r+0x11a>
  40246c:	89ab      	ldrh	r3, [r5, #12]
  40246e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402470:	e78e      	b.n	402390 <__sflush_r+0x38>
  402472:	f8d8 3000 	ldr.w	r3, [r8]
  402476:	2b00      	cmp	r3, #0
  402478:	d0f8      	beq.n	40246c <__sflush_r+0x114>
  40247a:	2b1d      	cmp	r3, #29
  40247c:	d001      	beq.n	402482 <__sflush_r+0x12a>
  40247e:	2b16      	cmp	r3, #22
  402480:	d102      	bne.n	402488 <__sflush_r+0x130>
  402482:	f8c8 6000 	str.w	r6, [r8]
  402486:	e7c3      	b.n	402410 <__sflush_r+0xb8>
  402488:	89ab      	ldrh	r3, [r5, #12]
  40248a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40248e:	81ab      	strh	r3, [r5, #12]
  402490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402494:	20400001 	.word	0x20400001

00402498 <_fflush_r>:
  402498:	b538      	push	{r3, r4, r5, lr}
  40249a:	460d      	mov	r5, r1
  40249c:	4604      	mov	r4, r0
  40249e:	b108      	cbz	r0, 4024a4 <_fflush_r+0xc>
  4024a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4024a2:	b1bb      	cbz	r3, 4024d4 <_fflush_r+0x3c>
  4024a4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4024a8:	b188      	cbz	r0, 4024ce <_fflush_r+0x36>
  4024aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4024ac:	07db      	lsls	r3, r3, #31
  4024ae:	d401      	bmi.n	4024b4 <_fflush_r+0x1c>
  4024b0:	0581      	lsls	r1, r0, #22
  4024b2:	d517      	bpl.n	4024e4 <_fflush_r+0x4c>
  4024b4:	4620      	mov	r0, r4
  4024b6:	4629      	mov	r1, r5
  4024b8:	f7ff ff4e 	bl	402358 <__sflush_r>
  4024bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4024be:	07da      	lsls	r2, r3, #31
  4024c0:	4604      	mov	r4, r0
  4024c2:	d402      	bmi.n	4024ca <_fflush_r+0x32>
  4024c4:	89ab      	ldrh	r3, [r5, #12]
  4024c6:	059b      	lsls	r3, r3, #22
  4024c8:	d507      	bpl.n	4024da <_fflush_r+0x42>
  4024ca:	4620      	mov	r0, r4
  4024cc:	bd38      	pop	{r3, r4, r5, pc}
  4024ce:	4604      	mov	r4, r0
  4024d0:	4620      	mov	r0, r4
  4024d2:	bd38      	pop	{r3, r4, r5, pc}
  4024d4:	f000 f838 	bl	402548 <__sinit>
  4024d8:	e7e4      	b.n	4024a4 <_fflush_r+0xc>
  4024da:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4024dc:	f000 fbf6 	bl	402ccc <__retarget_lock_release_recursive>
  4024e0:	4620      	mov	r0, r4
  4024e2:	bd38      	pop	{r3, r4, r5, pc}
  4024e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4024e6:	f000 fbef 	bl	402cc8 <__retarget_lock_acquire_recursive>
  4024ea:	e7e3      	b.n	4024b4 <_fflush_r+0x1c>

004024ec <_cleanup_r>:
  4024ec:	4901      	ldr	r1, [pc, #4]	; (4024f4 <_cleanup_r+0x8>)
  4024ee:	f000 bbaf 	b.w	402c50 <_fwalk_reent>
  4024f2:	bf00      	nop
  4024f4:	00403c41 	.word	0x00403c41

004024f8 <std.isra.0>:
  4024f8:	b510      	push	{r4, lr}
  4024fa:	2300      	movs	r3, #0
  4024fc:	4604      	mov	r4, r0
  4024fe:	8181      	strh	r1, [r0, #12]
  402500:	81c2      	strh	r2, [r0, #14]
  402502:	6003      	str	r3, [r0, #0]
  402504:	6043      	str	r3, [r0, #4]
  402506:	6083      	str	r3, [r0, #8]
  402508:	6643      	str	r3, [r0, #100]	; 0x64
  40250a:	6103      	str	r3, [r0, #16]
  40250c:	6143      	str	r3, [r0, #20]
  40250e:	6183      	str	r3, [r0, #24]
  402510:	4619      	mov	r1, r3
  402512:	2208      	movs	r2, #8
  402514:	305c      	adds	r0, #92	; 0x5c
  402516:	f7fe fde3 	bl	4010e0 <memset>
  40251a:	4807      	ldr	r0, [pc, #28]	; (402538 <std.isra.0+0x40>)
  40251c:	4907      	ldr	r1, [pc, #28]	; (40253c <std.isra.0+0x44>)
  40251e:	4a08      	ldr	r2, [pc, #32]	; (402540 <std.isra.0+0x48>)
  402520:	4b08      	ldr	r3, [pc, #32]	; (402544 <std.isra.0+0x4c>)
  402522:	6220      	str	r0, [r4, #32]
  402524:	61e4      	str	r4, [r4, #28]
  402526:	6261      	str	r1, [r4, #36]	; 0x24
  402528:	62a2      	str	r2, [r4, #40]	; 0x28
  40252a:	62e3      	str	r3, [r4, #44]	; 0x2c
  40252c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  402530:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402534:	f000 bbc4 	b.w	402cc0 <__retarget_lock_init_recursive>
  402538:	00403985 	.word	0x00403985
  40253c:	004039a9 	.word	0x004039a9
  402540:	004039e5 	.word	0x004039e5
  402544:	00403a05 	.word	0x00403a05

00402548 <__sinit>:
  402548:	b510      	push	{r4, lr}
  40254a:	4604      	mov	r4, r0
  40254c:	4812      	ldr	r0, [pc, #72]	; (402598 <__sinit+0x50>)
  40254e:	f000 fbbb 	bl	402cc8 <__retarget_lock_acquire_recursive>
  402552:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402554:	b9d2      	cbnz	r2, 40258c <__sinit+0x44>
  402556:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40255a:	4810      	ldr	r0, [pc, #64]	; (40259c <__sinit+0x54>)
  40255c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  402560:	2103      	movs	r1, #3
  402562:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  402566:	63e0      	str	r0, [r4, #60]	; 0x3c
  402568:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40256c:	6860      	ldr	r0, [r4, #4]
  40256e:	2104      	movs	r1, #4
  402570:	f7ff ffc2 	bl	4024f8 <std.isra.0>
  402574:	2201      	movs	r2, #1
  402576:	2109      	movs	r1, #9
  402578:	68a0      	ldr	r0, [r4, #8]
  40257a:	f7ff ffbd 	bl	4024f8 <std.isra.0>
  40257e:	2202      	movs	r2, #2
  402580:	2112      	movs	r1, #18
  402582:	68e0      	ldr	r0, [r4, #12]
  402584:	f7ff ffb8 	bl	4024f8 <std.isra.0>
  402588:	2301      	movs	r3, #1
  40258a:	63a3      	str	r3, [r4, #56]	; 0x38
  40258c:	4802      	ldr	r0, [pc, #8]	; (402598 <__sinit+0x50>)
  40258e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402592:	f000 bb9b 	b.w	402ccc <__retarget_lock_release_recursive>
  402596:	bf00      	nop
  402598:	20000ab0 	.word	0x20000ab0
  40259c:	004024ed 	.word	0x004024ed

004025a0 <__sfp_lock_acquire>:
  4025a0:	4801      	ldr	r0, [pc, #4]	; (4025a8 <__sfp_lock_acquire+0x8>)
  4025a2:	f000 bb91 	b.w	402cc8 <__retarget_lock_acquire_recursive>
  4025a6:	bf00      	nop
  4025a8:	20000ac4 	.word	0x20000ac4

004025ac <__sfp_lock_release>:
  4025ac:	4801      	ldr	r0, [pc, #4]	; (4025b4 <__sfp_lock_release+0x8>)
  4025ae:	f000 bb8d 	b.w	402ccc <__retarget_lock_release_recursive>
  4025b2:	bf00      	nop
  4025b4:	20000ac4 	.word	0x20000ac4

004025b8 <__libc_fini_array>:
  4025b8:	b538      	push	{r3, r4, r5, lr}
  4025ba:	4c0a      	ldr	r4, [pc, #40]	; (4025e4 <__libc_fini_array+0x2c>)
  4025bc:	4d0a      	ldr	r5, [pc, #40]	; (4025e8 <__libc_fini_array+0x30>)
  4025be:	1b64      	subs	r4, r4, r5
  4025c0:	10a4      	asrs	r4, r4, #2
  4025c2:	d00a      	beq.n	4025da <__libc_fini_array+0x22>
  4025c4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4025c8:	3b01      	subs	r3, #1
  4025ca:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4025ce:	3c01      	subs	r4, #1
  4025d0:	f855 3904 	ldr.w	r3, [r5], #-4
  4025d4:	4798      	blx	r3
  4025d6:	2c00      	cmp	r4, #0
  4025d8:	d1f9      	bne.n	4025ce <__libc_fini_array+0x16>
  4025da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4025de:	f001 becf 	b.w	404380 <_fini>
  4025e2:	bf00      	nop
  4025e4:	00404390 	.word	0x00404390
  4025e8:	0040438c 	.word	0x0040438c

004025ec <__fputwc>:
  4025ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4025f0:	b082      	sub	sp, #8
  4025f2:	4680      	mov	r8, r0
  4025f4:	4689      	mov	r9, r1
  4025f6:	4614      	mov	r4, r2
  4025f8:	f000 fb54 	bl	402ca4 <__locale_mb_cur_max>
  4025fc:	2801      	cmp	r0, #1
  4025fe:	d036      	beq.n	40266e <__fputwc+0x82>
  402600:	464a      	mov	r2, r9
  402602:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402606:	a901      	add	r1, sp, #4
  402608:	4640      	mov	r0, r8
  40260a:	f001 fa57 	bl	403abc <_wcrtomb_r>
  40260e:	1c42      	adds	r2, r0, #1
  402610:	4606      	mov	r6, r0
  402612:	d025      	beq.n	402660 <__fputwc+0x74>
  402614:	b3a8      	cbz	r0, 402682 <__fputwc+0x96>
  402616:	f89d e004 	ldrb.w	lr, [sp, #4]
  40261a:	2500      	movs	r5, #0
  40261c:	f10d 0a04 	add.w	sl, sp, #4
  402620:	e009      	b.n	402636 <__fputwc+0x4a>
  402622:	6823      	ldr	r3, [r4, #0]
  402624:	1c5a      	adds	r2, r3, #1
  402626:	6022      	str	r2, [r4, #0]
  402628:	f883 e000 	strb.w	lr, [r3]
  40262c:	3501      	adds	r5, #1
  40262e:	42b5      	cmp	r5, r6
  402630:	d227      	bcs.n	402682 <__fputwc+0x96>
  402632:	f815 e00a 	ldrb.w	lr, [r5, sl]
  402636:	68a3      	ldr	r3, [r4, #8]
  402638:	3b01      	subs	r3, #1
  40263a:	2b00      	cmp	r3, #0
  40263c:	60a3      	str	r3, [r4, #8]
  40263e:	daf0      	bge.n	402622 <__fputwc+0x36>
  402640:	69a7      	ldr	r7, [r4, #24]
  402642:	42bb      	cmp	r3, r7
  402644:	4671      	mov	r1, lr
  402646:	4622      	mov	r2, r4
  402648:	4640      	mov	r0, r8
  40264a:	db02      	blt.n	402652 <__fputwc+0x66>
  40264c:	f1be 0f0a 	cmp.w	lr, #10
  402650:	d1e7      	bne.n	402622 <__fputwc+0x36>
  402652:	f001 f9db 	bl	403a0c <__swbuf_r>
  402656:	1c43      	adds	r3, r0, #1
  402658:	d1e8      	bne.n	40262c <__fputwc+0x40>
  40265a:	b002      	add	sp, #8
  40265c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402660:	89a3      	ldrh	r3, [r4, #12]
  402662:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402666:	81a3      	strh	r3, [r4, #12]
  402668:	b002      	add	sp, #8
  40266a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40266e:	f109 33ff 	add.w	r3, r9, #4294967295
  402672:	2bfe      	cmp	r3, #254	; 0xfe
  402674:	d8c4      	bhi.n	402600 <__fputwc+0x14>
  402676:	fa5f fe89 	uxtb.w	lr, r9
  40267a:	4606      	mov	r6, r0
  40267c:	f88d e004 	strb.w	lr, [sp, #4]
  402680:	e7cb      	b.n	40261a <__fputwc+0x2e>
  402682:	4648      	mov	r0, r9
  402684:	b002      	add	sp, #8
  402686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40268a:	bf00      	nop

0040268c <_fputwc_r>:
  40268c:	b530      	push	{r4, r5, lr}
  40268e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  402690:	f013 0f01 	tst.w	r3, #1
  402694:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402698:	4614      	mov	r4, r2
  40269a:	b083      	sub	sp, #12
  40269c:	4605      	mov	r5, r0
  40269e:	b29a      	uxth	r2, r3
  4026a0:	d101      	bne.n	4026a6 <_fputwc_r+0x1a>
  4026a2:	0590      	lsls	r0, r2, #22
  4026a4:	d51c      	bpl.n	4026e0 <_fputwc_r+0x54>
  4026a6:	0490      	lsls	r0, r2, #18
  4026a8:	d406      	bmi.n	4026b8 <_fputwc_r+0x2c>
  4026aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4026ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4026b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4026b4:	81a3      	strh	r3, [r4, #12]
  4026b6:	6662      	str	r2, [r4, #100]	; 0x64
  4026b8:	4628      	mov	r0, r5
  4026ba:	4622      	mov	r2, r4
  4026bc:	f7ff ff96 	bl	4025ec <__fputwc>
  4026c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4026c2:	07da      	lsls	r2, r3, #31
  4026c4:	4605      	mov	r5, r0
  4026c6:	d402      	bmi.n	4026ce <_fputwc_r+0x42>
  4026c8:	89a3      	ldrh	r3, [r4, #12]
  4026ca:	059b      	lsls	r3, r3, #22
  4026cc:	d502      	bpl.n	4026d4 <_fputwc_r+0x48>
  4026ce:	4628      	mov	r0, r5
  4026d0:	b003      	add	sp, #12
  4026d2:	bd30      	pop	{r4, r5, pc}
  4026d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4026d6:	f000 faf9 	bl	402ccc <__retarget_lock_release_recursive>
  4026da:	4628      	mov	r0, r5
  4026dc:	b003      	add	sp, #12
  4026de:	bd30      	pop	{r4, r5, pc}
  4026e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4026e2:	9101      	str	r1, [sp, #4]
  4026e4:	f000 faf0 	bl	402cc8 <__retarget_lock_acquire_recursive>
  4026e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4026ec:	9901      	ldr	r1, [sp, #4]
  4026ee:	b29a      	uxth	r2, r3
  4026f0:	e7d9      	b.n	4026a6 <_fputwc_r+0x1a>
  4026f2:	bf00      	nop

004026f4 <_malloc_trim_r>:
  4026f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4026f6:	4f24      	ldr	r7, [pc, #144]	; (402788 <_malloc_trim_r+0x94>)
  4026f8:	460c      	mov	r4, r1
  4026fa:	4606      	mov	r6, r0
  4026fc:	f000 ff7e 	bl	4035fc <__malloc_lock>
  402700:	68bb      	ldr	r3, [r7, #8]
  402702:	685d      	ldr	r5, [r3, #4]
  402704:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402708:	310f      	adds	r1, #15
  40270a:	f025 0503 	bic.w	r5, r5, #3
  40270e:	4429      	add	r1, r5
  402710:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402714:	f021 010f 	bic.w	r1, r1, #15
  402718:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40271c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402720:	db07      	blt.n	402732 <_malloc_trim_r+0x3e>
  402722:	2100      	movs	r1, #0
  402724:	4630      	mov	r0, r6
  402726:	f001 f91b 	bl	403960 <_sbrk_r>
  40272a:	68bb      	ldr	r3, [r7, #8]
  40272c:	442b      	add	r3, r5
  40272e:	4298      	cmp	r0, r3
  402730:	d004      	beq.n	40273c <_malloc_trim_r+0x48>
  402732:	4630      	mov	r0, r6
  402734:	f000 ff68 	bl	403608 <__malloc_unlock>
  402738:	2000      	movs	r0, #0
  40273a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40273c:	4261      	negs	r1, r4
  40273e:	4630      	mov	r0, r6
  402740:	f001 f90e 	bl	403960 <_sbrk_r>
  402744:	3001      	adds	r0, #1
  402746:	d00d      	beq.n	402764 <_malloc_trim_r+0x70>
  402748:	4b10      	ldr	r3, [pc, #64]	; (40278c <_malloc_trim_r+0x98>)
  40274a:	68ba      	ldr	r2, [r7, #8]
  40274c:	6819      	ldr	r1, [r3, #0]
  40274e:	1b2d      	subs	r5, r5, r4
  402750:	f045 0501 	orr.w	r5, r5, #1
  402754:	4630      	mov	r0, r6
  402756:	1b09      	subs	r1, r1, r4
  402758:	6055      	str	r5, [r2, #4]
  40275a:	6019      	str	r1, [r3, #0]
  40275c:	f000 ff54 	bl	403608 <__malloc_unlock>
  402760:	2001      	movs	r0, #1
  402762:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402764:	2100      	movs	r1, #0
  402766:	4630      	mov	r0, r6
  402768:	f001 f8fa 	bl	403960 <_sbrk_r>
  40276c:	68ba      	ldr	r2, [r7, #8]
  40276e:	1a83      	subs	r3, r0, r2
  402770:	2b0f      	cmp	r3, #15
  402772:	ddde      	ble.n	402732 <_malloc_trim_r+0x3e>
  402774:	4c06      	ldr	r4, [pc, #24]	; (402790 <_malloc_trim_r+0x9c>)
  402776:	4905      	ldr	r1, [pc, #20]	; (40278c <_malloc_trim_r+0x98>)
  402778:	6824      	ldr	r4, [r4, #0]
  40277a:	f043 0301 	orr.w	r3, r3, #1
  40277e:	1b00      	subs	r0, r0, r4
  402780:	6053      	str	r3, [r2, #4]
  402782:	6008      	str	r0, [r1, #0]
  402784:	e7d5      	b.n	402732 <_malloc_trim_r+0x3e>
  402786:	bf00      	nop
  402788:	200005b0 	.word	0x200005b0
  40278c:	20000a58 	.word	0x20000a58
  402790:	200009b8 	.word	0x200009b8

00402794 <_free_r>:
  402794:	2900      	cmp	r1, #0
  402796:	d044      	beq.n	402822 <_free_r+0x8e>
  402798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40279c:	460d      	mov	r5, r1
  40279e:	4680      	mov	r8, r0
  4027a0:	f000 ff2c 	bl	4035fc <__malloc_lock>
  4027a4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4027a8:	4969      	ldr	r1, [pc, #420]	; (402950 <_free_r+0x1bc>)
  4027aa:	f027 0301 	bic.w	r3, r7, #1
  4027ae:	f1a5 0408 	sub.w	r4, r5, #8
  4027b2:	18e2      	adds	r2, r4, r3
  4027b4:	688e      	ldr	r6, [r1, #8]
  4027b6:	6850      	ldr	r0, [r2, #4]
  4027b8:	42b2      	cmp	r2, r6
  4027ba:	f020 0003 	bic.w	r0, r0, #3
  4027be:	d05e      	beq.n	40287e <_free_r+0xea>
  4027c0:	07fe      	lsls	r6, r7, #31
  4027c2:	6050      	str	r0, [r2, #4]
  4027c4:	d40b      	bmi.n	4027de <_free_r+0x4a>
  4027c6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4027ca:	1be4      	subs	r4, r4, r7
  4027cc:	f101 0e08 	add.w	lr, r1, #8
  4027d0:	68a5      	ldr	r5, [r4, #8]
  4027d2:	4575      	cmp	r5, lr
  4027d4:	443b      	add	r3, r7
  4027d6:	d06d      	beq.n	4028b4 <_free_r+0x120>
  4027d8:	68e7      	ldr	r7, [r4, #12]
  4027da:	60ef      	str	r7, [r5, #12]
  4027dc:	60bd      	str	r5, [r7, #8]
  4027de:	1815      	adds	r5, r2, r0
  4027e0:	686d      	ldr	r5, [r5, #4]
  4027e2:	07ed      	lsls	r5, r5, #31
  4027e4:	d53e      	bpl.n	402864 <_free_r+0xd0>
  4027e6:	f043 0201 	orr.w	r2, r3, #1
  4027ea:	6062      	str	r2, [r4, #4]
  4027ec:	50e3      	str	r3, [r4, r3]
  4027ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4027f2:	d217      	bcs.n	402824 <_free_r+0x90>
  4027f4:	08db      	lsrs	r3, r3, #3
  4027f6:	1c58      	adds	r0, r3, #1
  4027f8:	109a      	asrs	r2, r3, #2
  4027fa:	684d      	ldr	r5, [r1, #4]
  4027fc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402800:	60a7      	str	r7, [r4, #8]
  402802:	2301      	movs	r3, #1
  402804:	4093      	lsls	r3, r2
  402806:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40280a:	432b      	orrs	r3, r5
  40280c:	3a08      	subs	r2, #8
  40280e:	60e2      	str	r2, [r4, #12]
  402810:	604b      	str	r3, [r1, #4]
  402812:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402816:	60fc      	str	r4, [r7, #12]
  402818:	4640      	mov	r0, r8
  40281a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40281e:	f000 bef3 	b.w	403608 <__malloc_unlock>
  402822:	4770      	bx	lr
  402824:	0a5a      	lsrs	r2, r3, #9
  402826:	2a04      	cmp	r2, #4
  402828:	d852      	bhi.n	4028d0 <_free_r+0x13c>
  40282a:	099a      	lsrs	r2, r3, #6
  40282c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402830:	00ff      	lsls	r7, r7, #3
  402832:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402836:	19c8      	adds	r0, r1, r7
  402838:	59ca      	ldr	r2, [r1, r7]
  40283a:	3808      	subs	r0, #8
  40283c:	4290      	cmp	r0, r2
  40283e:	d04f      	beq.n	4028e0 <_free_r+0x14c>
  402840:	6851      	ldr	r1, [r2, #4]
  402842:	f021 0103 	bic.w	r1, r1, #3
  402846:	428b      	cmp	r3, r1
  402848:	d232      	bcs.n	4028b0 <_free_r+0x11c>
  40284a:	6892      	ldr	r2, [r2, #8]
  40284c:	4290      	cmp	r0, r2
  40284e:	d1f7      	bne.n	402840 <_free_r+0xac>
  402850:	68c3      	ldr	r3, [r0, #12]
  402852:	60a0      	str	r0, [r4, #8]
  402854:	60e3      	str	r3, [r4, #12]
  402856:	609c      	str	r4, [r3, #8]
  402858:	60c4      	str	r4, [r0, #12]
  40285a:	4640      	mov	r0, r8
  40285c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402860:	f000 bed2 	b.w	403608 <__malloc_unlock>
  402864:	6895      	ldr	r5, [r2, #8]
  402866:	4f3b      	ldr	r7, [pc, #236]	; (402954 <_free_r+0x1c0>)
  402868:	42bd      	cmp	r5, r7
  40286a:	4403      	add	r3, r0
  40286c:	d040      	beq.n	4028f0 <_free_r+0x15c>
  40286e:	68d0      	ldr	r0, [r2, #12]
  402870:	60e8      	str	r0, [r5, #12]
  402872:	f043 0201 	orr.w	r2, r3, #1
  402876:	6085      	str	r5, [r0, #8]
  402878:	6062      	str	r2, [r4, #4]
  40287a:	50e3      	str	r3, [r4, r3]
  40287c:	e7b7      	b.n	4027ee <_free_r+0x5a>
  40287e:	07ff      	lsls	r7, r7, #31
  402880:	4403      	add	r3, r0
  402882:	d407      	bmi.n	402894 <_free_r+0x100>
  402884:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402888:	1aa4      	subs	r4, r4, r2
  40288a:	4413      	add	r3, r2
  40288c:	68a0      	ldr	r0, [r4, #8]
  40288e:	68e2      	ldr	r2, [r4, #12]
  402890:	60c2      	str	r2, [r0, #12]
  402892:	6090      	str	r0, [r2, #8]
  402894:	4a30      	ldr	r2, [pc, #192]	; (402958 <_free_r+0x1c4>)
  402896:	6812      	ldr	r2, [r2, #0]
  402898:	f043 0001 	orr.w	r0, r3, #1
  40289c:	4293      	cmp	r3, r2
  40289e:	6060      	str	r0, [r4, #4]
  4028a0:	608c      	str	r4, [r1, #8]
  4028a2:	d3b9      	bcc.n	402818 <_free_r+0x84>
  4028a4:	4b2d      	ldr	r3, [pc, #180]	; (40295c <_free_r+0x1c8>)
  4028a6:	4640      	mov	r0, r8
  4028a8:	6819      	ldr	r1, [r3, #0]
  4028aa:	f7ff ff23 	bl	4026f4 <_malloc_trim_r>
  4028ae:	e7b3      	b.n	402818 <_free_r+0x84>
  4028b0:	4610      	mov	r0, r2
  4028b2:	e7cd      	b.n	402850 <_free_r+0xbc>
  4028b4:	1811      	adds	r1, r2, r0
  4028b6:	6849      	ldr	r1, [r1, #4]
  4028b8:	07c9      	lsls	r1, r1, #31
  4028ba:	d444      	bmi.n	402946 <_free_r+0x1b2>
  4028bc:	6891      	ldr	r1, [r2, #8]
  4028be:	68d2      	ldr	r2, [r2, #12]
  4028c0:	60ca      	str	r2, [r1, #12]
  4028c2:	4403      	add	r3, r0
  4028c4:	f043 0001 	orr.w	r0, r3, #1
  4028c8:	6091      	str	r1, [r2, #8]
  4028ca:	6060      	str	r0, [r4, #4]
  4028cc:	50e3      	str	r3, [r4, r3]
  4028ce:	e7a3      	b.n	402818 <_free_r+0x84>
  4028d0:	2a14      	cmp	r2, #20
  4028d2:	d816      	bhi.n	402902 <_free_r+0x16e>
  4028d4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4028d8:	00ff      	lsls	r7, r7, #3
  4028da:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4028de:	e7aa      	b.n	402836 <_free_r+0xa2>
  4028e0:	10aa      	asrs	r2, r5, #2
  4028e2:	2301      	movs	r3, #1
  4028e4:	684d      	ldr	r5, [r1, #4]
  4028e6:	4093      	lsls	r3, r2
  4028e8:	432b      	orrs	r3, r5
  4028ea:	604b      	str	r3, [r1, #4]
  4028ec:	4603      	mov	r3, r0
  4028ee:	e7b0      	b.n	402852 <_free_r+0xbe>
  4028f0:	f043 0201 	orr.w	r2, r3, #1
  4028f4:	614c      	str	r4, [r1, #20]
  4028f6:	610c      	str	r4, [r1, #16]
  4028f8:	60e5      	str	r5, [r4, #12]
  4028fa:	60a5      	str	r5, [r4, #8]
  4028fc:	6062      	str	r2, [r4, #4]
  4028fe:	50e3      	str	r3, [r4, r3]
  402900:	e78a      	b.n	402818 <_free_r+0x84>
  402902:	2a54      	cmp	r2, #84	; 0x54
  402904:	d806      	bhi.n	402914 <_free_r+0x180>
  402906:	0b1a      	lsrs	r2, r3, #12
  402908:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40290c:	00ff      	lsls	r7, r7, #3
  40290e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402912:	e790      	b.n	402836 <_free_r+0xa2>
  402914:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402918:	d806      	bhi.n	402928 <_free_r+0x194>
  40291a:	0bda      	lsrs	r2, r3, #15
  40291c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402920:	00ff      	lsls	r7, r7, #3
  402922:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402926:	e786      	b.n	402836 <_free_r+0xa2>
  402928:	f240 5054 	movw	r0, #1364	; 0x554
  40292c:	4282      	cmp	r2, r0
  40292e:	d806      	bhi.n	40293e <_free_r+0x1aa>
  402930:	0c9a      	lsrs	r2, r3, #18
  402932:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402936:	00ff      	lsls	r7, r7, #3
  402938:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40293c:	e77b      	b.n	402836 <_free_r+0xa2>
  40293e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402942:	257e      	movs	r5, #126	; 0x7e
  402944:	e777      	b.n	402836 <_free_r+0xa2>
  402946:	f043 0101 	orr.w	r1, r3, #1
  40294a:	6061      	str	r1, [r4, #4]
  40294c:	6013      	str	r3, [r2, #0]
  40294e:	e763      	b.n	402818 <_free_r+0x84>
  402950:	200005b0 	.word	0x200005b0
  402954:	200005b8 	.word	0x200005b8
  402958:	200009bc 	.word	0x200009bc
  40295c:	20000a88 	.word	0x20000a88

00402960 <__sfvwrite_r>:
  402960:	6893      	ldr	r3, [r2, #8]
  402962:	2b00      	cmp	r3, #0
  402964:	d073      	beq.n	402a4e <__sfvwrite_r+0xee>
  402966:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40296a:	898b      	ldrh	r3, [r1, #12]
  40296c:	b083      	sub	sp, #12
  40296e:	460c      	mov	r4, r1
  402970:	0719      	lsls	r1, r3, #28
  402972:	9000      	str	r0, [sp, #0]
  402974:	4616      	mov	r6, r2
  402976:	d526      	bpl.n	4029c6 <__sfvwrite_r+0x66>
  402978:	6922      	ldr	r2, [r4, #16]
  40297a:	b322      	cbz	r2, 4029c6 <__sfvwrite_r+0x66>
  40297c:	f013 0002 	ands.w	r0, r3, #2
  402980:	6835      	ldr	r5, [r6, #0]
  402982:	d02c      	beq.n	4029de <__sfvwrite_r+0x7e>
  402984:	f04f 0900 	mov.w	r9, #0
  402988:	4fb0      	ldr	r7, [pc, #704]	; (402c4c <__sfvwrite_r+0x2ec>)
  40298a:	46c8      	mov	r8, r9
  40298c:	46b2      	mov	sl, r6
  40298e:	45b8      	cmp	r8, r7
  402990:	4643      	mov	r3, r8
  402992:	464a      	mov	r2, r9
  402994:	bf28      	it	cs
  402996:	463b      	movcs	r3, r7
  402998:	9800      	ldr	r0, [sp, #0]
  40299a:	f1b8 0f00 	cmp.w	r8, #0
  40299e:	d050      	beq.n	402a42 <__sfvwrite_r+0xe2>
  4029a0:	69e1      	ldr	r1, [r4, #28]
  4029a2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4029a4:	47b0      	blx	r6
  4029a6:	2800      	cmp	r0, #0
  4029a8:	dd58      	ble.n	402a5c <__sfvwrite_r+0xfc>
  4029aa:	f8da 3008 	ldr.w	r3, [sl, #8]
  4029ae:	1a1b      	subs	r3, r3, r0
  4029b0:	4481      	add	r9, r0
  4029b2:	eba8 0800 	sub.w	r8, r8, r0
  4029b6:	f8ca 3008 	str.w	r3, [sl, #8]
  4029ba:	2b00      	cmp	r3, #0
  4029bc:	d1e7      	bne.n	40298e <__sfvwrite_r+0x2e>
  4029be:	2000      	movs	r0, #0
  4029c0:	b003      	add	sp, #12
  4029c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4029c6:	4621      	mov	r1, r4
  4029c8:	9800      	ldr	r0, [sp, #0]
  4029ca:	f7ff fc51 	bl	402270 <__swsetup_r>
  4029ce:	2800      	cmp	r0, #0
  4029d0:	f040 8133 	bne.w	402c3a <__sfvwrite_r+0x2da>
  4029d4:	89a3      	ldrh	r3, [r4, #12]
  4029d6:	6835      	ldr	r5, [r6, #0]
  4029d8:	f013 0002 	ands.w	r0, r3, #2
  4029dc:	d1d2      	bne.n	402984 <__sfvwrite_r+0x24>
  4029de:	f013 0901 	ands.w	r9, r3, #1
  4029e2:	d145      	bne.n	402a70 <__sfvwrite_r+0x110>
  4029e4:	464f      	mov	r7, r9
  4029e6:	9601      	str	r6, [sp, #4]
  4029e8:	b337      	cbz	r7, 402a38 <__sfvwrite_r+0xd8>
  4029ea:	059a      	lsls	r2, r3, #22
  4029ec:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4029f0:	f140 8083 	bpl.w	402afa <__sfvwrite_r+0x19a>
  4029f4:	4547      	cmp	r7, r8
  4029f6:	46c3      	mov	fp, r8
  4029f8:	f0c0 80ab 	bcc.w	402b52 <__sfvwrite_r+0x1f2>
  4029fc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402a00:	f040 80ac 	bne.w	402b5c <__sfvwrite_r+0x1fc>
  402a04:	6820      	ldr	r0, [r4, #0]
  402a06:	46ba      	mov	sl, r7
  402a08:	465a      	mov	r2, fp
  402a0a:	4649      	mov	r1, r9
  402a0c:	f000 fd92 	bl	403534 <memmove>
  402a10:	68a2      	ldr	r2, [r4, #8]
  402a12:	6823      	ldr	r3, [r4, #0]
  402a14:	eba2 0208 	sub.w	r2, r2, r8
  402a18:	445b      	add	r3, fp
  402a1a:	60a2      	str	r2, [r4, #8]
  402a1c:	6023      	str	r3, [r4, #0]
  402a1e:	9a01      	ldr	r2, [sp, #4]
  402a20:	6893      	ldr	r3, [r2, #8]
  402a22:	eba3 030a 	sub.w	r3, r3, sl
  402a26:	44d1      	add	r9, sl
  402a28:	eba7 070a 	sub.w	r7, r7, sl
  402a2c:	6093      	str	r3, [r2, #8]
  402a2e:	2b00      	cmp	r3, #0
  402a30:	d0c5      	beq.n	4029be <__sfvwrite_r+0x5e>
  402a32:	89a3      	ldrh	r3, [r4, #12]
  402a34:	2f00      	cmp	r7, #0
  402a36:	d1d8      	bne.n	4029ea <__sfvwrite_r+0x8a>
  402a38:	f8d5 9000 	ldr.w	r9, [r5]
  402a3c:	686f      	ldr	r7, [r5, #4]
  402a3e:	3508      	adds	r5, #8
  402a40:	e7d2      	b.n	4029e8 <__sfvwrite_r+0x88>
  402a42:	f8d5 9000 	ldr.w	r9, [r5]
  402a46:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402a4a:	3508      	adds	r5, #8
  402a4c:	e79f      	b.n	40298e <__sfvwrite_r+0x2e>
  402a4e:	2000      	movs	r0, #0
  402a50:	4770      	bx	lr
  402a52:	4621      	mov	r1, r4
  402a54:	9800      	ldr	r0, [sp, #0]
  402a56:	f7ff fd1f 	bl	402498 <_fflush_r>
  402a5a:	b370      	cbz	r0, 402aba <__sfvwrite_r+0x15a>
  402a5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402a60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402a64:	f04f 30ff 	mov.w	r0, #4294967295
  402a68:	81a3      	strh	r3, [r4, #12]
  402a6a:	b003      	add	sp, #12
  402a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a70:	4681      	mov	r9, r0
  402a72:	4633      	mov	r3, r6
  402a74:	464e      	mov	r6, r9
  402a76:	46a8      	mov	r8, r5
  402a78:	469a      	mov	sl, r3
  402a7a:	464d      	mov	r5, r9
  402a7c:	b34e      	cbz	r6, 402ad2 <__sfvwrite_r+0x172>
  402a7e:	b380      	cbz	r0, 402ae2 <__sfvwrite_r+0x182>
  402a80:	6820      	ldr	r0, [r4, #0]
  402a82:	6923      	ldr	r3, [r4, #16]
  402a84:	6962      	ldr	r2, [r4, #20]
  402a86:	45b1      	cmp	r9, r6
  402a88:	46cb      	mov	fp, r9
  402a8a:	bf28      	it	cs
  402a8c:	46b3      	movcs	fp, r6
  402a8e:	4298      	cmp	r0, r3
  402a90:	465f      	mov	r7, fp
  402a92:	d904      	bls.n	402a9e <__sfvwrite_r+0x13e>
  402a94:	68a3      	ldr	r3, [r4, #8]
  402a96:	4413      	add	r3, r2
  402a98:	459b      	cmp	fp, r3
  402a9a:	f300 80a6 	bgt.w	402bea <__sfvwrite_r+0x28a>
  402a9e:	4593      	cmp	fp, r2
  402aa0:	db4b      	blt.n	402b3a <__sfvwrite_r+0x1da>
  402aa2:	4613      	mov	r3, r2
  402aa4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402aa6:	69e1      	ldr	r1, [r4, #28]
  402aa8:	9800      	ldr	r0, [sp, #0]
  402aaa:	462a      	mov	r2, r5
  402aac:	47b8      	blx	r7
  402aae:	1e07      	subs	r7, r0, #0
  402ab0:	ddd4      	ble.n	402a5c <__sfvwrite_r+0xfc>
  402ab2:	ebb9 0907 	subs.w	r9, r9, r7
  402ab6:	d0cc      	beq.n	402a52 <__sfvwrite_r+0xf2>
  402ab8:	2001      	movs	r0, #1
  402aba:	f8da 3008 	ldr.w	r3, [sl, #8]
  402abe:	1bdb      	subs	r3, r3, r7
  402ac0:	443d      	add	r5, r7
  402ac2:	1bf6      	subs	r6, r6, r7
  402ac4:	f8ca 3008 	str.w	r3, [sl, #8]
  402ac8:	2b00      	cmp	r3, #0
  402aca:	f43f af78 	beq.w	4029be <__sfvwrite_r+0x5e>
  402ace:	2e00      	cmp	r6, #0
  402ad0:	d1d5      	bne.n	402a7e <__sfvwrite_r+0x11e>
  402ad2:	f108 0308 	add.w	r3, r8, #8
  402ad6:	e913 0060 	ldmdb	r3, {r5, r6}
  402ada:	4698      	mov	r8, r3
  402adc:	3308      	adds	r3, #8
  402ade:	2e00      	cmp	r6, #0
  402ae0:	d0f9      	beq.n	402ad6 <__sfvwrite_r+0x176>
  402ae2:	4632      	mov	r2, r6
  402ae4:	210a      	movs	r1, #10
  402ae6:	4628      	mov	r0, r5
  402ae8:	f000 fc3a 	bl	403360 <memchr>
  402aec:	2800      	cmp	r0, #0
  402aee:	f000 80a1 	beq.w	402c34 <__sfvwrite_r+0x2d4>
  402af2:	3001      	adds	r0, #1
  402af4:	eba0 0905 	sub.w	r9, r0, r5
  402af8:	e7c2      	b.n	402a80 <__sfvwrite_r+0x120>
  402afa:	6820      	ldr	r0, [r4, #0]
  402afc:	6923      	ldr	r3, [r4, #16]
  402afe:	4298      	cmp	r0, r3
  402b00:	d802      	bhi.n	402b08 <__sfvwrite_r+0x1a8>
  402b02:	6963      	ldr	r3, [r4, #20]
  402b04:	429f      	cmp	r7, r3
  402b06:	d25d      	bcs.n	402bc4 <__sfvwrite_r+0x264>
  402b08:	45b8      	cmp	r8, r7
  402b0a:	bf28      	it	cs
  402b0c:	46b8      	movcs	r8, r7
  402b0e:	4642      	mov	r2, r8
  402b10:	4649      	mov	r1, r9
  402b12:	f000 fd0f 	bl	403534 <memmove>
  402b16:	68a3      	ldr	r3, [r4, #8]
  402b18:	6822      	ldr	r2, [r4, #0]
  402b1a:	eba3 0308 	sub.w	r3, r3, r8
  402b1e:	4442      	add	r2, r8
  402b20:	60a3      	str	r3, [r4, #8]
  402b22:	6022      	str	r2, [r4, #0]
  402b24:	b10b      	cbz	r3, 402b2a <__sfvwrite_r+0x1ca>
  402b26:	46c2      	mov	sl, r8
  402b28:	e779      	b.n	402a1e <__sfvwrite_r+0xbe>
  402b2a:	4621      	mov	r1, r4
  402b2c:	9800      	ldr	r0, [sp, #0]
  402b2e:	f7ff fcb3 	bl	402498 <_fflush_r>
  402b32:	2800      	cmp	r0, #0
  402b34:	d192      	bne.n	402a5c <__sfvwrite_r+0xfc>
  402b36:	46c2      	mov	sl, r8
  402b38:	e771      	b.n	402a1e <__sfvwrite_r+0xbe>
  402b3a:	465a      	mov	r2, fp
  402b3c:	4629      	mov	r1, r5
  402b3e:	f000 fcf9 	bl	403534 <memmove>
  402b42:	68a2      	ldr	r2, [r4, #8]
  402b44:	6823      	ldr	r3, [r4, #0]
  402b46:	eba2 020b 	sub.w	r2, r2, fp
  402b4a:	445b      	add	r3, fp
  402b4c:	60a2      	str	r2, [r4, #8]
  402b4e:	6023      	str	r3, [r4, #0]
  402b50:	e7af      	b.n	402ab2 <__sfvwrite_r+0x152>
  402b52:	6820      	ldr	r0, [r4, #0]
  402b54:	46b8      	mov	r8, r7
  402b56:	46ba      	mov	sl, r7
  402b58:	46bb      	mov	fp, r7
  402b5a:	e755      	b.n	402a08 <__sfvwrite_r+0xa8>
  402b5c:	6962      	ldr	r2, [r4, #20]
  402b5e:	6820      	ldr	r0, [r4, #0]
  402b60:	6921      	ldr	r1, [r4, #16]
  402b62:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402b66:	eba0 0a01 	sub.w	sl, r0, r1
  402b6a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402b6e:	f10a 0001 	add.w	r0, sl, #1
  402b72:	ea4f 0868 	mov.w	r8, r8, asr #1
  402b76:	4438      	add	r0, r7
  402b78:	4540      	cmp	r0, r8
  402b7a:	4642      	mov	r2, r8
  402b7c:	bf84      	itt	hi
  402b7e:	4680      	movhi	r8, r0
  402b80:	4642      	movhi	r2, r8
  402b82:	055b      	lsls	r3, r3, #21
  402b84:	d544      	bpl.n	402c10 <__sfvwrite_r+0x2b0>
  402b86:	4611      	mov	r1, r2
  402b88:	9800      	ldr	r0, [sp, #0]
  402b8a:	f000 f921 	bl	402dd0 <_malloc_r>
  402b8e:	4683      	mov	fp, r0
  402b90:	2800      	cmp	r0, #0
  402b92:	d055      	beq.n	402c40 <__sfvwrite_r+0x2e0>
  402b94:	4652      	mov	r2, sl
  402b96:	6921      	ldr	r1, [r4, #16]
  402b98:	f000 fc32 	bl	403400 <memcpy>
  402b9c:	89a3      	ldrh	r3, [r4, #12]
  402b9e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402ba2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402ba6:	81a3      	strh	r3, [r4, #12]
  402ba8:	eb0b 000a 	add.w	r0, fp, sl
  402bac:	eba8 030a 	sub.w	r3, r8, sl
  402bb0:	f8c4 b010 	str.w	fp, [r4, #16]
  402bb4:	f8c4 8014 	str.w	r8, [r4, #20]
  402bb8:	6020      	str	r0, [r4, #0]
  402bba:	60a3      	str	r3, [r4, #8]
  402bbc:	46b8      	mov	r8, r7
  402bbe:	46ba      	mov	sl, r7
  402bc0:	46bb      	mov	fp, r7
  402bc2:	e721      	b.n	402a08 <__sfvwrite_r+0xa8>
  402bc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402bc8:	42b9      	cmp	r1, r7
  402bca:	bf28      	it	cs
  402bcc:	4639      	movcs	r1, r7
  402bce:	464a      	mov	r2, r9
  402bd0:	fb91 f1f3 	sdiv	r1, r1, r3
  402bd4:	9800      	ldr	r0, [sp, #0]
  402bd6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402bd8:	fb03 f301 	mul.w	r3, r3, r1
  402bdc:	69e1      	ldr	r1, [r4, #28]
  402bde:	47b0      	blx	r6
  402be0:	f1b0 0a00 	subs.w	sl, r0, #0
  402be4:	f73f af1b 	bgt.w	402a1e <__sfvwrite_r+0xbe>
  402be8:	e738      	b.n	402a5c <__sfvwrite_r+0xfc>
  402bea:	461a      	mov	r2, r3
  402bec:	4629      	mov	r1, r5
  402bee:	9301      	str	r3, [sp, #4]
  402bf0:	f000 fca0 	bl	403534 <memmove>
  402bf4:	6822      	ldr	r2, [r4, #0]
  402bf6:	9b01      	ldr	r3, [sp, #4]
  402bf8:	9800      	ldr	r0, [sp, #0]
  402bfa:	441a      	add	r2, r3
  402bfc:	6022      	str	r2, [r4, #0]
  402bfe:	4621      	mov	r1, r4
  402c00:	f7ff fc4a 	bl	402498 <_fflush_r>
  402c04:	9b01      	ldr	r3, [sp, #4]
  402c06:	2800      	cmp	r0, #0
  402c08:	f47f af28 	bne.w	402a5c <__sfvwrite_r+0xfc>
  402c0c:	461f      	mov	r7, r3
  402c0e:	e750      	b.n	402ab2 <__sfvwrite_r+0x152>
  402c10:	9800      	ldr	r0, [sp, #0]
  402c12:	f000 fcff 	bl	403614 <_realloc_r>
  402c16:	4683      	mov	fp, r0
  402c18:	2800      	cmp	r0, #0
  402c1a:	d1c5      	bne.n	402ba8 <__sfvwrite_r+0x248>
  402c1c:	9d00      	ldr	r5, [sp, #0]
  402c1e:	6921      	ldr	r1, [r4, #16]
  402c20:	4628      	mov	r0, r5
  402c22:	f7ff fdb7 	bl	402794 <_free_r>
  402c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c2a:	220c      	movs	r2, #12
  402c2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402c30:	602a      	str	r2, [r5, #0]
  402c32:	e715      	b.n	402a60 <__sfvwrite_r+0x100>
  402c34:	f106 0901 	add.w	r9, r6, #1
  402c38:	e722      	b.n	402a80 <__sfvwrite_r+0x120>
  402c3a:	f04f 30ff 	mov.w	r0, #4294967295
  402c3e:	e6bf      	b.n	4029c0 <__sfvwrite_r+0x60>
  402c40:	9a00      	ldr	r2, [sp, #0]
  402c42:	230c      	movs	r3, #12
  402c44:	6013      	str	r3, [r2, #0]
  402c46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c4a:	e709      	b.n	402a60 <__sfvwrite_r+0x100>
  402c4c:	7ffffc00 	.word	0x7ffffc00

00402c50 <_fwalk_reent>:
  402c50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402c54:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402c58:	d01f      	beq.n	402c9a <_fwalk_reent+0x4a>
  402c5a:	4688      	mov	r8, r1
  402c5c:	4606      	mov	r6, r0
  402c5e:	f04f 0900 	mov.w	r9, #0
  402c62:	687d      	ldr	r5, [r7, #4]
  402c64:	68bc      	ldr	r4, [r7, #8]
  402c66:	3d01      	subs	r5, #1
  402c68:	d411      	bmi.n	402c8e <_fwalk_reent+0x3e>
  402c6a:	89a3      	ldrh	r3, [r4, #12]
  402c6c:	2b01      	cmp	r3, #1
  402c6e:	f105 35ff 	add.w	r5, r5, #4294967295
  402c72:	d908      	bls.n	402c86 <_fwalk_reent+0x36>
  402c74:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402c78:	3301      	adds	r3, #1
  402c7a:	4621      	mov	r1, r4
  402c7c:	4630      	mov	r0, r6
  402c7e:	d002      	beq.n	402c86 <_fwalk_reent+0x36>
  402c80:	47c0      	blx	r8
  402c82:	ea49 0900 	orr.w	r9, r9, r0
  402c86:	1c6b      	adds	r3, r5, #1
  402c88:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402c8c:	d1ed      	bne.n	402c6a <_fwalk_reent+0x1a>
  402c8e:	683f      	ldr	r7, [r7, #0]
  402c90:	2f00      	cmp	r7, #0
  402c92:	d1e6      	bne.n	402c62 <_fwalk_reent+0x12>
  402c94:	4648      	mov	r0, r9
  402c96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402c9a:	46b9      	mov	r9, r7
  402c9c:	4648      	mov	r0, r9
  402c9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402ca2:	bf00      	nop

00402ca4 <__locale_mb_cur_max>:
  402ca4:	4b04      	ldr	r3, [pc, #16]	; (402cb8 <__locale_mb_cur_max+0x14>)
  402ca6:	4a05      	ldr	r2, [pc, #20]	; (402cbc <__locale_mb_cur_max+0x18>)
  402ca8:	681b      	ldr	r3, [r3, #0]
  402caa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  402cac:	2b00      	cmp	r3, #0
  402cae:	bf08      	it	eq
  402cb0:	4613      	moveq	r3, r2
  402cb2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  402cb6:	4770      	bx	lr
  402cb8:	20000014 	.word	0x20000014
  402cbc:	20000444 	.word	0x20000444

00402cc0 <__retarget_lock_init_recursive>:
  402cc0:	4770      	bx	lr
  402cc2:	bf00      	nop

00402cc4 <__retarget_lock_close_recursive>:
  402cc4:	4770      	bx	lr
  402cc6:	bf00      	nop

00402cc8 <__retarget_lock_acquire_recursive>:
  402cc8:	4770      	bx	lr
  402cca:	bf00      	nop

00402ccc <__retarget_lock_release_recursive>:
  402ccc:	4770      	bx	lr
  402cce:	bf00      	nop

00402cd0 <__swhatbuf_r>:
  402cd0:	b570      	push	{r4, r5, r6, lr}
  402cd2:	460c      	mov	r4, r1
  402cd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402cd8:	2900      	cmp	r1, #0
  402cda:	b090      	sub	sp, #64	; 0x40
  402cdc:	4615      	mov	r5, r2
  402cde:	461e      	mov	r6, r3
  402ce0:	db14      	blt.n	402d0c <__swhatbuf_r+0x3c>
  402ce2:	aa01      	add	r2, sp, #4
  402ce4:	f001 f80e 	bl	403d04 <_fstat_r>
  402ce8:	2800      	cmp	r0, #0
  402cea:	db0f      	blt.n	402d0c <__swhatbuf_r+0x3c>
  402cec:	9a02      	ldr	r2, [sp, #8]
  402cee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402cf2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402cf6:	fab2 f282 	clz	r2, r2
  402cfa:	0952      	lsrs	r2, r2, #5
  402cfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402d00:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402d04:	6032      	str	r2, [r6, #0]
  402d06:	602b      	str	r3, [r5, #0]
  402d08:	b010      	add	sp, #64	; 0x40
  402d0a:	bd70      	pop	{r4, r5, r6, pc}
  402d0c:	89a2      	ldrh	r2, [r4, #12]
  402d0e:	2300      	movs	r3, #0
  402d10:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  402d14:	6033      	str	r3, [r6, #0]
  402d16:	d004      	beq.n	402d22 <__swhatbuf_r+0x52>
  402d18:	2240      	movs	r2, #64	; 0x40
  402d1a:	4618      	mov	r0, r3
  402d1c:	602a      	str	r2, [r5, #0]
  402d1e:	b010      	add	sp, #64	; 0x40
  402d20:	bd70      	pop	{r4, r5, r6, pc}
  402d22:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402d26:	602b      	str	r3, [r5, #0]
  402d28:	b010      	add	sp, #64	; 0x40
  402d2a:	bd70      	pop	{r4, r5, r6, pc}

00402d2c <__smakebuf_r>:
  402d2c:	898a      	ldrh	r2, [r1, #12]
  402d2e:	0792      	lsls	r2, r2, #30
  402d30:	460b      	mov	r3, r1
  402d32:	d506      	bpl.n	402d42 <__smakebuf_r+0x16>
  402d34:	f101 0243 	add.w	r2, r1, #67	; 0x43
  402d38:	2101      	movs	r1, #1
  402d3a:	601a      	str	r2, [r3, #0]
  402d3c:	611a      	str	r2, [r3, #16]
  402d3e:	6159      	str	r1, [r3, #20]
  402d40:	4770      	bx	lr
  402d42:	b5f0      	push	{r4, r5, r6, r7, lr}
  402d44:	b083      	sub	sp, #12
  402d46:	ab01      	add	r3, sp, #4
  402d48:	466a      	mov	r2, sp
  402d4a:	460c      	mov	r4, r1
  402d4c:	4606      	mov	r6, r0
  402d4e:	f7ff ffbf 	bl	402cd0 <__swhatbuf_r>
  402d52:	9900      	ldr	r1, [sp, #0]
  402d54:	4605      	mov	r5, r0
  402d56:	4630      	mov	r0, r6
  402d58:	f000 f83a 	bl	402dd0 <_malloc_r>
  402d5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d60:	b1d8      	cbz	r0, 402d9a <__smakebuf_r+0x6e>
  402d62:	9a01      	ldr	r2, [sp, #4]
  402d64:	4f15      	ldr	r7, [pc, #84]	; (402dbc <__smakebuf_r+0x90>)
  402d66:	9900      	ldr	r1, [sp, #0]
  402d68:	63f7      	str	r7, [r6, #60]	; 0x3c
  402d6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402d6e:	81a3      	strh	r3, [r4, #12]
  402d70:	6020      	str	r0, [r4, #0]
  402d72:	6120      	str	r0, [r4, #16]
  402d74:	6161      	str	r1, [r4, #20]
  402d76:	b91a      	cbnz	r2, 402d80 <__smakebuf_r+0x54>
  402d78:	432b      	orrs	r3, r5
  402d7a:	81a3      	strh	r3, [r4, #12]
  402d7c:	b003      	add	sp, #12
  402d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402d80:	4630      	mov	r0, r6
  402d82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402d86:	f000 ffd1 	bl	403d2c <_isatty_r>
  402d8a:	b1a0      	cbz	r0, 402db6 <__smakebuf_r+0x8a>
  402d8c:	89a3      	ldrh	r3, [r4, #12]
  402d8e:	f023 0303 	bic.w	r3, r3, #3
  402d92:	f043 0301 	orr.w	r3, r3, #1
  402d96:	b21b      	sxth	r3, r3
  402d98:	e7ee      	b.n	402d78 <__smakebuf_r+0x4c>
  402d9a:	059a      	lsls	r2, r3, #22
  402d9c:	d4ee      	bmi.n	402d7c <__smakebuf_r+0x50>
  402d9e:	f023 0303 	bic.w	r3, r3, #3
  402da2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402da6:	f043 0302 	orr.w	r3, r3, #2
  402daa:	2101      	movs	r1, #1
  402dac:	81a3      	strh	r3, [r4, #12]
  402dae:	6022      	str	r2, [r4, #0]
  402db0:	6122      	str	r2, [r4, #16]
  402db2:	6161      	str	r1, [r4, #20]
  402db4:	e7e2      	b.n	402d7c <__smakebuf_r+0x50>
  402db6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402dba:	e7dd      	b.n	402d78 <__smakebuf_r+0x4c>
  402dbc:	004024ed 	.word	0x004024ed

00402dc0 <malloc>:
  402dc0:	4b02      	ldr	r3, [pc, #8]	; (402dcc <malloc+0xc>)
  402dc2:	4601      	mov	r1, r0
  402dc4:	6818      	ldr	r0, [r3, #0]
  402dc6:	f000 b803 	b.w	402dd0 <_malloc_r>
  402dca:	bf00      	nop
  402dcc:	20000014 	.word	0x20000014

00402dd0 <_malloc_r>:
  402dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402dd4:	f101 060b 	add.w	r6, r1, #11
  402dd8:	2e16      	cmp	r6, #22
  402dda:	b083      	sub	sp, #12
  402ddc:	4605      	mov	r5, r0
  402dde:	f240 809e 	bls.w	402f1e <_malloc_r+0x14e>
  402de2:	f036 0607 	bics.w	r6, r6, #7
  402de6:	f100 80bd 	bmi.w	402f64 <_malloc_r+0x194>
  402dea:	42b1      	cmp	r1, r6
  402dec:	f200 80ba 	bhi.w	402f64 <_malloc_r+0x194>
  402df0:	f000 fc04 	bl	4035fc <__malloc_lock>
  402df4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402df8:	f0c0 8293 	bcc.w	403322 <_malloc_r+0x552>
  402dfc:	0a73      	lsrs	r3, r6, #9
  402dfe:	f000 80b8 	beq.w	402f72 <_malloc_r+0x1a2>
  402e02:	2b04      	cmp	r3, #4
  402e04:	f200 8179 	bhi.w	4030fa <_malloc_r+0x32a>
  402e08:	09b3      	lsrs	r3, r6, #6
  402e0a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402e0e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402e12:	00c3      	lsls	r3, r0, #3
  402e14:	4fbf      	ldr	r7, [pc, #764]	; (403114 <_malloc_r+0x344>)
  402e16:	443b      	add	r3, r7
  402e18:	f1a3 0108 	sub.w	r1, r3, #8
  402e1c:	685c      	ldr	r4, [r3, #4]
  402e1e:	42a1      	cmp	r1, r4
  402e20:	d106      	bne.n	402e30 <_malloc_r+0x60>
  402e22:	e00c      	b.n	402e3e <_malloc_r+0x6e>
  402e24:	2a00      	cmp	r2, #0
  402e26:	f280 80aa 	bge.w	402f7e <_malloc_r+0x1ae>
  402e2a:	68e4      	ldr	r4, [r4, #12]
  402e2c:	42a1      	cmp	r1, r4
  402e2e:	d006      	beq.n	402e3e <_malloc_r+0x6e>
  402e30:	6863      	ldr	r3, [r4, #4]
  402e32:	f023 0303 	bic.w	r3, r3, #3
  402e36:	1b9a      	subs	r2, r3, r6
  402e38:	2a0f      	cmp	r2, #15
  402e3a:	ddf3      	ble.n	402e24 <_malloc_r+0x54>
  402e3c:	4670      	mov	r0, lr
  402e3e:	693c      	ldr	r4, [r7, #16]
  402e40:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403128 <_malloc_r+0x358>
  402e44:	4574      	cmp	r4, lr
  402e46:	f000 81ab 	beq.w	4031a0 <_malloc_r+0x3d0>
  402e4a:	6863      	ldr	r3, [r4, #4]
  402e4c:	f023 0303 	bic.w	r3, r3, #3
  402e50:	1b9a      	subs	r2, r3, r6
  402e52:	2a0f      	cmp	r2, #15
  402e54:	f300 8190 	bgt.w	403178 <_malloc_r+0x3a8>
  402e58:	2a00      	cmp	r2, #0
  402e5a:	f8c7 e014 	str.w	lr, [r7, #20]
  402e5e:	f8c7 e010 	str.w	lr, [r7, #16]
  402e62:	f280 809d 	bge.w	402fa0 <_malloc_r+0x1d0>
  402e66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402e6a:	f080 8161 	bcs.w	403130 <_malloc_r+0x360>
  402e6e:	08db      	lsrs	r3, r3, #3
  402e70:	f103 0c01 	add.w	ip, r3, #1
  402e74:	1099      	asrs	r1, r3, #2
  402e76:	687a      	ldr	r2, [r7, #4]
  402e78:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  402e7c:	f8c4 8008 	str.w	r8, [r4, #8]
  402e80:	2301      	movs	r3, #1
  402e82:	408b      	lsls	r3, r1
  402e84:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  402e88:	4313      	orrs	r3, r2
  402e8a:	3908      	subs	r1, #8
  402e8c:	60e1      	str	r1, [r4, #12]
  402e8e:	607b      	str	r3, [r7, #4]
  402e90:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  402e94:	f8c8 400c 	str.w	r4, [r8, #12]
  402e98:	1082      	asrs	r2, r0, #2
  402e9a:	2401      	movs	r4, #1
  402e9c:	4094      	lsls	r4, r2
  402e9e:	429c      	cmp	r4, r3
  402ea0:	f200 808b 	bhi.w	402fba <_malloc_r+0x1ea>
  402ea4:	421c      	tst	r4, r3
  402ea6:	d106      	bne.n	402eb6 <_malloc_r+0xe6>
  402ea8:	f020 0003 	bic.w	r0, r0, #3
  402eac:	0064      	lsls	r4, r4, #1
  402eae:	421c      	tst	r4, r3
  402eb0:	f100 0004 	add.w	r0, r0, #4
  402eb4:	d0fa      	beq.n	402eac <_malloc_r+0xdc>
  402eb6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402eba:	46cc      	mov	ip, r9
  402ebc:	4680      	mov	r8, r0
  402ebe:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402ec2:	459c      	cmp	ip, r3
  402ec4:	d107      	bne.n	402ed6 <_malloc_r+0x106>
  402ec6:	e16d      	b.n	4031a4 <_malloc_r+0x3d4>
  402ec8:	2a00      	cmp	r2, #0
  402eca:	f280 817b 	bge.w	4031c4 <_malloc_r+0x3f4>
  402ece:	68db      	ldr	r3, [r3, #12]
  402ed0:	459c      	cmp	ip, r3
  402ed2:	f000 8167 	beq.w	4031a4 <_malloc_r+0x3d4>
  402ed6:	6859      	ldr	r1, [r3, #4]
  402ed8:	f021 0103 	bic.w	r1, r1, #3
  402edc:	1b8a      	subs	r2, r1, r6
  402ede:	2a0f      	cmp	r2, #15
  402ee0:	ddf2      	ble.n	402ec8 <_malloc_r+0xf8>
  402ee2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402ee6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  402eea:	9300      	str	r3, [sp, #0]
  402eec:	199c      	adds	r4, r3, r6
  402eee:	4628      	mov	r0, r5
  402ef0:	f046 0601 	orr.w	r6, r6, #1
  402ef4:	f042 0501 	orr.w	r5, r2, #1
  402ef8:	605e      	str	r6, [r3, #4]
  402efa:	f8c8 c00c 	str.w	ip, [r8, #12]
  402efe:	f8cc 8008 	str.w	r8, [ip, #8]
  402f02:	617c      	str	r4, [r7, #20]
  402f04:	613c      	str	r4, [r7, #16]
  402f06:	f8c4 e00c 	str.w	lr, [r4, #12]
  402f0a:	f8c4 e008 	str.w	lr, [r4, #8]
  402f0e:	6065      	str	r5, [r4, #4]
  402f10:	505a      	str	r2, [r3, r1]
  402f12:	f000 fb79 	bl	403608 <__malloc_unlock>
  402f16:	9b00      	ldr	r3, [sp, #0]
  402f18:	f103 0408 	add.w	r4, r3, #8
  402f1c:	e01e      	b.n	402f5c <_malloc_r+0x18c>
  402f1e:	2910      	cmp	r1, #16
  402f20:	d820      	bhi.n	402f64 <_malloc_r+0x194>
  402f22:	f000 fb6b 	bl	4035fc <__malloc_lock>
  402f26:	2610      	movs	r6, #16
  402f28:	2318      	movs	r3, #24
  402f2a:	2002      	movs	r0, #2
  402f2c:	4f79      	ldr	r7, [pc, #484]	; (403114 <_malloc_r+0x344>)
  402f2e:	443b      	add	r3, r7
  402f30:	f1a3 0208 	sub.w	r2, r3, #8
  402f34:	685c      	ldr	r4, [r3, #4]
  402f36:	4294      	cmp	r4, r2
  402f38:	f000 813d 	beq.w	4031b6 <_malloc_r+0x3e6>
  402f3c:	6863      	ldr	r3, [r4, #4]
  402f3e:	68e1      	ldr	r1, [r4, #12]
  402f40:	68a6      	ldr	r6, [r4, #8]
  402f42:	f023 0303 	bic.w	r3, r3, #3
  402f46:	4423      	add	r3, r4
  402f48:	4628      	mov	r0, r5
  402f4a:	685a      	ldr	r2, [r3, #4]
  402f4c:	60f1      	str	r1, [r6, #12]
  402f4e:	f042 0201 	orr.w	r2, r2, #1
  402f52:	608e      	str	r6, [r1, #8]
  402f54:	605a      	str	r2, [r3, #4]
  402f56:	f000 fb57 	bl	403608 <__malloc_unlock>
  402f5a:	3408      	adds	r4, #8
  402f5c:	4620      	mov	r0, r4
  402f5e:	b003      	add	sp, #12
  402f60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f64:	2400      	movs	r4, #0
  402f66:	230c      	movs	r3, #12
  402f68:	4620      	mov	r0, r4
  402f6a:	602b      	str	r3, [r5, #0]
  402f6c:	b003      	add	sp, #12
  402f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f72:	2040      	movs	r0, #64	; 0x40
  402f74:	f44f 7300 	mov.w	r3, #512	; 0x200
  402f78:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  402f7c:	e74a      	b.n	402e14 <_malloc_r+0x44>
  402f7e:	4423      	add	r3, r4
  402f80:	68e1      	ldr	r1, [r4, #12]
  402f82:	685a      	ldr	r2, [r3, #4]
  402f84:	68a6      	ldr	r6, [r4, #8]
  402f86:	f042 0201 	orr.w	r2, r2, #1
  402f8a:	60f1      	str	r1, [r6, #12]
  402f8c:	4628      	mov	r0, r5
  402f8e:	608e      	str	r6, [r1, #8]
  402f90:	605a      	str	r2, [r3, #4]
  402f92:	f000 fb39 	bl	403608 <__malloc_unlock>
  402f96:	3408      	adds	r4, #8
  402f98:	4620      	mov	r0, r4
  402f9a:	b003      	add	sp, #12
  402f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fa0:	4423      	add	r3, r4
  402fa2:	4628      	mov	r0, r5
  402fa4:	685a      	ldr	r2, [r3, #4]
  402fa6:	f042 0201 	orr.w	r2, r2, #1
  402faa:	605a      	str	r2, [r3, #4]
  402fac:	f000 fb2c 	bl	403608 <__malloc_unlock>
  402fb0:	3408      	adds	r4, #8
  402fb2:	4620      	mov	r0, r4
  402fb4:	b003      	add	sp, #12
  402fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fba:	68bc      	ldr	r4, [r7, #8]
  402fbc:	6863      	ldr	r3, [r4, #4]
  402fbe:	f023 0803 	bic.w	r8, r3, #3
  402fc2:	45b0      	cmp	r8, r6
  402fc4:	d304      	bcc.n	402fd0 <_malloc_r+0x200>
  402fc6:	eba8 0306 	sub.w	r3, r8, r6
  402fca:	2b0f      	cmp	r3, #15
  402fcc:	f300 8085 	bgt.w	4030da <_malloc_r+0x30a>
  402fd0:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40312c <_malloc_r+0x35c>
  402fd4:	4b50      	ldr	r3, [pc, #320]	; (403118 <_malloc_r+0x348>)
  402fd6:	f8d9 2000 	ldr.w	r2, [r9]
  402fda:	681b      	ldr	r3, [r3, #0]
  402fdc:	3201      	adds	r2, #1
  402fde:	4433      	add	r3, r6
  402fe0:	eb04 0a08 	add.w	sl, r4, r8
  402fe4:	f000 8155 	beq.w	403292 <_malloc_r+0x4c2>
  402fe8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  402fec:	330f      	adds	r3, #15
  402fee:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  402ff2:	f02b 0b0f 	bic.w	fp, fp, #15
  402ff6:	4659      	mov	r1, fp
  402ff8:	4628      	mov	r0, r5
  402ffa:	f000 fcb1 	bl	403960 <_sbrk_r>
  402ffe:	1c41      	adds	r1, r0, #1
  403000:	4602      	mov	r2, r0
  403002:	f000 80fc 	beq.w	4031fe <_malloc_r+0x42e>
  403006:	4582      	cmp	sl, r0
  403008:	f200 80f7 	bhi.w	4031fa <_malloc_r+0x42a>
  40300c:	4b43      	ldr	r3, [pc, #268]	; (40311c <_malloc_r+0x34c>)
  40300e:	6819      	ldr	r1, [r3, #0]
  403010:	4459      	add	r1, fp
  403012:	6019      	str	r1, [r3, #0]
  403014:	f000 814d 	beq.w	4032b2 <_malloc_r+0x4e2>
  403018:	f8d9 0000 	ldr.w	r0, [r9]
  40301c:	3001      	adds	r0, #1
  40301e:	bf1b      	ittet	ne
  403020:	eba2 0a0a 	subne.w	sl, r2, sl
  403024:	4451      	addne	r1, sl
  403026:	f8c9 2000 	streq.w	r2, [r9]
  40302a:	6019      	strne	r1, [r3, #0]
  40302c:	f012 0107 	ands.w	r1, r2, #7
  403030:	f000 8115 	beq.w	40325e <_malloc_r+0x48e>
  403034:	f1c1 0008 	rsb	r0, r1, #8
  403038:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40303c:	4402      	add	r2, r0
  40303e:	3108      	adds	r1, #8
  403040:	eb02 090b 	add.w	r9, r2, fp
  403044:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403048:	eba1 0909 	sub.w	r9, r1, r9
  40304c:	4649      	mov	r1, r9
  40304e:	4628      	mov	r0, r5
  403050:	9301      	str	r3, [sp, #4]
  403052:	9200      	str	r2, [sp, #0]
  403054:	f000 fc84 	bl	403960 <_sbrk_r>
  403058:	1c43      	adds	r3, r0, #1
  40305a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40305e:	f000 8143 	beq.w	4032e8 <_malloc_r+0x518>
  403062:	1a80      	subs	r0, r0, r2
  403064:	4448      	add	r0, r9
  403066:	f040 0001 	orr.w	r0, r0, #1
  40306a:	6819      	ldr	r1, [r3, #0]
  40306c:	60ba      	str	r2, [r7, #8]
  40306e:	4449      	add	r1, r9
  403070:	42bc      	cmp	r4, r7
  403072:	6050      	str	r0, [r2, #4]
  403074:	6019      	str	r1, [r3, #0]
  403076:	d017      	beq.n	4030a8 <_malloc_r+0x2d8>
  403078:	f1b8 0f0f 	cmp.w	r8, #15
  40307c:	f240 80fb 	bls.w	403276 <_malloc_r+0x4a6>
  403080:	6860      	ldr	r0, [r4, #4]
  403082:	f1a8 020c 	sub.w	r2, r8, #12
  403086:	f022 0207 	bic.w	r2, r2, #7
  40308a:	eb04 0e02 	add.w	lr, r4, r2
  40308e:	f000 0001 	and.w	r0, r0, #1
  403092:	f04f 0c05 	mov.w	ip, #5
  403096:	4310      	orrs	r0, r2
  403098:	2a0f      	cmp	r2, #15
  40309a:	6060      	str	r0, [r4, #4]
  40309c:	f8ce c004 	str.w	ip, [lr, #4]
  4030a0:	f8ce c008 	str.w	ip, [lr, #8]
  4030a4:	f200 8117 	bhi.w	4032d6 <_malloc_r+0x506>
  4030a8:	4b1d      	ldr	r3, [pc, #116]	; (403120 <_malloc_r+0x350>)
  4030aa:	68bc      	ldr	r4, [r7, #8]
  4030ac:	681a      	ldr	r2, [r3, #0]
  4030ae:	4291      	cmp	r1, r2
  4030b0:	bf88      	it	hi
  4030b2:	6019      	strhi	r1, [r3, #0]
  4030b4:	4b1b      	ldr	r3, [pc, #108]	; (403124 <_malloc_r+0x354>)
  4030b6:	681a      	ldr	r2, [r3, #0]
  4030b8:	4291      	cmp	r1, r2
  4030ba:	6862      	ldr	r2, [r4, #4]
  4030bc:	bf88      	it	hi
  4030be:	6019      	strhi	r1, [r3, #0]
  4030c0:	f022 0203 	bic.w	r2, r2, #3
  4030c4:	4296      	cmp	r6, r2
  4030c6:	eba2 0306 	sub.w	r3, r2, r6
  4030ca:	d801      	bhi.n	4030d0 <_malloc_r+0x300>
  4030cc:	2b0f      	cmp	r3, #15
  4030ce:	dc04      	bgt.n	4030da <_malloc_r+0x30a>
  4030d0:	4628      	mov	r0, r5
  4030d2:	f000 fa99 	bl	403608 <__malloc_unlock>
  4030d6:	2400      	movs	r4, #0
  4030d8:	e740      	b.n	402f5c <_malloc_r+0x18c>
  4030da:	19a2      	adds	r2, r4, r6
  4030dc:	f043 0301 	orr.w	r3, r3, #1
  4030e0:	f046 0601 	orr.w	r6, r6, #1
  4030e4:	6066      	str	r6, [r4, #4]
  4030e6:	4628      	mov	r0, r5
  4030e8:	60ba      	str	r2, [r7, #8]
  4030ea:	6053      	str	r3, [r2, #4]
  4030ec:	f000 fa8c 	bl	403608 <__malloc_unlock>
  4030f0:	3408      	adds	r4, #8
  4030f2:	4620      	mov	r0, r4
  4030f4:	b003      	add	sp, #12
  4030f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030fa:	2b14      	cmp	r3, #20
  4030fc:	d971      	bls.n	4031e2 <_malloc_r+0x412>
  4030fe:	2b54      	cmp	r3, #84	; 0x54
  403100:	f200 80a3 	bhi.w	40324a <_malloc_r+0x47a>
  403104:	0b33      	lsrs	r3, r6, #12
  403106:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40310a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40310e:	00c3      	lsls	r3, r0, #3
  403110:	e680      	b.n	402e14 <_malloc_r+0x44>
  403112:	bf00      	nop
  403114:	200005b0 	.word	0x200005b0
  403118:	20000a88 	.word	0x20000a88
  40311c:	20000a58 	.word	0x20000a58
  403120:	20000a80 	.word	0x20000a80
  403124:	20000a84 	.word	0x20000a84
  403128:	200005b8 	.word	0x200005b8
  40312c:	200009b8 	.word	0x200009b8
  403130:	0a5a      	lsrs	r2, r3, #9
  403132:	2a04      	cmp	r2, #4
  403134:	d95b      	bls.n	4031ee <_malloc_r+0x41e>
  403136:	2a14      	cmp	r2, #20
  403138:	f200 80ae 	bhi.w	403298 <_malloc_r+0x4c8>
  40313c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403140:	00c9      	lsls	r1, r1, #3
  403142:	325b      	adds	r2, #91	; 0x5b
  403144:	eb07 0c01 	add.w	ip, r7, r1
  403148:	5879      	ldr	r1, [r7, r1]
  40314a:	f1ac 0c08 	sub.w	ip, ip, #8
  40314e:	458c      	cmp	ip, r1
  403150:	f000 8088 	beq.w	403264 <_malloc_r+0x494>
  403154:	684a      	ldr	r2, [r1, #4]
  403156:	f022 0203 	bic.w	r2, r2, #3
  40315a:	4293      	cmp	r3, r2
  40315c:	d273      	bcs.n	403246 <_malloc_r+0x476>
  40315e:	6889      	ldr	r1, [r1, #8]
  403160:	458c      	cmp	ip, r1
  403162:	d1f7      	bne.n	403154 <_malloc_r+0x384>
  403164:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403168:	687b      	ldr	r3, [r7, #4]
  40316a:	60e2      	str	r2, [r4, #12]
  40316c:	f8c4 c008 	str.w	ip, [r4, #8]
  403170:	6094      	str	r4, [r2, #8]
  403172:	f8cc 400c 	str.w	r4, [ip, #12]
  403176:	e68f      	b.n	402e98 <_malloc_r+0xc8>
  403178:	19a1      	adds	r1, r4, r6
  40317a:	f046 0c01 	orr.w	ip, r6, #1
  40317e:	f042 0601 	orr.w	r6, r2, #1
  403182:	f8c4 c004 	str.w	ip, [r4, #4]
  403186:	4628      	mov	r0, r5
  403188:	6179      	str	r1, [r7, #20]
  40318a:	6139      	str	r1, [r7, #16]
  40318c:	f8c1 e00c 	str.w	lr, [r1, #12]
  403190:	f8c1 e008 	str.w	lr, [r1, #8]
  403194:	604e      	str	r6, [r1, #4]
  403196:	50e2      	str	r2, [r4, r3]
  403198:	f000 fa36 	bl	403608 <__malloc_unlock>
  40319c:	3408      	adds	r4, #8
  40319e:	e6dd      	b.n	402f5c <_malloc_r+0x18c>
  4031a0:	687b      	ldr	r3, [r7, #4]
  4031a2:	e679      	b.n	402e98 <_malloc_r+0xc8>
  4031a4:	f108 0801 	add.w	r8, r8, #1
  4031a8:	f018 0f03 	tst.w	r8, #3
  4031ac:	f10c 0c08 	add.w	ip, ip, #8
  4031b0:	f47f ae85 	bne.w	402ebe <_malloc_r+0xee>
  4031b4:	e02d      	b.n	403212 <_malloc_r+0x442>
  4031b6:	68dc      	ldr	r4, [r3, #12]
  4031b8:	42a3      	cmp	r3, r4
  4031ba:	bf08      	it	eq
  4031bc:	3002      	addeq	r0, #2
  4031be:	f43f ae3e 	beq.w	402e3e <_malloc_r+0x6e>
  4031c2:	e6bb      	b.n	402f3c <_malloc_r+0x16c>
  4031c4:	4419      	add	r1, r3
  4031c6:	461c      	mov	r4, r3
  4031c8:	684a      	ldr	r2, [r1, #4]
  4031ca:	68db      	ldr	r3, [r3, #12]
  4031cc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4031d0:	f042 0201 	orr.w	r2, r2, #1
  4031d4:	604a      	str	r2, [r1, #4]
  4031d6:	4628      	mov	r0, r5
  4031d8:	60f3      	str	r3, [r6, #12]
  4031da:	609e      	str	r6, [r3, #8]
  4031dc:	f000 fa14 	bl	403608 <__malloc_unlock>
  4031e0:	e6bc      	b.n	402f5c <_malloc_r+0x18c>
  4031e2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4031e6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4031ea:	00c3      	lsls	r3, r0, #3
  4031ec:	e612      	b.n	402e14 <_malloc_r+0x44>
  4031ee:	099a      	lsrs	r2, r3, #6
  4031f0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4031f4:	00c9      	lsls	r1, r1, #3
  4031f6:	3238      	adds	r2, #56	; 0x38
  4031f8:	e7a4      	b.n	403144 <_malloc_r+0x374>
  4031fa:	42bc      	cmp	r4, r7
  4031fc:	d054      	beq.n	4032a8 <_malloc_r+0x4d8>
  4031fe:	68bc      	ldr	r4, [r7, #8]
  403200:	6862      	ldr	r2, [r4, #4]
  403202:	f022 0203 	bic.w	r2, r2, #3
  403206:	e75d      	b.n	4030c4 <_malloc_r+0x2f4>
  403208:	f859 3908 	ldr.w	r3, [r9], #-8
  40320c:	4599      	cmp	r9, r3
  40320e:	f040 8086 	bne.w	40331e <_malloc_r+0x54e>
  403212:	f010 0f03 	tst.w	r0, #3
  403216:	f100 30ff 	add.w	r0, r0, #4294967295
  40321a:	d1f5      	bne.n	403208 <_malloc_r+0x438>
  40321c:	687b      	ldr	r3, [r7, #4]
  40321e:	ea23 0304 	bic.w	r3, r3, r4
  403222:	607b      	str	r3, [r7, #4]
  403224:	0064      	lsls	r4, r4, #1
  403226:	429c      	cmp	r4, r3
  403228:	f63f aec7 	bhi.w	402fba <_malloc_r+0x1ea>
  40322c:	2c00      	cmp	r4, #0
  40322e:	f43f aec4 	beq.w	402fba <_malloc_r+0x1ea>
  403232:	421c      	tst	r4, r3
  403234:	4640      	mov	r0, r8
  403236:	f47f ae3e 	bne.w	402eb6 <_malloc_r+0xe6>
  40323a:	0064      	lsls	r4, r4, #1
  40323c:	421c      	tst	r4, r3
  40323e:	f100 0004 	add.w	r0, r0, #4
  403242:	d0fa      	beq.n	40323a <_malloc_r+0x46a>
  403244:	e637      	b.n	402eb6 <_malloc_r+0xe6>
  403246:	468c      	mov	ip, r1
  403248:	e78c      	b.n	403164 <_malloc_r+0x394>
  40324a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40324e:	d815      	bhi.n	40327c <_malloc_r+0x4ac>
  403250:	0bf3      	lsrs	r3, r6, #15
  403252:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403256:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40325a:	00c3      	lsls	r3, r0, #3
  40325c:	e5da      	b.n	402e14 <_malloc_r+0x44>
  40325e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403262:	e6ed      	b.n	403040 <_malloc_r+0x270>
  403264:	687b      	ldr	r3, [r7, #4]
  403266:	1092      	asrs	r2, r2, #2
  403268:	2101      	movs	r1, #1
  40326a:	fa01 f202 	lsl.w	r2, r1, r2
  40326e:	4313      	orrs	r3, r2
  403270:	607b      	str	r3, [r7, #4]
  403272:	4662      	mov	r2, ip
  403274:	e779      	b.n	40316a <_malloc_r+0x39a>
  403276:	2301      	movs	r3, #1
  403278:	6053      	str	r3, [r2, #4]
  40327a:	e729      	b.n	4030d0 <_malloc_r+0x300>
  40327c:	f240 5254 	movw	r2, #1364	; 0x554
  403280:	4293      	cmp	r3, r2
  403282:	d822      	bhi.n	4032ca <_malloc_r+0x4fa>
  403284:	0cb3      	lsrs	r3, r6, #18
  403286:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40328a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40328e:	00c3      	lsls	r3, r0, #3
  403290:	e5c0      	b.n	402e14 <_malloc_r+0x44>
  403292:	f103 0b10 	add.w	fp, r3, #16
  403296:	e6ae      	b.n	402ff6 <_malloc_r+0x226>
  403298:	2a54      	cmp	r2, #84	; 0x54
  40329a:	d829      	bhi.n	4032f0 <_malloc_r+0x520>
  40329c:	0b1a      	lsrs	r2, r3, #12
  40329e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4032a2:	00c9      	lsls	r1, r1, #3
  4032a4:	326e      	adds	r2, #110	; 0x6e
  4032a6:	e74d      	b.n	403144 <_malloc_r+0x374>
  4032a8:	4b20      	ldr	r3, [pc, #128]	; (40332c <_malloc_r+0x55c>)
  4032aa:	6819      	ldr	r1, [r3, #0]
  4032ac:	4459      	add	r1, fp
  4032ae:	6019      	str	r1, [r3, #0]
  4032b0:	e6b2      	b.n	403018 <_malloc_r+0x248>
  4032b2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4032b6:	2800      	cmp	r0, #0
  4032b8:	f47f aeae 	bne.w	403018 <_malloc_r+0x248>
  4032bc:	eb08 030b 	add.w	r3, r8, fp
  4032c0:	68ba      	ldr	r2, [r7, #8]
  4032c2:	f043 0301 	orr.w	r3, r3, #1
  4032c6:	6053      	str	r3, [r2, #4]
  4032c8:	e6ee      	b.n	4030a8 <_malloc_r+0x2d8>
  4032ca:	207f      	movs	r0, #127	; 0x7f
  4032cc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4032d0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4032d4:	e59e      	b.n	402e14 <_malloc_r+0x44>
  4032d6:	f104 0108 	add.w	r1, r4, #8
  4032da:	4628      	mov	r0, r5
  4032dc:	9300      	str	r3, [sp, #0]
  4032de:	f7ff fa59 	bl	402794 <_free_r>
  4032e2:	9b00      	ldr	r3, [sp, #0]
  4032e4:	6819      	ldr	r1, [r3, #0]
  4032e6:	e6df      	b.n	4030a8 <_malloc_r+0x2d8>
  4032e8:	2001      	movs	r0, #1
  4032ea:	f04f 0900 	mov.w	r9, #0
  4032ee:	e6bc      	b.n	40306a <_malloc_r+0x29a>
  4032f0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4032f4:	d805      	bhi.n	403302 <_malloc_r+0x532>
  4032f6:	0bda      	lsrs	r2, r3, #15
  4032f8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4032fc:	00c9      	lsls	r1, r1, #3
  4032fe:	3277      	adds	r2, #119	; 0x77
  403300:	e720      	b.n	403144 <_malloc_r+0x374>
  403302:	f240 5154 	movw	r1, #1364	; 0x554
  403306:	428a      	cmp	r2, r1
  403308:	d805      	bhi.n	403316 <_malloc_r+0x546>
  40330a:	0c9a      	lsrs	r2, r3, #18
  40330c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403310:	00c9      	lsls	r1, r1, #3
  403312:	327c      	adds	r2, #124	; 0x7c
  403314:	e716      	b.n	403144 <_malloc_r+0x374>
  403316:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40331a:	227e      	movs	r2, #126	; 0x7e
  40331c:	e712      	b.n	403144 <_malloc_r+0x374>
  40331e:	687b      	ldr	r3, [r7, #4]
  403320:	e780      	b.n	403224 <_malloc_r+0x454>
  403322:	08f0      	lsrs	r0, r6, #3
  403324:	f106 0308 	add.w	r3, r6, #8
  403328:	e600      	b.n	402f2c <_malloc_r+0x15c>
  40332a:	bf00      	nop
  40332c:	20000a58 	.word	0x20000a58

00403330 <__ascii_mbtowc>:
  403330:	b082      	sub	sp, #8
  403332:	b149      	cbz	r1, 403348 <__ascii_mbtowc+0x18>
  403334:	b15a      	cbz	r2, 40334e <__ascii_mbtowc+0x1e>
  403336:	b16b      	cbz	r3, 403354 <__ascii_mbtowc+0x24>
  403338:	7813      	ldrb	r3, [r2, #0]
  40333a:	600b      	str	r3, [r1, #0]
  40333c:	7812      	ldrb	r2, [r2, #0]
  40333e:	1c10      	adds	r0, r2, #0
  403340:	bf18      	it	ne
  403342:	2001      	movne	r0, #1
  403344:	b002      	add	sp, #8
  403346:	4770      	bx	lr
  403348:	a901      	add	r1, sp, #4
  40334a:	2a00      	cmp	r2, #0
  40334c:	d1f3      	bne.n	403336 <__ascii_mbtowc+0x6>
  40334e:	4610      	mov	r0, r2
  403350:	b002      	add	sp, #8
  403352:	4770      	bx	lr
  403354:	f06f 0001 	mvn.w	r0, #1
  403358:	e7f4      	b.n	403344 <__ascii_mbtowc+0x14>
  40335a:	bf00      	nop
  40335c:	0000      	movs	r0, r0
	...

00403360 <memchr>:
  403360:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403364:	2a10      	cmp	r2, #16
  403366:	db2b      	blt.n	4033c0 <memchr+0x60>
  403368:	f010 0f07 	tst.w	r0, #7
  40336c:	d008      	beq.n	403380 <memchr+0x20>
  40336e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403372:	3a01      	subs	r2, #1
  403374:	428b      	cmp	r3, r1
  403376:	d02d      	beq.n	4033d4 <memchr+0x74>
  403378:	f010 0f07 	tst.w	r0, #7
  40337c:	b342      	cbz	r2, 4033d0 <memchr+0x70>
  40337e:	d1f6      	bne.n	40336e <memchr+0xe>
  403380:	b4f0      	push	{r4, r5, r6, r7}
  403382:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403386:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40338a:	f022 0407 	bic.w	r4, r2, #7
  40338e:	f07f 0700 	mvns.w	r7, #0
  403392:	2300      	movs	r3, #0
  403394:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403398:	3c08      	subs	r4, #8
  40339a:	ea85 0501 	eor.w	r5, r5, r1
  40339e:	ea86 0601 	eor.w	r6, r6, r1
  4033a2:	fa85 f547 	uadd8	r5, r5, r7
  4033a6:	faa3 f587 	sel	r5, r3, r7
  4033aa:	fa86 f647 	uadd8	r6, r6, r7
  4033ae:	faa5 f687 	sel	r6, r5, r7
  4033b2:	b98e      	cbnz	r6, 4033d8 <memchr+0x78>
  4033b4:	d1ee      	bne.n	403394 <memchr+0x34>
  4033b6:	bcf0      	pop	{r4, r5, r6, r7}
  4033b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4033bc:	f002 0207 	and.w	r2, r2, #7
  4033c0:	b132      	cbz	r2, 4033d0 <memchr+0x70>
  4033c2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4033c6:	3a01      	subs	r2, #1
  4033c8:	ea83 0301 	eor.w	r3, r3, r1
  4033cc:	b113      	cbz	r3, 4033d4 <memchr+0x74>
  4033ce:	d1f8      	bne.n	4033c2 <memchr+0x62>
  4033d0:	2000      	movs	r0, #0
  4033d2:	4770      	bx	lr
  4033d4:	3801      	subs	r0, #1
  4033d6:	4770      	bx	lr
  4033d8:	2d00      	cmp	r5, #0
  4033da:	bf06      	itte	eq
  4033dc:	4635      	moveq	r5, r6
  4033de:	3803      	subeq	r0, #3
  4033e0:	3807      	subne	r0, #7
  4033e2:	f015 0f01 	tst.w	r5, #1
  4033e6:	d107      	bne.n	4033f8 <memchr+0x98>
  4033e8:	3001      	adds	r0, #1
  4033ea:	f415 7f80 	tst.w	r5, #256	; 0x100
  4033ee:	bf02      	ittt	eq
  4033f0:	3001      	addeq	r0, #1
  4033f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4033f6:	3001      	addeq	r0, #1
  4033f8:	bcf0      	pop	{r4, r5, r6, r7}
  4033fa:	3801      	subs	r0, #1
  4033fc:	4770      	bx	lr
  4033fe:	bf00      	nop

00403400 <memcpy>:
  403400:	4684      	mov	ip, r0
  403402:	ea41 0300 	orr.w	r3, r1, r0
  403406:	f013 0303 	ands.w	r3, r3, #3
  40340a:	d16d      	bne.n	4034e8 <memcpy+0xe8>
  40340c:	3a40      	subs	r2, #64	; 0x40
  40340e:	d341      	bcc.n	403494 <memcpy+0x94>
  403410:	f851 3b04 	ldr.w	r3, [r1], #4
  403414:	f840 3b04 	str.w	r3, [r0], #4
  403418:	f851 3b04 	ldr.w	r3, [r1], #4
  40341c:	f840 3b04 	str.w	r3, [r0], #4
  403420:	f851 3b04 	ldr.w	r3, [r1], #4
  403424:	f840 3b04 	str.w	r3, [r0], #4
  403428:	f851 3b04 	ldr.w	r3, [r1], #4
  40342c:	f840 3b04 	str.w	r3, [r0], #4
  403430:	f851 3b04 	ldr.w	r3, [r1], #4
  403434:	f840 3b04 	str.w	r3, [r0], #4
  403438:	f851 3b04 	ldr.w	r3, [r1], #4
  40343c:	f840 3b04 	str.w	r3, [r0], #4
  403440:	f851 3b04 	ldr.w	r3, [r1], #4
  403444:	f840 3b04 	str.w	r3, [r0], #4
  403448:	f851 3b04 	ldr.w	r3, [r1], #4
  40344c:	f840 3b04 	str.w	r3, [r0], #4
  403450:	f851 3b04 	ldr.w	r3, [r1], #4
  403454:	f840 3b04 	str.w	r3, [r0], #4
  403458:	f851 3b04 	ldr.w	r3, [r1], #4
  40345c:	f840 3b04 	str.w	r3, [r0], #4
  403460:	f851 3b04 	ldr.w	r3, [r1], #4
  403464:	f840 3b04 	str.w	r3, [r0], #4
  403468:	f851 3b04 	ldr.w	r3, [r1], #4
  40346c:	f840 3b04 	str.w	r3, [r0], #4
  403470:	f851 3b04 	ldr.w	r3, [r1], #4
  403474:	f840 3b04 	str.w	r3, [r0], #4
  403478:	f851 3b04 	ldr.w	r3, [r1], #4
  40347c:	f840 3b04 	str.w	r3, [r0], #4
  403480:	f851 3b04 	ldr.w	r3, [r1], #4
  403484:	f840 3b04 	str.w	r3, [r0], #4
  403488:	f851 3b04 	ldr.w	r3, [r1], #4
  40348c:	f840 3b04 	str.w	r3, [r0], #4
  403490:	3a40      	subs	r2, #64	; 0x40
  403492:	d2bd      	bcs.n	403410 <memcpy+0x10>
  403494:	3230      	adds	r2, #48	; 0x30
  403496:	d311      	bcc.n	4034bc <memcpy+0xbc>
  403498:	f851 3b04 	ldr.w	r3, [r1], #4
  40349c:	f840 3b04 	str.w	r3, [r0], #4
  4034a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034a4:	f840 3b04 	str.w	r3, [r0], #4
  4034a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4034ac:	f840 3b04 	str.w	r3, [r0], #4
  4034b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034b4:	f840 3b04 	str.w	r3, [r0], #4
  4034b8:	3a10      	subs	r2, #16
  4034ba:	d2ed      	bcs.n	403498 <memcpy+0x98>
  4034bc:	320c      	adds	r2, #12
  4034be:	d305      	bcc.n	4034cc <memcpy+0xcc>
  4034c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034c4:	f840 3b04 	str.w	r3, [r0], #4
  4034c8:	3a04      	subs	r2, #4
  4034ca:	d2f9      	bcs.n	4034c0 <memcpy+0xc0>
  4034cc:	3204      	adds	r2, #4
  4034ce:	d008      	beq.n	4034e2 <memcpy+0xe2>
  4034d0:	07d2      	lsls	r2, r2, #31
  4034d2:	bf1c      	itt	ne
  4034d4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4034d8:	f800 3b01 	strbne.w	r3, [r0], #1
  4034dc:	d301      	bcc.n	4034e2 <memcpy+0xe2>
  4034de:	880b      	ldrh	r3, [r1, #0]
  4034e0:	8003      	strh	r3, [r0, #0]
  4034e2:	4660      	mov	r0, ip
  4034e4:	4770      	bx	lr
  4034e6:	bf00      	nop
  4034e8:	2a08      	cmp	r2, #8
  4034ea:	d313      	bcc.n	403514 <memcpy+0x114>
  4034ec:	078b      	lsls	r3, r1, #30
  4034ee:	d08d      	beq.n	40340c <memcpy+0xc>
  4034f0:	f010 0303 	ands.w	r3, r0, #3
  4034f4:	d08a      	beq.n	40340c <memcpy+0xc>
  4034f6:	f1c3 0304 	rsb	r3, r3, #4
  4034fa:	1ad2      	subs	r2, r2, r3
  4034fc:	07db      	lsls	r3, r3, #31
  4034fe:	bf1c      	itt	ne
  403500:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403504:	f800 3b01 	strbne.w	r3, [r0], #1
  403508:	d380      	bcc.n	40340c <memcpy+0xc>
  40350a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40350e:	f820 3b02 	strh.w	r3, [r0], #2
  403512:	e77b      	b.n	40340c <memcpy+0xc>
  403514:	3a04      	subs	r2, #4
  403516:	d3d9      	bcc.n	4034cc <memcpy+0xcc>
  403518:	3a01      	subs	r2, #1
  40351a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40351e:	f800 3b01 	strb.w	r3, [r0], #1
  403522:	d2f9      	bcs.n	403518 <memcpy+0x118>
  403524:	780b      	ldrb	r3, [r1, #0]
  403526:	7003      	strb	r3, [r0, #0]
  403528:	784b      	ldrb	r3, [r1, #1]
  40352a:	7043      	strb	r3, [r0, #1]
  40352c:	788b      	ldrb	r3, [r1, #2]
  40352e:	7083      	strb	r3, [r0, #2]
  403530:	4660      	mov	r0, ip
  403532:	4770      	bx	lr

00403534 <memmove>:
  403534:	4288      	cmp	r0, r1
  403536:	b5f0      	push	{r4, r5, r6, r7, lr}
  403538:	d90d      	bls.n	403556 <memmove+0x22>
  40353a:	188b      	adds	r3, r1, r2
  40353c:	4298      	cmp	r0, r3
  40353e:	d20a      	bcs.n	403556 <memmove+0x22>
  403540:	1884      	adds	r4, r0, r2
  403542:	2a00      	cmp	r2, #0
  403544:	d051      	beq.n	4035ea <memmove+0xb6>
  403546:	4622      	mov	r2, r4
  403548:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40354c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403550:	4299      	cmp	r1, r3
  403552:	d1f9      	bne.n	403548 <memmove+0x14>
  403554:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403556:	2a0f      	cmp	r2, #15
  403558:	d948      	bls.n	4035ec <memmove+0xb8>
  40355a:	ea41 0300 	orr.w	r3, r1, r0
  40355e:	079b      	lsls	r3, r3, #30
  403560:	d146      	bne.n	4035f0 <memmove+0xbc>
  403562:	f100 0410 	add.w	r4, r0, #16
  403566:	f101 0310 	add.w	r3, r1, #16
  40356a:	4615      	mov	r5, r2
  40356c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403570:	f844 6c10 	str.w	r6, [r4, #-16]
  403574:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403578:	f844 6c0c 	str.w	r6, [r4, #-12]
  40357c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403580:	f844 6c08 	str.w	r6, [r4, #-8]
  403584:	3d10      	subs	r5, #16
  403586:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40358a:	f844 6c04 	str.w	r6, [r4, #-4]
  40358e:	2d0f      	cmp	r5, #15
  403590:	f103 0310 	add.w	r3, r3, #16
  403594:	f104 0410 	add.w	r4, r4, #16
  403598:	d8e8      	bhi.n	40356c <memmove+0x38>
  40359a:	f1a2 0310 	sub.w	r3, r2, #16
  40359e:	f023 030f 	bic.w	r3, r3, #15
  4035a2:	f002 0e0f 	and.w	lr, r2, #15
  4035a6:	3310      	adds	r3, #16
  4035a8:	f1be 0f03 	cmp.w	lr, #3
  4035ac:	4419      	add	r1, r3
  4035ae:	4403      	add	r3, r0
  4035b0:	d921      	bls.n	4035f6 <memmove+0xc2>
  4035b2:	1f1e      	subs	r6, r3, #4
  4035b4:	460d      	mov	r5, r1
  4035b6:	4674      	mov	r4, lr
  4035b8:	3c04      	subs	r4, #4
  4035ba:	f855 7b04 	ldr.w	r7, [r5], #4
  4035be:	f846 7f04 	str.w	r7, [r6, #4]!
  4035c2:	2c03      	cmp	r4, #3
  4035c4:	d8f8      	bhi.n	4035b8 <memmove+0x84>
  4035c6:	f1ae 0404 	sub.w	r4, lr, #4
  4035ca:	f024 0403 	bic.w	r4, r4, #3
  4035ce:	3404      	adds	r4, #4
  4035d0:	4421      	add	r1, r4
  4035d2:	4423      	add	r3, r4
  4035d4:	f002 0203 	and.w	r2, r2, #3
  4035d8:	b162      	cbz	r2, 4035f4 <memmove+0xc0>
  4035da:	3b01      	subs	r3, #1
  4035dc:	440a      	add	r2, r1
  4035de:	f811 4b01 	ldrb.w	r4, [r1], #1
  4035e2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4035e6:	428a      	cmp	r2, r1
  4035e8:	d1f9      	bne.n	4035de <memmove+0xaa>
  4035ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4035ec:	4603      	mov	r3, r0
  4035ee:	e7f3      	b.n	4035d8 <memmove+0xa4>
  4035f0:	4603      	mov	r3, r0
  4035f2:	e7f2      	b.n	4035da <memmove+0xa6>
  4035f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4035f6:	4672      	mov	r2, lr
  4035f8:	e7ee      	b.n	4035d8 <memmove+0xa4>
  4035fa:	bf00      	nop

004035fc <__malloc_lock>:
  4035fc:	4801      	ldr	r0, [pc, #4]	; (403604 <__malloc_lock+0x8>)
  4035fe:	f7ff bb63 	b.w	402cc8 <__retarget_lock_acquire_recursive>
  403602:	bf00      	nop
  403604:	20000ab4 	.word	0x20000ab4

00403608 <__malloc_unlock>:
  403608:	4801      	ldr	r0, [pc, #4]	; (403610 <__malloc_unlock+0x8>)
  40360a:	f7ff bb5f 	b.w	402ccc <__retarget_lock_release_recursive>
  40360e:	bf00      	nop
  403610:	20000ab4 	.word	0x20000ab4

00403614 <_realloc_r>:
  403614:	2900      	cmp	r1, #0
  403616:	f000 8095 	beq.w	403744 <_realloc_r+0x130>
  40361a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40361e:	460d      	mov	r5, r1
  403620:	4616      	mov	r6, r2
  403622:	b083      	sub	sp, #12
  403624:	4680      	mov	r8, r0
  403626:	f106 070b 	add.w	r7, r6, #11
  40362a:	f7ff ffe7 	bl	4035fc <__malloc_lock>
  40362e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  403632:	2f16      	cmp	r7, #22
  403634:	f02e 0403 	bic.w	r4, lr, #3
  403638:	f1a5 0908 	sub.w	r9, r5, #8
  40363c:	d83c      	bhi.n	4036b8 <_realloc_r+0xa4>
  40363e:	2210      	movs	r2, #16
  403640:	4617      	mov	r7, r2
  403642:	42be      	cmp	r6, r7
  403644:	d83d      	bhi.n	4036c2 <_realloc_r+0xae>
  403646:	4294      	cmp	r4, r2
  403648:	da43      	bge.n	4036d2 <_realloc_r+0xbe>
  40364a:	4bc4      	ldr	r3, [pc, #784]	; (40395c <_realloc_r+0x348>)
  40364c:	6899      	ldr	r1, [r3, #8]
  40364e:	eb09 0004 	add.w	r0, r9, r4
  403652:	4288      	cmp	r0, r1
  403654:	f000 80b4 	beq.w	4037c0 <_realloc_r+0x1ac>
  403658:	6843      	ldr	r3, [r0, #4]
  40365a:	f023 0101 	bic.w	r1, r3, #1
  40365e:	4401      	add	r1, r0
  403660:	6849      	ldr	r1, [r1, #4]
  403662:	07c9      	lsls	r1, r1, #31
  403664:	d54c      	bpl.n	403700 <_realloc_r+0xec>
  403666:	f01e 0f01 	tst.w	lr, #1
  40366a:	f000 809b 	beq.w	4037a4 <_realloc_r+0x190>
  40366e:	4631      	mov	r1, r6
  403670:	4640      	mov	r0, r8
  403672:	f7ff fbad 	bl	402dd0 <_malloc_r>
  403676:	4606      	mov	r6, r0
  403678:	2800      	cmp	r0, #0
  40367a:	d03a      	beq.n	4036f2 <_realloc_r+0xde>
  40367c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403680:	f023 0301 	bic.w	r3, r3, #1
  403684:	444b      	add	r3, r9
  403686:	f1a0 0208 	sub.w	r2, r0, #8
  40368a:	429a      	cmp	r2, r3
  40368c:	f000 8121 	beq.w	4038d2 <_realloc_r+0x2be>
  403690:	1f22      	subs	r2, r4, #4
  403692:	2a24      	cmp	r2, #36	; 0x24
  403694:	f200 8107 	bhi.w	4038a6 <_realloc_r+0x292>
  403698:	2a13      	cmp	r2, #19
  40369a:	f200 80db 	bhi.w	403854 <_realloc_r+0x240>
  40369e:	4603      	mov	r3, r0
  4036a0:	462a      	mov	r2, r5
  4036a2:	6811      	ldr	r1, [r2, #0]
  4036a4:	6019      	str	r1, [r3, #0]
  4036a6:	6851      	ldr	r1, [r2, #4]
  4036a8:	6059      	str	r1, [r3, #4]
  4036aa:	6892      	ldr	r2, [r2, #8]
  4036ac:	609a      	str	r2, [r3, #8]
  4036ae:	4629      	mov	r1, r5
  4036b0:	4640      	mov	r0, r8
  4036b2:	f7ff f86f 	bl	402794 <_free_r>
  4036b6:	e01c      	b.n	4036f2 <_realloc_r+0xde>
  4036b8:	f027 0707 	bic.w	r7, r7, #7
  4036bc:	2f00      	cmp	r7, #0
  4036be:	463a      	mov	r2, r7
  4036c0:	dabf      	bge.n	403642 <_realloc_r+0x2e>
  4036c2:	2600      	movs	r6, #0
  4036c4:	230c      	movs	r3, #12
  4036c6:	4630      	mov	r0, r6
  4036c8:	f8c8 3000 	str.w	r3, [r8]
  4036cc:	b003      	add	sp, #12
  4036ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036d2:	462e      	mov	r6, r5
  4036d4:	1be3      	subs	r3, r4, r7
  4036d6:	2b0f      	cmp	r3, #15
  4036d8:	d81e      	bhi.n	403718 <_realloc_r+0x104>
  4036da:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4036de:	f003 0301 	and.w	r3, r3, #1
  4036e2:	4323      	orrs	r3, r4
  4036e4:	444c      	add	r4, r9
  4036e6:	f8c9 3004 	str.w	r3, [r9, #4]
  4036ea:	6863      	ldr	r3, [r4, #4]
  4036ec:	f043 0301 	orr.w	r3, r3, #1
  4036f0:	6063      	str	r3, [r4, #4]
  4036f2:	4640      	mov	r0, r8
  4036f4:	f7ff ff88 	bl	403608 <__malloc_unlock>
  4036f8:	4630      	mov	r0, r6
  4036fa:	b003      	add	sp, #12
  4036fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403700:	f023 0303 	bic.w	r3, r3, #3
  403704:	18e1      	adds	r1, r4, r3
  403706:	4291      	cmp	r1, r2
  403708:	db1f      	blt.n	40374a <_realloc_r+0x136>
  40370a:	68c3      	ldr	r3, [r0, #12]
  40370c:	6882      	ldr	r2, [r0, #8]
  40370e:	462e      	mov	r6, r5
  403710:	60d3      	str	r3, [r2, #12]
  403712:	460c      	mov	r4, r1
  403714:	609a      	str	r2, [r3, #8]
  403716:	e7dd      	b.n	4036d4 <_realloc_r+0xc0>
  403718:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40371c:	eb09 0107 	add.w	r1, r9, r7
  403720:	f002 0201 	and.w	r2, r2, #1
  403724:	444c      	add	r4, r9
  403726:	f043 0301 	orr.w	r3, r3, #1
  40372a:	4317      	orrs	r7, r2
  40372c:	f8c9 7004 	str.w	r7, [r9, #4]
  403730:	604b      	str	r3, [r1, #4]
  403732:	6863      	ldr	r3, [r4, #4]
  403734:	f043 0301 	orr.w	r3, r3, #1
  403738:	3108      	adds	r1, #8
  40373a:	6063      	str	r3, [r4, #4]
  40373c:	4640      	mov	r0, r8
  40373e:	f7ff f829 	bl	402794 <_free_r>
  403742:	e7d6      	b.n	4036f2 <_realloc_r+0xde>
  403744:	4611      	mov	r1, r2
  403746:	f7ff bb43 	b.w	402dd0 <_malloc_r>
  40374a:	f01e 0f01 	tst.w	lr, #1
  40374e:	d18e      	bne.n	40366e <_realloc_r+0x5a>
  403750:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403754:	eba9 0a01 	sub.w	sl, r9, r1
  403758:	f8da 1004 	ldr.w	r1, [sl, #4]
  40375c:	f021 0103 	bic.w	r1, r1, #3
  403760:	440b      	add	r3, r1
  403762:	4423      	add	r3, r4
  403764:	4293      	cmp	r3, r2
  403766:	db25      	blt.n	4037b4 <_realloc_r+0x1a0>
  403768:	68c2      	ldr	r2, [r0, #12]
  40376a:	6881      	ldr	r1, [r0, #8]
  40376c:	4656      	mov	r6, sl
  40376e:	60ca      	str	r2, [r1, #12]
  403770:	6091      	str	r1, [r2, #8]
  403772:	f8da 100c 	ldr.w	r1, [sl, #12]
  403776:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40377a:	1f22      	subs	r2, r4, #4
  40377c:	2a24      	cmp	r2, #36	; 0x24
  40377e:	60c1      	str	r1, [r0, #12]
  403780:	6088      	str	r0, [r1, #8]
  403782:	f200 8094 	bhi.w	4038ae <_realloc_r+0x29a>
  403786:	2a13      	cmp	r2, #19
  403788:	d96f      	bls.n	40386a <_realloc_r+0x256>
  40378a:	6829      	ldr	r1, [r5, #0]
  40378c:	f8ca 1008 	str.w	r1, [sl, #8]
  403790:	6869      	ldr	r1, [r5, #4]
  403792:	f8ca 100c 	str.w	r1, [sl, #12]
  403796:	2a1b      	cmp	r2, #27
  403798:	f200 80a2 	bhi.w	4038e0 <_realloc_r+0x2cc>
  40379c:	3508      	adds	r5, #8
  40379e:	f10a 0210 	add.w	r2, sl, #16
  4037a2:	e063      	b.n	40386c <_realloc_r+0x258>
  4037a4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4037a8:	eba9 0a03 	sub.w	sl, r9, r3
  4037ac:	f8da 1004 	ldr.w	r1, [sl, #4]
  4037b0:	f021 0103 	bic.w	r1, r1, #3
  4037b4:	1863      	adds	r3, r4, r1
  4037b6:	4293      	cmp	r3, r2
  4037b8:	f6ff af59 	blt.w	40366e <_realloc_r+0x5a>
  4037bc:	4656      	mov	r6, sl
  4037be:	e7d8      	b.n	403772 <_realloc_r+0x15e>
  4037c0:	6841      	ldr	r1, [r0, #4]
  4037c2:	f021 0b03 	bic.w	fp, r1, #3
  4037c6:	44a3      	add	fp, r4
  4037c8:	f107 0010 	add.w	r0, r7, #16
  4037cc:	4583      	cmp	fp, r0
  4037ce:	da56      	bge.n	40387e <_realloc_r+0x26a>
  4037d0:	f01e 0f01 	tst.w	lr, #1
  4037d4:	f47f af4b 	bne.w	40366e <_realloc_r+0x5a>
  4037d8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4037dc:	eba9 0a01 	sub.w	sl, r9, r1
  4037e0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4037e4:	f021 0103 	bic.w	r1, r1, #3
  4037e8:	448b      	add	fp, r1
  4037ea:	4558      	cmp	r0, fp
  4037ec:	dce2      	bgt.n	4037b4 <_realloc_r+0x1a0>
  4037ee:	4656      	mov	r6, sl
  4037f0:	f8da 100c 	ldr.w	r1, [sl, #12]
  4037f4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4037f8:	1f22      	subs	r2, r4, #4
  4037fa:	2a24      	cmp	r2, #36	; 0x24
  4037fc:	60c1      	str	r1, [r0, #12]
  4037fe:	6088      	str	r0, [r1, #8]
  403800:	f200 808f 	bhi.w	403922 <_realloc_r+0x30e>
  403804:	2a13      	cmp	r2, #19
  403806:	f240 808a 	bls.w	40391e <_realloc_r+0x30a>
  40380a:	6829      	ldr	r1, [r5, #0]
  40380c:	f8ca 1008 	str.w	r1, [sl, #8]
  403810:	6869      	ldr	r1, [r5, #4]
  403812:	f8ca 100c 	str.w	r1, [sl, #12]
  403816:	2a1b      	cmp	r2, #27
  403818:	f200 808a 	bhi.w	403930 <_realloc_r+0x31c>
  40381c:	3508      	adds	r5, #8
  40381e:	f10a 0210 	add.w	r2, sl, #16
  403822:	6829      	ldr	r1, [r5, #0]
  403824:	6011      	str	r1, [r2, #0]
  403826:	6869      	ldr	r1, [r5, #4]
  403828:	6051      	str	r1, [r2, #4]
  40382a:	68a9      	ldr	r1, [r5, #8]
  40382c:	6091      	str	r1, [r2, #8]
  40382e:	eb0a 0107 	add.w	r1, sl, r7
  403832:	ebab 0207 	sub.w	r2, fp, r7
  403836:	f042 0201 	orr.w	r2, r2, #1
  40383a:	6099      	str	r1, [r3, #8]
  40383c:	604a      	str	r2, [r1, #4]
  40383e:	f8da 3004 	ldr.w	r3, [sl, #4]
  403842:	f003 0301 	and.w	r3, r3, #1
  403846:	431f      	orrs	r7, r3
  403848:	4640      	mov	r0, r8
  40384a:	f8ca 7004 	str.w	r7, [sl, #4]
  40384e:	f7ff fedb 	bl	403608 <__malloc_unlock>
  403852:	e751      	b.n	4036f8 <_realloc_r+0xe4>
  403854:	682b      	ldr	r3, [r5, #0]
  403856:	6003      	str	r3, [r0, #0]
  403858:	686b      	ldr	r3, [r5, #4]
  40385a:	6043      	str	r3, [r0, #4]
  40385c:	2a1b      	cmp	r2, #27
  40385e:	d82d      	bhi.n	4038bc <_realloc_r+0x2a8>
  403860:	f100 0308 	add.w	r3, r0, #8
  403864:	f105 0208 	add.w	r2, r5, #8
  403868:	e71b      	b.n	4036a2 <_realloc_r+0x8e>
  40386a:	4632      	mov	r2, r6
  40386c:	6829      	ldr	r1, [r5, #0]
  40386e:	6011      	str	r1, [r2, #0]
  403870:	6869      	ldr	r1, [r5, #4]
  403872:	6051      	str	r1, [r2, #4]
  403874:	68a9      	ldr	r1, [r5, #8]
  403876:	6091      	str	r1, [r2, #8]
  403878:	461c      	mov	r4, r3
  40387a:	46d1      	mov	r9, sl
  40387c:	e72a      	b.n	4036d4 <_realloc_r+0xc0>
  40387e:	eb09 0107 	add.w	r1, r9, r7
  403882:	ebab 0b07 	sub.w	fp, fp, r7
  403886:	f04b 0201 	orr.w	r2, fp, #1
  40388a:	6099      	str	r1, [r3, #8]
  40388c:	604a      	str	r2, [r1, #4]
  40388e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403892:	f003 0301 	and.w	r3, r3, #1
  403896:	431f      	orrs	r7, r3
  403898:	4640      	mov	r0, r8
  40389a:	f845 7c04 	str.w	r7, [r5, #-4]
  40389e:	f7ff feb3 	bl	403608 <__malloc_unlock>
  4038a2:	462e      	mov	r6, r5
  4038a4:	e728      	b.n	4036f8 <_realloc_r+0xe4>
  4038a6:	4629      	mov	r1, r5
  4038a8:	f7ff fe44 	bl	403534 <memmove>
  4038ac:	e6ff      	b.n	4036ae <_realloc_r+0x9a>
  4038ae:	4629      	mov	r1, r5
  4038b0:	4630      	mov	r0, r6
  4038b2:	461c      	mov	r4, r3
  4038b4:	46d1      	mov	r9, sl
  4038b6:	f7ff fe3d 	bl	403534 <memmove>
  4038ba:	e70b      	b.n	4036d4 <_realloc_r+0xc0>
  4038bc:	68ab      	ldr	r3, [r5, #8]
  4038be:	6083      	str	r3, [r0, #8]
  4038c0:	68eb      	ldr	r3, [r5, #12]
  4038c2:	60c3      	str	r3, [r0, #12]
  4038c4:	2a24      	cmp	r2, #36	; 0x24
  4038c6:	d017      	beq.n	4038f8 <_realloc_r+0x2e4>
  4038c8:	f100 0310 	add.w	r3, r0, #16
  4038cc:	f105 0210 	add.w	r2, r5, #16
  4038d0:	e6e7      	b.n	4036a2 <_realloc_r+0x8e>
  4038d2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4038d6:	f023 0303 	bic.w	r3, r3, #3
  4038da:	441c      	add	r4, r3
  4038dc:	462e      	mov	r6, r5
  4038de:	e6f9      	b.n	4036d4 <_realloc_r+0xc0>
  4038e0:	68a9      	ldr	r1, [r5, #8]
  4038e2:	f8ca 1010 	str.w	r1, [sl, #16]
  4038e6:	68e9      	ldr	r1, [r5, #12]
  4038e8:	f8ca 1014 	str.w	r1, [sl, #20]
  4038ec:	2a24      	cmp	r2, #36	; 0x24
  4038ee:	d00c      	beq.n	40390a <_realloc_r+0x2f6>
  4038f0:	3510      	adds	r5, #16
  4038f2:	f10a 0218 	add.w	r2, sl, #24
  4038f6:	e7b9      	b.n	40386c <_realloc_r+0x258>
  4038f8:	692b      	ldr	r3, [r5, #16]
  4038fa:	6103      	str	r3, [r0, #16]
  4038fc:	696b      	ldr	r3, [r5, #20]
  4038fe:	6143      	str	r3, [r0, #20]
  403900:	f105 0218 	add.w	r2, r5, #24
  403904:	f100 0318 	add.w	r3, r0, #24
  403908:	e6cb      	b.n	4036a2 <_realloc_r+0x8e>
  40390a:	692a      	ldr	r2, [r5, #16]
  40390c:	f8ca 2018 	str.w	r2, [sl, #24]
  403910:	696a      	ldr	r2, [r5, #20]
  403912:	f8ca 201c 	str.w	r2, [sl, #28]
  403916:	3518      	adds	r5, #24
  403918:	f10a 0220 	add.w	r2, sl, #32
  40391c:	e7a6      	b.n	40386c <_realloc_r+0x258>
  40391e:	4632      	mov	r2, r6
  403920:	e77f      	b.n	403822 <_realloc_r+0x20e>
  403922:	4629      	mov	r1, r5
  403924:	4630      	mov	r0, r6
  403926:	9301      	str	r3, [sp, #4]
  403928:	f7ff fe04 	bl	403534 <memmove>
  40392c:	9b01      	ldr	r3, [sp, #4]
  40392e:	e77e      	b.n	40382e <_realloc_r+0x21a>
  403930:	68a9      	ldr	r1, [r5, #8]
  403932:	f8ca 1010 	str.w	r1, [sl, #16]
  403936:	68e9      	ldr	r1, [r5, #12]
  403938:	f8ca 1014 	str.w	r1, [sl, #20]
  40393c:	2a24      	cmp	r2, #36	; 0x24
  40393e:	d003      	beq.n	403948 <_realloc_r+0x334>
  403940:	3510      	adds	r5, #16
  403942:	f10a 0218 	add.w	r2, sl, #24
  403946:	e76c      	b.n	403822 <_realloc_r+0x20e>
  403948:	692a      	ldr	r2, [r5, #16]
  40394a:	f8ca 2018 	str.w	r2, [sl, #24]
  40394e:	696a      	ldr	r2, [r5, #20]
  403950:	f8ca 201c 	str.w	r2, [sl, #28]
  403954:	3518      	adds	r5, #24
  403956:	f10a 0220 	add.w	r2, sl, #32
  40395a:	e762      	b.n	403822 <_realloc_r+0x20e>
  40395c:	200005b0 	.word	0x200005b0

00403960 <_sbrk_r>:
  403960:	b538      	push	{r3, r4, r5, lr}
  403962:	4c07      	ldr	r4, [pc, #28]	; (403980 <_sbrk_r+0x20>)
  403964:	2300      	movs	r3, #0
  403966:	4605      	mov	r5, r0
  403968:	4608      	mov	r0, r1
  40396a:	6023      	str	r3, [r4, #0]
  40396c:	f7fd f930 	bl	400bd0 <_sbrk>
  403970:	1c43      	adds	r3, r0, #1
  403972:	d000      	beq.n	403976 <_sbrk_r+0x16>
  403974:	bd38      	pop	{r3, r4, r5, pc}
  403976:	6823      	ldr	r3, [r4, #0]
  403978:	2b00      	cmp	r3, #0
  40397a:	d0fb      	beq.n	403974 <_sbrk_r+0x14>
  40397c:	602b      	str	r3, [r5, #0]
  40397e:	bd38      	pop	{r3, r4, r5, pc}
  403980:	20000ac8 	.word	0x20000ac8

00403984 <__sread>:
  403984:	b510      	push	{r4, lr}
  403986:	460c      	mov	r4, r1
  403988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40398c:	f000 f9f6 	bl	403d7c <_read_r>
  403990:	2800      	cmp	r0, #0
  403992:	db03      	blt.n	40399c <__sread+0x18>
  403994:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403996:	4403      	add	r3, r0
  403998:	6523      	str	r3, [r4, #80]	; 0x50
  40399a:	bd10      	pop	{r4, pc}
  40399c:	89a3      	ldrh	r3, [r4, #12]
  40399e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4039a2:	81a3      	strh	r3, [r4, #12]
  4039a4:	bd10      	pop	{r4, pc}
  4039a6:	bf00      	nop

004039a8 <__swrite>:
  4039a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4039ac:	4616      	mov	r6, r2
  4039ae:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4039b2:	461f      	mov	r7, r3
  4039b4:	05d3      	lsls	r3, r2, #23
  4039b6:	460c      	mov	r4, r1
  4039b8:	4605      	mov	r5, r0
  4039ba:	d507      	bpl.n	4039cc <__swrite+0x24>
  4039bc:	2200      	movs	r2, #0
  4039be:	2302      	movs	r3, #2
  4039c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4039c4:	f000 f9c4 	bl	403d50 <_lseek_r>
  4039c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4039cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4039d0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4039d4:	81a2      	strh	r2, [r4, #12]
  4039d6:	463b      	mov	r3, r7
  4039d8:	4632      	mov	r2, r6
  4039da:	4628      	mov	r0, r5
  4039dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4039e0:	f000 b8a4 	b.w	403b2c <_write_r>

004039e4 <__sseek>:
  4039e4:	b510      	push	{r4, lr}
  4039e6:	460c      	mov	r4, r1
  4039e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4039ec:	f000 f9b0 	bl	403d50 <_lseek_r>
  4039f0:	89a3      	ldrh	r3, [r4, #12]
  4039f2:	1c42      	adds	r2, r0, #1
  4039f4:	bf0e      	itee	eq
  4039f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4039fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4039fe:	6520      	strne	r0, [r4, #80]	; 0x50
  403a00:	81a3      	strh	r3, [r4, #12]
  403a02:	bd10      	pop	{r4, pc}

00403a04 <__sclose>:
  403a04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403a08:	f000 b908 	b.w	403c1c <_close_r>

00403a0c <__swbuf_r>:
  403a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403a0e:	460d      	mov	r5, r1
  403a10:	4614      	mov	r4, r2
  403a12:	4606      	mov	r6, r0
  403a14:	b110      	cbz	r0, 403a1c <__swbuf_r+0x10>
  403a16:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403a18:	2b00      	cmp	r3, #0
  403a1a:	d04b      	beq.n	403ab4 <__swbuf_r+0xa8>
  403a1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403a20:	69a3      	ldr	r3, [r4, #24]
  403a22:	60a3      	str	r3, [r4, #8]
  403a24:	b291      	uxth	r1, r2
  403a26:	0708      	lsls	r0, r1, #28
  403a28:	d539      	bpl.n	403a9e <__swbuf_r+0x92>
  403a2a:	6923      	ldr	r3, [r4, #16]
  403a2c:	2b00      	cmp	r3, #0
  403a2e:	d036      	beq.n	403a9e <__swbuf_r+0x92>
  403a30:	b2ed      	uxtb	r5, r5
  403a32:	0489      	lsls	r1, r1, #18
  403a34:	462f      	mov	r7, r5
  403a36:	d515      	bpl.n	403a64 <__swbuf_r+0x58>
  403a38:	6822      	ldr	r2, [r4, #0]
  403a3a:	6961      	ldr	r1, [r4, #20]
  403a3c:	1ad3      	subs	r3, r2, r3
  403a3e:	428b      	cmp	r3, r1
  403a40:	da1c      	bge.n	403a7c <__swbuf_r+0x70>
  403a42:	3301      	adds	r3, #1
  403a44:	68a1      	ldr	r1, [r4, #8]
  403a46:	1c50      	adds	r0, r2, #1
  403a48:	3901      	subs	r1, #1
  403a4a:	60a1      	str	r1, [r4, #8]
  403a4c:	6020      	str	r0, [r4, #0]
  403a4e:	7015      	strb	r5, [r2, #0]
  403a50:	6962      	ldr	r2, [r4, #20]
  403a52:	429a      	cmp	r2, r3
  403a54:	d01a      	beq.n	403a8c <__swbuf_r+0x80>
  403a56:	89a3      	ldrh	r3, [r4, #12]
  403a58:	07db      	lsls	r3, r3, #31
  403a5a:	d501      	bpl.n	403a60 <__swbuf_r+0x54>
  403a5c:	2d0a      	cmp	r5, #10
  403a5e:	d015      	beq.n	403a8c <__swbuf_r+0x80>
  403a60:	4638      	mov	r0, r7
  403a62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403a64:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403a66:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403a6a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403a6e:	81a2      	strh	r2, [r4, #12]
  403a70:	6822      	ldr	r2, [r4, #0]
  403a72:	6661      	str	r1, [r4, #100]	; 0x64
  403a74:	6961      	ldr	r1, [r4, #20]
  403a76:	1ad3      	subs	r3, r2, r3
  403a78:	428b      	cmp	r3, r1
  403a7a:	dbe2      	blt.n	403a42 <__swbuf_r+0x36>
  403a7c:	4621      	mov	r1, r4
  403a7e:	4630      	mov	r0, r6
  403a80:	f7fe fd0a 	bl	402498 <_fflush_r>
  403a84:	b940      	cbnz	r0, 403a98 <__swbuf_r+0x8c>
  403a86:	6822      	ldr	r2, [r4, #0]
  403a88:	2301      	movs	r3, #1
  403a8a:	e7db      	b.n	403a44 <__swbuf_r+0x38>
  403a8c:	4621      	mov	r1, r4
  403a8e:	4630      	mov	r0, r6
  403a90:	f7fe fd02 	bl	402498 <_fflush_r>
  403a94:	2800      	cmp	r0, #0
  403a96:	d0e3      	beq.n	403a60 <__swbuf_r+0x54>
  403a98:	f04f 37ff 	mov.w	r7, #4294967295
  403a9c:	e7e0      	b.n	403a60 <__swbuf_r+0x54>
  403a9e:	4621      	mov	r1, r4
  403aa0:	4630      	mov	r0, r6
  403aa2:	f7fe fbe5 	bl	402270 <__swsetup_r>
  403aa6:	2800      	cmp	r0, #0
  403aa8:	d1f6      	bne.n	403a98 <__swbuf_r+0x8c>
  403aaa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403aae:	6923      	ldr	r3, [r4, #16]
  403ab0:	b291      	uxth	r1, r2
  403ab2:	e7bd      	b.n	403a30 <__swbuf_r+0x24>
  403ab4:	f7fe fd48 	bl	402548 <__sinit>
  403ab8:	e7b0      	b.n	403a1c <__swbuf_r+0x10>
  403aba:	bf00      	nop

00403abc <_wcrtomb_r>:
  403abc:	b5f0      	push	{r4, r5, r6, r7, lr}
  403abe:	4606      	mov	r6, r0
  403ac0:	b085      	sub	sp, #20
  403ac2:	461f      	mov	r7, r3
  403ac4:	b189      	cbz	r1, 403aea <_wcrtomb_r+0x2e>
  403ac6:	4c10      	ldr	r4, [pc, #64]	; (403b08 <_wcrtomb_r+0x4c>)
  403ac8:	4d10      	ldr	r5, [pc, #64]	; (403b0c <_wcrtomb_r+0x50>)
  403aca:	6824      	ldr	r4, [r4, #0]
  403acc:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403ace:	2c00      	cmp	r4, #0
  403ad0:	bf08      	it	eq
  403ad2:	462c      	moveq	r4, r5
  403ad4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403ad8:	47a0      	blx	r4
  403ada:	1c43      	adds	r3, r0, #1
  403adc:	d103      	bne.n	403ae6 <_wcrtomb_r+0x2a>
  403ade:	2200      	movs	r2, #0
  403ae0:	238a      	movs	r3, #138	; 0x8a
  403ae2:	603a      	str	r2, [r7, #0]
  403ae4:	6033      	str	r3, [r6, #0]
  403ae6:	b005      	add	sp, #20
  403ae8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403aea:	460c      	mov	r4, r1
  403aec:	4906      	ldr	r1, [pc, #24]	; (403b08 <_wcrtomb_r+0x4c>)
  403aee:	4a07      	ldr	r2, [pc, #28]	; (403b0c <_wcrtomb_r+0x50>)
  403af0:	6809      	ldr	r1, [r1, #0]
  403af2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403af4:	2900      	cmp	r1, #0
  403af6:	bf08      	it	eq
  403af8:	4611      	moveq	r1, r2
  403afa:	4622      	mov	r2, r4
  403afc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403b00:	a901      	add	r1, sp, #4
  403b02:	47a0      	blx	r4
  403b04:	e7e9      	b.n	403ada <_wcrtomb_r+0x1e>
  403b06:	bf00      	nop
  403b08:	20000014 	.word	0x20000014
  403b0c:	20000444 	.word	0x20000444

00403b10 <__ascii_wctomb>:
  403b10:	b121      	cbz	r1, 403b1c <__ascii_wctomb+0xc>
  403b12:	2aff      	cmp	r2, #255	; 0xff
  403b14:	d804      	bhi.n	403b20 <__ascii_wctomb+0x10>
  403b16:	700a      	strb	r2, [r1, #0]
  403b18:	2001      	movs	r0, #1
  403b1a:	4770      	bx	lr
  403b1c:	4608      	mov	r0, r1
  403b1e:	4770      	bx	lr
  403b20:	238a      	movs	r3, #138	; 0x8a
  403b22:	6003      	str	r3, [r0, #0]
  403b24:	f04f 30ff 	mov.w	r0, #4294967295
  403b28:	4770      	bx	lr
  403b2a:	bf00      	nop

00403b2c <_write_r>:
  403b2c:	b570      	push	{r4, r5, r6, lr}
  403b2e:	460d      	mov	r5, r1
  403b30:	4c08      	ldr	r4, [pc, #32]	; (403b54 <_write_r+0x28>)
  403b32:	4611      	mov	r1, r2
  403b34:	4606      	mov	r6, r0
  403b36:	461a      	mov	r2, r3
  403b38:	4628      	mov	r0, r5
  403b3a:	2300      	movs	r3, #0
  403b3c:	6023      	str	r3, [r4, #0]
  403b3e:	f7fc fec9 	bl	4008d4 <_write>
  403b42:	1c43      	adds	r3, r0, #1
  403b44:	d000      	beq.n	403b48 <_write_r+0x1c>
  403b46:	bd70      	pop	{r4, r5, r6, pc}
  403b48:	6823      	ldr	r3, [r4, #0]
  403b4a:	2b00      	cmp	r3, #0
  403b4c:	d0fb      	beq.n	403b46 <_write_r+0x1a>
  403b4e:	6033      	str	r3, [r6, #0]
  403b50:	bd70      	pop	{r4, r5, r6, pc}
  403b52:	bf00      	nop
  403b54:	20000ac8 	.word	0x20000ac8

00403b58 <__register_exitproc>:
  403b58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403b5c:	4d2c      	ldr	r5, [pc, #176]	; (403c10 <__register_exitproc+0xb8>)
  403b5e:	4606      	mov	r6, r0
  403b60:	6828      	ldr	r0, [r5, #0]
  403b62:	4698      	mov	r8, r3
  403b64:	460f      	mov	r7, r1
  403b66:	4691      	mov	r9, r2
  403b68:	f7ff f8ae 	bl	402cc8 <__retarget_lock_acquire_recursive>
  403b6c:	4b29      	ldr	r3, [pc, #164]	; (403c14 <__register_exitproc+0xbc>)
  403b6e:	681c      	ldr	r4, [r3, #0]
  403b70:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403b74:	2b00      	cmp	r3, #0
  403b76:	d03e      	beq.n	403bf6 <__register_exitproc+0x9e>
  403b78:	685a      	ldr	r2, [r3, #4]
  403b7a:	2a1f      	cmp	r2, #31
  403b7c:	dc1c      	bgt.n	403bb8 <__register_exitproc+0x60>
  403b7e:	f102 0e01 	add.w	lr, r2, #1
  403b82:	b176      	cbz	r6, 403ba2 <__register_exitproc+0x4a>
  403b84:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403b88:	2401      	movs	r4, #1
  403b8a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403b8e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403b92:	4094      	lsls	r4, r2
  403b94:	4320      	orrs	r0, r4
  403b96:	2e02      	cmp	r6, #2
  403b98:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403b9c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403ba0:	d023      	beq.n	403bea <__register_exitproc+0x92>
  403ba2:	3202      	adds	r2, #2
  403ba4:	f8c3 e004 	str.w	lr, [r3, #4]
  403ba8:	6828      	ldr	r0, [r5, #0]
  403baa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403bae:	f7ff f88d 	bl	402ccc <__retarget_lock_release_recursive>
  403bb2:	2000      	movs	r0, #0
  403bb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403bb8:	4b17      	ldr	r3, [pc, #92]	; (403c18 <__register_exitproc+0xc0>)
  403bba:	b30b      	cbz	r3, 403c00 <__register_exitproc+0xa8>
  403bbc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403bc0:	f7ff f8fe 	bl	402dc0 <malloc>
  403bc4:	4603      	mov	r3, r0
  403bc6:	b1d8      	cbz	r0, 403c00 <__register_exitproc+0xa8>
  403bc8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403bcc:	6002      	str	r2, [r0, #0]
  403bce:	2100      	movs	r1, #0
  403bd0:	6041      	str	r1, [r0, #4]
  403bd2:	460a      	mov	r2, r1
  403bd4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403bd8:	f04f 0e01 	mov.w	lr, #1
  403bdc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403be0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403be4:	2e00      	cmp	r6, #0
  403be6:	d0dc      	beq.n	403ba2 <__register_exitproc+0x4a>
  403be8:	e7cc      	b.n	403b84 <__register_exitproc+0x2c>
  403bea:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403bee:	430c      	orrs	r4, r1
  403bf0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403bf4:	e7d5      	b.n	403ba2 <__register_exitproc+0x4a>
  403bf6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403bfa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403bfe:	e7bb      	b.n	403b78 <__register_exitproc+0x20>
  403c00:	6828      	ldr	r0, [r5, #0]
  403c02:	f7ff f863 	bl	402ccc <__retarget_lock_release_recursive>
  403c06:	f04f 30ff 	mov.w	r0, #4294967295
  403c0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403c0e:	bf00      	nop
  403c10:	20000440 	.word	0x20000440
  403c14:	00404200 	.word	0x00404200
  403c18:	00402dc1 	.word	0x00402dc1

00403c1c <_close_r>:
  403c1c:	b538      	push	{r3, r4, r5, lr}
  403c1e:	4c07      	ldr	r4, [pc, #28]	; (403c3c <_close_r+0x20>)
  403c20:	2300      	movs	r3, #0
  403c22:	4605      	mov	r5, r0
  403c24:	4608      	mov	r0, r1
  403c26:	6023      	str	r3, [r4, #0]
  403c28:	f7fc ffee 	bl	400c08 <_close>
  403c2c:	1c43      	adds	r3, r0, #1
  403c2e:	d000      	beq.n	403c32 <_close_r+0x16>
  403c30:	bd38      	pop	{r3, r4, r5, pc}
  403c32:	6823      	ldr	r3, [r4, #0]
  403c34:	2b00      	cmp	r3, #0
  403c36:	d0fb      	beq.n	403c30 <_close_r+0x14>
  403c38:	602b      	str	r3, [r5, #0]
  403c3a:	bd38      	pop	{r3, r4, r5, pc}
  403c3c:	20000ac8 	.word	0x20000ac8

00403c40 <_fclose_r>:
  403c40:	b570      	push	{r4, r5, r6, lr}
  403c42:	b159      	cbz	r1, 403c5c <_fclose_r+0x1c>
  403c44:	4605      	mov	r5, r0
  403c46:	460c      	mov	r4, r1
  403c48:	b110      	cbz	r0, 403c50 <_fclose_r+0x10>
  403c4a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403c4c:	2b00      	cmp	r3, #0
  403c4e:	d03c      	beq.n	403cca <_fclose_r+0x8a>
  403c50:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403c52:	07d8      	lsls	r0, r3, #31
  403c54:	d505      	bpl.n	403c62 <_fclose_r+0x22>
  403c56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403c5a:	b92b      	cbnz	r3, 403c68 <_fclose_r+0x28>
  403c5c:	2600      	movs	r6, #0
  403c5e:	4630      	mov	r0, r6
  403c60:	bd70      	pop	{r4, r5, r6, pc}
  403c62:	89a3      	ldrh	r3, [r4, #12]
  403c64:	0599      	lsls	r1, r3, #22
  403c66:	d53c      	bpl.n	403ce2 <_fclose_r+0xa2>
  403c68:	4621      	mov	r1, r4
  403c6a:	4628      	mov	r0, r5
  403c6c:	f7fe fb74 	bl	402358 <__sflush_r>
  403c70:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403c72:	4606      	mov	r6, r0
  403c74:	b133      	cbz	r3, 403c84 <_fclose_r+0x44>
  403c76:	69e1      	ldr	r1, [r4, #28]
  403c78:	4628      	mov	r0, r5
  403c7a:	4798      	blx	r3
  403c7c:	2800      	cmp	r0, #0
  403c7e:	bfb8      	it	lt
  403c80:	f04f 36ff 	movlt.w	r6, #4294967295
  403c84:	89a3      	ldrh	r3, [r4, #12]
  403c86:	061a      	lsls	r2, r3, #24
  403c88:	d422      	bmi.n	403cd0 <_fclose_r+0x90>
  403c8a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403c8c:	b141      	cbz	r1, 403ca0 <_fclose_r+0x60>
  403c8e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403c92:	4299      	cmp	r1, r3
  403c94:	d002      	beq.n	403c9c <_fclose_r+0x5c>
  403c96:	4628      	mov	r0, r5
  403c98:	f7fe fd7c 	bl	402794 <_free_r>
  403c9c:	2300      	movs	r3, #0
  403c9e:	6323      	str	r3, [r4, #48]	; 0x30
  403ca0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403ca2:	b121      	cbz	r1, 403cae <_fclose_r+0x6e>
  403ca4:	4628      	mov	r0, r5
  403ca6:	f7fe fd75 	bl	402794 <_free_r>
  403caa:	2300      	movs	r3, #0
  403cac:	6463      	str	r3, [r4, #68]	; 0x44
  403cae:	f7fe fc77 	bl	4025a0 <__sfp_lock_acquire>
  403cb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403cb4:	2200      	movs	r2, #0
  403cb6:	07db      	lsls	r3, r3, #31
  403cb8:	81a2      	strh	r2, [r4, #12]
  403cba:	d50e      	bpl.n	403cda <_fclose_r+0x9a>
  403cbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403cbe:	f7ff f801 	bl	402cc4 <__retarget_lock_close_recursive>
  403cc2:	f7fe fc73 	bl	4025ac <__sfp_lock_release>
  403cc6:	4630      	mov	r0, r6
  403cc8:	bd70      	pop	{r4, r5, r6, pc}
  403cca:	f7fe fc3d 	bl	402548 <__sinit>
  403cce:	e7bf      	b.n	403c50 <_fclose_r+0x10>
  403cd0:	6921      	ldr	r1, [r4, #16]
  403cd2:	4628      	mov	r0, r5
  403cd4:	f7fe fd5e 	bl	402794 <_free_r>
  403cd8:	e7d7      	b.n	403c8a <_fclose_r+0x4a>
  403cda:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403cdc:	f7fe fff6 	bl	402ccc <__retarget_lock_release_recursive>
  403ce0:	e7ec      	b.n	403cbc <_fclose_r+0x7c>
  403ce2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403ce4:	f7fe fff0 	bl	402cc8 <__retarget_lock_acquire_recursive>
  403ce8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403cec:	2b00      	cmp	r3, #0
  403cee:	d1bb      	bne.n	403c68 <_fclose_r+0x28>
  403cf0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403cf2:	f016 0601 	ands.w	r6, r6, #1
  403cf6:	d1b1      	bne.n	403c5c <_fclose_r+0x1c>
  403cf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403cfa:	f7fe ffe7 	bl	402ccc <__retarget_lock_release_recursive>
  403cfe:	4630      	mov	r0, r6
  403d00:	bd70      	pop	{r4, r5, r6, pc}
  403d02:	bf00      	nop

00403d04 <_fstat_r>:
  403d04:	b538      	push	{r3, r4, r5, lr}
  403d06:	460b      	mov	r3, r1
  403d08:	4c07      	ldr	r4, [pc, #28]	; (403d28 <_fstat_r+0x24>)
  403d0a:	4605      	mov	r5, r0
  403d0c:	4611      	mov	r1, r2
  403d0e:	4618      	mov	r0, r3
  403d10:	2300      	movs	r3, #0
  403d12:	6023      	str	r3, [r4, #0]
  403d14:	f7fc ff7b 	bl	400c0e <_fstat>
  403d18:	1c43      	adds	r3, r0, #1
  403d1a:	d000      	beq.n	403d1e <_fstat_r+0x1a>
  403d1c:	bd38      	pop	{r3, r4, r5, pc}
  403d1e:	6823      	ldr	r3, [r4, #0]
  403d20:	2b00      	cmp	r3, #0
  403d22:	d0fb      	beq.n	403d1c <_fstat_r+0x18>
  403d24:	602b      	str	r3, [r5, #0]
  403d26:	bd38      	pop	{r3, r4, r5, pc}
  403d28:	20000ac8 	.word	0x20000ac8

00403d2c <_isatty_r>:
  403d2c:	b538      	push	{r3, r4, r5, lr}
  403d2e:	4c07      	ldr	r4, [pc, #28]	; (403d4c <_isatty_r+0x20>)
  403d30:	2300      	movs	r3, #0
  403d32:	4605      	mov	r5, r0
  403d34:	4608      	mov	r0, r1
  403d36:	6023      	str	r3, [r4, #0]
  403d38:	f7fc ff6e 	bl	400c18 <_isatty>
  403d3c:	1c43      	adds	r3, r0, #1
  403d3e:	d000      	beq.n	403d42 <_isatty_r+0x16>
  403d40:	bd38      	pop	{r3, r4, r5, pc}
  403d42:	6823      	ldr	r3, [r4, #0]
  403d44:	2b00      	cmp	r3, #0
  403d46:	d0fb      	beq.n	403d40 <_isatty_r+0x14>
  403d48:	602b      	str	r3, [r5, #0]
  403d4a:	bd38      	pop	{r3, r4, r5, pc}
  403d4c:	20000ac8 	.word	0x20000ac8

00403d50 <_lseek_r>:
  403d50:	b570      	push	{r4, r5, r6, lr}
  403d52:	460d      	mov	r5, r1
  403d54:	4c08      	ldr	r4, [pc, #32]	; (403d78 <_lseek_r+0x28>)
  403d56:	4611      	mov	r1, r2
  403d58:	4606      	mov	r6, r0
  403d5a:	461a      	mov	r2, r3
  403d5c:	4628      	mov	r0, r5
  403d5e:	2300      	movs	r3, #0
  403d60:	6023      	str	r3, [r4, #0]
  403d62:	f7fc ff5b 	bl	400c1c <_lseek>
  403d66:	1c43      	adds	r3, r0, #1
  403d68:	d000      	beq.n	403d6c <_lseek_r+0x1c>
  403d6a:	bd70      	pop	{r4, r5, r6, pc}
  403d6c:	6823      	ldr	r3, [r4, #0]
  403d6e:	2b00      	cmp	r3, #0
  403d70:	d0fb      	beq.n	403d6a <_lseek_r+0x1a>
  403d72:	6033      	str	r3, [r6, #0]
  403d74:	bd70      	pop	{r4, r5, r6, pc}
  403d76:	bf00      	nop
  403d78:	20000ac8 	.word	0x20000ac8

00403d7c <_read_r>:
  403d7c:	b570      	push	{r4, r5, r6, lr}
  403d7e:	460d      	mov	r5, r1
  403d80:	4c08      	ldr	r4, [pc, #32]	; (403da4 <_read_r+0x28>)
  403d82:	4611      	mov	r1, r2
  403d84:	4606      	mov	r6, r0
  403d86:	461a      	mov	r2, r3
  403d88:	4628      	mov	r0, r5
  403d8a:	2300      	movs	r3, #0
  403d8c:	6023      	str	r3, [r4, #0]
  403d8e:	f7fc fa05 	bl	40019c <_read>
  403d92:	1c43      	adds	r3, r0, #1
  403d94:	d000      	beq.n	403d98 <_read_r+0x1c>
  403d96:	bd70      	pop	{r4, r5, r6, pc}
  403d98:	6823      	ldr	r3, [r4, #0]
  403d9a:	2b00      	cmp	r3, #0
  403d9c:	d0fb      	beq.n	403d96 <_read_r+0x1a>
  403d9e:	6033      	str	r3, [r6, #0]
  403da0:	bd70      	pop	{r4, r5, r6, pc}
  403da2:	bf00      	nop
  403da4:	20000ac8 	.word	0x20000ac8

00403da8 <__aeabi_uldivmod>:
  403da8:	b953      	cbnz	r3, 403dc0 <__aeabi_uldivmod+0x18>
  403daa:	b94a      	cbnz	r2, 403dc0 <__aeabi_uldivmod+0x18>
  403dac:	2900      	cmp	r1, #0
  403dae:	bf08      	it	eq
  403db0:	2800      	cmpeq	r0, #0
  403db2:	bf1c      	itt	ne
  403db4:	f04f 31ff 	movne.w	r1, #4294967295
  403db8:	f04f 30ff 	movne.w	r0, #4294967295
  403dbc:	f000 b97a 	b.w	4040b4 <__aeabi_idiv0>
  403dc0:	f1ad 0c08 	sub.w	ip, sp, #8
  403dc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403dc8:	f000 f806 	bl	403dd8 <__udivmoddi4>
  403dcc:	f8dd e004 	ldr.w	lr, [sp, #4]
  403dd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403dd4:	b004      	add	sp, #16
  403dd6:	4770      	bx	lr

00403dd8 <__udivmoddi4>:
  403dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403ddc:	468c      	mov	ip, r1
  403dde:	460d      	mov	r5, r1
  403de0:	4604      	mov	r4, r0
  403de2:	9e08      	ldr	r6, [sp, #32]
  403de4:	2b00      	cmp	r3, #0
  403de6:	d151      	bne.n	403e8c <__udivmoddi4+0xb4>
  403de8:	428a      	cmp	r2, r1
  403dea:	4617      	mov	r7, r2
  403dec:	d96d      	bls.n	403eca <__udivmoddi4+0xf2>
  403dee:	fab2 fe82 	clz	lr, r2
  403df2:	f1be 0f00 	cmp.w	lr, #0
  403df6:	d00b      	beq.n	403e10 <__udivmoddi4+0x38>
  403df8:	f1ce 0c20 	rsb	ip, lr, #32
  403dfc:	fa01 f50e 	lsl.w	r5, r1, lr
  403e00:	fa20 fc0c 	lsr.w	ip, r0, ip
  403e04:	fa02 f70e 	lsl.w	r7, r2, lr
  403e08:	ea4c 0c05 	orr.w	ip, ip, r5
  403e0c:	fa00 f40e 	lsl.w	r4, r0, lr
  403e10:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403e14:	0c25      	lsrs	r5, r4, #16
  403e16:	fbbc f8fa 	udiv	r8, ip, sl
  403e1a:	fa1f f987 	uxth.w	r9, r7
  403e1e:	fb0a cc18 	mls	ip, sl, r8, ip
  403e22:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403e26:	fb08 f309 	mul.w	r3, r8, r9
  403e2a:	42ab      	cmp	r3, r5
  403e2c:	d90a      	bls.n	403e44 <__udivmoddi4+0x6c>
  403e2e:	19ed      	adds	r5, r5, r7
  403e30:	f108 32ff 	add.w	r2, r8, #4294967295
  403e34:	f080 8123 	bcs.w	40407e <__udivmoddi4+0x2a6>
  403e38:	42ab      	cmp	r3, r5
  403e3a:	f240 8120 	bls.w	40407e <__udivmoddi4+0x2a6>
  403e3e:	f1a8 0802 	sub.w	r8, r8, #2
  403e42:	443d      	add	r5, r7
  403e44:	1aed      	subs	r5, r5, r3
  403e46:	b2a4      	uxth	r4, r4
  403e48:	fbb5 f0fa 	udiv	r0, r5, sl
  403e4c:	fb0a 5510 	mls	r5, sl, r0, r5
  403e50:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403e54:	fb00 f909 	mul.w	r9, r0, r9
  403e58:	45a1      	cmp	r9, r4
  403e5a:	d909      	bls.n	403e70 <__udivmoddi4+0x98>
  403e5c:	19e4      	adds	r4, r4, r7
  403e5e:	f100 33ff 	add.w	r3, r0, #4294967295
  403e62:	f080 810a 	bcs.w	40407a <__udivmoddi4+0x2a2>
  403e66:	45a1      	cmp	r9, r4
  403e68:	f240 8107 	bls.w	40407a <__udivmoddi4+0x2a2>
  403e6c:	3802      	subs	r0, #2
  403e6e:	443c      	add	r4, r7
  403e70:	eba4 0409 	sub.w	r4, r4, r9
  403e74:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403e78:	2100      	movs	r1, #0
  403e7a:	2e00      	cmp	r6, #0
  403e7c:	d061      	beq.n	403f42 <__udivmoddi4+0x16a>
  403e7e:	fa24 f40e 	lsr.w	r4, r4, lr
  403e82:	2300      	movs	r3, #0
  403e84:	6034      	str	r4, [r6, #0]
  403e86:	6073      	str	r3, [r6, #4]
  403e88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e8c:	428b      	cmp	r3, r1
  403e8e:	d907      	bls.n	403ea0 <__udivmoddi4+0xc8>
  403e90:	2e00      	cmp	r6, #0
  403e92:	d054      	beq.n	403f3e <__udivmoddi4+0x166>
  403e94:	2100      	movs	r1, #0
  403e96:	e886 0021 	stmia.w	r6, {r0, r5}
  403e9a:	4608      	mov	r0, r1
  403e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403ea0:	fab3 f183 	clz	r1, r3
  403ea4:	2900      	cmp	r1, #0
  403ea6:	f040 808e 	bne.w	403fc6 <__udivmoddi4+0x1ee>
  403eaa:	42ab      	cmp	r3, r5
  403eac:	d302      	bcc.n	403eb4 <__udivmoddi4+0xdc>
  403eae:	4282      	cmp	r2, r0
  403eb0:	f200 80fa 	bhi.w	4040a8 <__udivmoddi4+0x2d0>
  403eb4:	1a84      	subs	r4, r0, r2
  403eb6:	eb65 0503 	sbc.w	r5, r5, r3
  403eba:	2001      	movs	r0, #1
  403ebc:	46ac      	mov	ip, r5
  403ebe:	2e00      	cmp	r6, #0
  403ec0:	d03f      	beq.n	403f42 <__udivmoddi4+0x16a>
  403ec2:	e886 1010 	stmia.w	r6, {r4, ip}
  403ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403eca:	b912      	cbnz	r2, 403ed2 <__udivmoddi4+0xfa>
  403ecc:	2701      	movs	r7, #1
  403ece:	fbb7 f7f2 	udiv	r7, r7, r2
  403ed2:	fab7 fe87 	clz	lr, r7
  403ed6:	f1be 0f00 	cmp.w	lr, #0
  403eda:	d134      	bne.n	403f46 <__udivmoddi4+0x16e>
  403edc:	1beb      	subs	r3, r5, r7
  403ede:	0c3a      	lsrs	r2, r7, #16
  403ee0:	fa1f fc87 	uxth.w	ip, r7
  403ee4:	2101      	movs	r1, #1
  403ee6:	fbb3 f8f2 	udiv	r8, r3, r2
  403eea:	0c25      	lsrs	r5, r4, #16
  403eec:	fb02 3318 	mls	r3, r2, r8, r3
  403ef0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403ef4:	fb0c f308 	mul.w	r3, ip, r8
  403ef8:	42ab      	cmp	r3, r5
  403efa:	d907      	bls.n	403f0c <__udivmoddi4+0x134>
  403efc:	19ed      	adds	r5, r5, r7
  403efe:	f108 30ff 	add.w	r0, r8, #4294967295
  403f02:	d202      	bcs.n	403f0a <__udivmoddi4+0x132>
  403f04:	42ab      	cmp	r3, r5
  403f06:	f200 80d1 	bhi.w	4040ac <__udivmoddi4+0x2d4>
  403f0a:	4680      	mov	r8, r0
  403f0c:	1aed      	subs	r5, r5, r3
  403f0e:	b2a3      	uxth	r3, r4
  403f10:	fbb5 f0f2 	udiv	r0, r5, r2
  403f14:	fb02 5510 	mls	r5, r2, r0, r5
  403f18:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403f1c:	fb0c fc00 	mul.w	ip, ip, r0
  403f20:	45a4      	cmp	ip, r4
  403f22:	d907      	bls.n	403f34 <__udivmoddi4+0x15c>
  403f24:	19e4      	adds	r4, r4, r7
  403f26:	f100 33ff 	add.w	r3, r0, #4294967295
  403f2a:	d202      	bcs.n	403f32 <__udivmoddi4+0x15a>
  403f2c:	45a4      	cmp	ip, r4
  403f2e:	f200 80b8 	bhi.w	4040a2 <__udivmoddi4+0x2ca>
  403f32:	4618      	mov	r0, r3
  403f34:	eba4 040c 	sub.w	r4, r4, ip
  403f38:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403f3c:	e79d      	b.n	403e7a <__udivmoddi4+0xa2>
  403f3e:	4631      	mov	r1, r6
  403f40:	4630      	mov	r0, r6
  403f42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403f46:	f1ce 0420 	rsb	r4, lr, #32
  403f4a:	fa05 f30e 	lsl.w	r3, r5, lr
  403f4e:	fa07 f70e 	lsl.w	r7, r7, lr
  403f52:	fa20 f804 	lsr.w	r8, r0, r4
  403f56:	0c3a      	lsrs	r2, r7, #16
  403f58:	fa25 f404 	lsr.w	r4, r5, r4
  403f5c:	ea48 0803 	orr.w	r8, r8, r3
  403f60:	fbb4 f1f2 	udiv	r1, r4, r2
  403f64:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403f68:	fb02 4411 	mls	r4, r2, r1, r4
  403f6c:	fa1f fc87 	uxth.w	ip, r7
  403f70:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403f74:	fb01 f30c 	mul.w	r3, r1, ip
  403f78:	42ab      	cmp	r3, r5
  403f7a:	fa00 f40e 	lsl.w	r4, r0, lr
  403f7e:	d909      	bls.n	403f94 <__udivmoddi4+0x1bc>
  403f80:	19ed      	adds	r5, r5, r7
  403f82:	f101 30ff 	add.w	r0, r1, #4294967295
  403f86:	f080 808a 	bcs.w	40409e <__udivmoddi4+0x2c6>
  403f8a:	42ab      	cmp	r3, r5
  403f8c:	f240 8087 	bls.w	40409e <__udivmoddi4+0x2c6>
  403f90:	3902      	subs	r1, #2
  403f92:	443d      	add	r5, r7
  403f94:	1aeb      	subs	r3, r5, r3
  403f96:	fa1f f588 	uxth.w	r5, r8
  403f9a:	fbb3 f0f2 	udiv	r0, r3, r2
  403f9e:	fb02 3310 	mls	r3, r2, r0, r3
  403fa2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403fa6:	fb00 f30c 	mul.w	r3, r0, ip
  403faa:	42ab      	cmp	r3, r5
  403fac:	d907      	bls.n	403fbe <__udivmoddi4+0x1e6>
  403fae:	19ed      	adds	r5, r5, r7
  403fb0:	f100 38ff 	add.w	r8, r0, #4294967295
  403fb4:	d26f      	bcs.n	404096 <__udivmoddi4+0x2be>
  403fb6:	42ab      	cmp	r3, r5
  403fb8:	d96d      	bls.n	404096 <__udivmoddi4+0x2be>
  403fba:	3802      	subs	r0, #2
  403fbc:	443d      	add	r5, r7
  403fbe:	1aeb      	subs	r3, r5, r3
  403fc0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403fc4:	e78f      	b.n	403ee6 <__udivmoddi4+0x10e>
  403fc6:	f1c1 0720 	rsb	r7, r1, #32
  403fca:	fa22 f807 	lsr.w	r8, r2, r7
  403fce:	408b      	lsls	r3, r1
  403fd0:	fa05 f401 	lsl.w	r4, r5, r1
  403fd4:	ea48 0303 	orr.w	r3, r8, r3
  403fd8:	fa20 fe07 	lsr.w	lr, r0, r7
  403fdc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403fe0:	40fd      	lsrs	r5, r7
  403fe2:	ea4e 0e04 	orr.w	lr, lr, r4
  403fe6:	fbb5 f9fc 	udiv	r9, r5, ip
  403fea:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403fee:	fb0c 5519 	mls	r5, ip, r9, r5
  403ff2:	fa1f f883 	uxth.w	r8, r3
  403ff6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403ffa:	fb09 f408 	mul.w	r4, r9, r8
  403ffe:	42ac      	cmp	r4, r5
  404000:	fa02 f201 	lsl.w	r2, r2, r1
  404004:	fa00 fa01 	lsl.w	sl, r0, r1
  404008:	d908      	bls.n	40401c <__udivmoddi4+0x244>
  40400a:	18ed      	adds	r5, r5, r3
  40400c:	f109 30ff 	add.w	r0, r9, #4294967295
  404010:	d243      	bcs.n	40409a <__udivmoddi4+0x2c2>
  404012:	42ac      	cmp	r4, r5
  404014:	d941      	bls.n	40409a <__udivmoddi4+0x2c2>
  404016:	f1a9 0902 	sub.w	r9, r9, #2
  40401a:	441d      	add	r5, r3
  40401c:	1b2d      	subs	r5, r5, r4
  40401e:	fa1f fe8e 	uxth.w	lr, lr
  404022:	fbb5 f0fc 	udiv	r0, r5, ip
  404026:	fb0c 5510 	mls	r5, ip, r0, r5
  40402a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40402e:	fb00 f808 	mul.w	r8, r0, r8
  404032:	45a0      	cmp	r8, r4
  404034:	d907      	bls.n	404046 <__udivmoddi4+0x26e>
  404036:	18e4      	adds	r4, r4, r3
  404038:	f100 35ff 	add.w	r5, r0, #4294967295
  40403c:	d229      	bcs.n	404092 <__udivmoddi4+0x2ba>
  40403e:	45a0      	cmp	r8, r4
  404040:	d927      	bls.n	404092 <__udivmoddi4+0x2ba>
  404042:	3802      	subs	r0, #2
  404044:	441c      	add	r4, r3
  404046:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40404a:	eba4 0408 	sub.w	r4, r4, r8
  40404e:	fba0 8902 	umull	r8, r9, r0, r2
  404052:	454c      	cmp	r4, r9
  404054:	46c6      	mov	lr, r8
  404056:	464d      	mov	r5, r9
  404058:	d315      	bcc.n	404086 <__udivmoddi4+0x2ae>
  40405a:	d012      	beq.n	404082 <__udivmoddi4+0x2aa>
  40405c:	b156      	cbz	r6, 404074 <__udivmoddi4+0x29c>
  40405e:	ebba 030e 	subs.w	r3, sl, lr
  404062:	eb64 0405 	sbc.w	r4, r4, r5
  404066:	fa04 f707 	lsl.w	r7, r4, r7
  40406a:	40cb      	lsrs	r3, r1
  40406c:	431f      	orrs	r7, r3
  40406e:	40cc      	lsrs	r4, r1
  404070:	6037      	str	r7, [r6, #0]
  404072:	6074      	str	r4, [r6, #4]
  404074:	2100      	movs	r1, #0
  404076:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40407a:	4618      	mov	r0, r3
  40407c:	e6f8      	b.n	403e70 <__udivmoddi4+0x98>
  40407e:	4690      	mov	r8, r2
  404080:	e6e0      	b.n	403e44 <__udivmoddi4+0x6c>
  404082:	45c2      	cmp	sl, r8
  404084:	d2ea      	bcs.n	40405c <__udivmoddi4+0x284>
  404086:	ebb8 0e02 	subs.w	lr, r8, r2
  40408a:	eb69 0503 	sbc.w	r5, r9, r3
  40408e:	3801      	subs	r0, #1
  404090:	e7e4      	b.n	40405c <__udivmoddi4+0x284>
  404092:	4628      	mov	r0, r5
  404094:	e7d7      	b.n	404046 <__udivmoddi4+0x26e>
  404096:	4640      	mov	r0, r8
  404098:	e791      	b.n	403fbe <__udivmoddi4+0x1e6>
  40409a:	4681      	mov	r9, r0
  40409c:	e7be      	b.n	40401c <__udivmoddi4+0x244>
  40409e:	4601      	mov	r1, r0
  4040a0:	e778      	b.n	403f94 <__udivmoddi4+0x1bc>
  4040a2:	3802      	subs	r0, #2
  4040a4:	443c      	add	r4, r7
  4040a6:	e745      	b.n	403f34 <__udivmoddi4+0x15c>
  4040a8:	4608      	mov	r0, r1
  4040aa:	e708      	b.n	403ebe <__udivmoddi4+0xe6>
  4040ac:	f1a8 0802 	sub.w	r8, r8, #2
  4040b0:	443d      	add	r5, r7
  4040b2:	e72b      	b.n	403f0c <__udivmoddi4+0x134>

004040b4 <__aeabi_idiv0>:
  4040b4:	4770      	bx	lr
  4040b6:	bf00      	nop
  4040b8:	72746e65 	.word	0x72746e65
  4040bc:	6e20756f 	.word	0x6e20756f
  4040c0:	65732061 	.word	0x65732061
  4040c4:	6c616972 	.word	0x6c616972
  4040c8:	74206520 	.word	0x74206520
  4040cc:	6f6c6365 	.word	0x6f6c6365
  4040d0:	63252075 	.word	0x63252075
  4040d4:	000d0a20 	.word	0x000d0a20
  4040d8:	6163704f 	.word	0x6163704f
  4040dc:	616e206f 	.word	0x616e206f
  4040e0:	6564206f 	.word	0x6564206f
  4040e4:	696e6966 	.word	0x696e6966
  4040e8:	203a6164 	.word	0x203a6164
  4040ec:	0a206325 	.word	0x0a206325
  4040f0:	0000000d 	.word	0x0000000d
  4040f4:	00000d0a 	.word	0x00000d0a
  4040f8:	23232323 	.word	0x23232323
  4040fc:	23232323 	.word	0x23232323
  404100:	23232323 	.word	0x23232323
  404104:	654d2d23 	.word	0x654d2d23
  404108:	232d756e 	.word	0x232d756e
  40410c:	23232323 	.word	0x23232323
  404110:	23232323 	.word	0x23232323
  404114:	0000000d 	.word	0x0000000d
  404118:	61202023 	.word	0x61202023
  40411c:	6341203a 	.word	0x6341203a
  404120:	65646e65 	.word	0x65646e65
  404124:	654c2072 	.word	0x654c2072
  404128:	65562064 	.word	0x65562064
  40412c:	20656472 	.word	0x20656472
  404130:	23202020 	.word	0x23202020
  404134:	0000000d 	.word	0x0000000d
  404138:	62202023 	.word	0x62202023
  40413c:	6341203a 	.word	0x6341203a
  404140:	65646e65 	.word	0x65646e65
  404144:	654c2072 	.word	0x654c2072
  404148:	7a412064 	.word	0x7a412064
  40414c:	20206c75 	.word	0x20206c75
  404150:	23202020 	.word	0x23202020
  404154:	0000000d 	.word	0x0000000d
  404158:	63202023 	.word	0x63202023
  40415c:	7041203a 	.word	0x7041203a
  404160:	72616761 	.word	0x72616761
  404164:	654c2020 	.word	0x654c2020
  404168:	65562064 	.word	0x65562064
  40416c:	20656472 	.word	0x20656472
  404170:	23202020 	.word	0x23202020
  404174:	0000000d 	.word	0x0000000d
  404178:	64202023 	.word	0x64202023
  40417c:	7041203a 	.word	0x7041203a
  404180:	72616761 	.word	0x72616761
  404184:	654c2020 	.word	0x654c2020
  404188:	7a412064 	.word	0x7a412064
  40418c:	20206c75 	.word	0x20206c75
  404190:	23202020 	.word	0x23202020
  404194:	0000000d 	.word	0x0000000d
  404198:	23232323 	.word	0x23232323
  40419c:	23232323 	.word	0x23232323
  4041a0:	23232323 	.word	0x23232323
  4041a4:	23232323 	.word	0x23232323
  4041a8:	23232323 	.word	0x23232323
  4041ac:	23232323 	.word	0x23232323
  4041b0:	23232323 	.word	0x23232323
  4041b4:	0000000d 	.word	0x0000000d
  4041b8:	50525355 	.word	0x50525355
  4041bc:	6e203242 	.word	0x6e203242
  4041c0:	6c657669 	.word	0x6c657669
  4041c4:	746c6120 	.word	0x746c6120
  4041c8:	6e202c6f 	.word	0x6e202c6f
  4041cc:	70206f61 	.word	0x70206f61
  4041d0:	73736572 	.word	0x73736572
  4041d4:	616e6f69 	.word	0x616e6f69
  4041d8:	000d6f64 	.word	0x000d6f64
  4041dc:	50525355 	.word	0x50525355
  4041e0:	6e203242 	.word	0x6e203242
  4041e4:	6c657669 	.word	0x6c657669
  4041e8:	69616220 	.word	0x69616220
  4041ec:	202c6f78 	.word	0x202c6f78
  4041f0:	53455250 	.word	0x53455250
  4041f4:	4e4f4953 	.word	0x4e4f4953
  4041f8:	0d4f4441 	.word	0x0d4f4441
  4041fc:	00000000 	.word	0x00000000

00404200 <_global_impure_ptr>:
  404200:	20000018 0000000a 33323130 37363534     ... ....01234567
  404210:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  404220:	37363534 62613938 66656463 00000000     456789abcdef....
  404230:	6c756e28 0000296c                       (null)..

00404238 <blanks.7217>:
  404238:	20202020 20202020 20202020 20202020                     

00404248 <zeroes.7218>:
  404248:	30303030 30303030 30303030 30303030     0000000000000000
  404258:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00404268 <_ctype_>:
  404268:	20202000 20202020 28282020 20282828     .         ((((( 
  404278:	20202020 20202020 20202020 20202020                     
  404288:	10108820 10101010 10101010 10101010      ...............
  404298:	04040410 04040404 10040404 10101010     ................
  4042a8:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4042b8:	01010101 01010101 01010101 10101010     ................
  4042c8:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4042d8:	02020202 02020202 02020202 10101010     ................
  4042e8:	00000020 00000000 00000000 00000000      ...............
	...

0040436c <_init>:
  40436c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40436e:	bf00      	nop
  404370:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404372:	bc08      	pop	{r3}
  404374:	469e      	mov	lr, r3
  404376:	4770      	bx	lr

00404378 <__init_array_start>:
  404378:	00402339 	.word	0x00402339

0040437c <__frame_dummy_init_array_entry>:
  40437c:	004000f1                                ..@.

00404380 <_fini>:
  404380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404382:	bf00      	nop
  404384:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404386:	bc08      	pop	{r3}
  404388:	469e      	mov	lr, r3
  40438a:	4770      	bx	lr

0040438c <__fini_array_start>:
  40438c:	004000cd 	.word	0x004000cd
