{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 5191, "design__instance__area": 99714.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 150, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 13, "power__internal__total": 0.009206820279359818, "power__switching__total": 0.00428309990093112, "power__leakage__total": 1.776051590240968e-06, "power__total": 0.013491696678102016, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5790778021002978, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6115985668796704, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5840206261680241, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.99928446124039, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.584021, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 150, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 13, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8384309039913518, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8964103046907257, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3085850551320117, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.60212936341253, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.308585, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 51.148125, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 150, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 13, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4647670990726418, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4841129856240547, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.263753693018218, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.267628371483745, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.263754, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 8, "design__max_fanout_violation__count": 150, "design__max_cap_violation__count": 14, "clock__skew__worst_hold": -0.4617821533642146, "clock__skew__worst_setup": 0.4784894838006799, "timing__hold__ws": 0.26240643733973235, "timing__setup__ws": 43.05626199665401, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.262406, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.751495, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.965 565.885", "design__core__bbox": "6.72 15.68 540.96 548.8", "design__io": 77, "design__die__area": 310085, "design__core__area": 284814, "design__instance__count__stdcell": 7326, "design__instance__area__stdcell": 109088, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.383016, "design__instance__utilization__stdcell": 0.383016, "design__rows": 136, "design__rows:GF018hv5v_mcu_sc7": 136, "design__sites": 129744, "design__sites:GF018hv5v_mcu_sc7": 129744, "design__instance__count__class:tie_cell": 2, "design__instance__area__class:tie_cell": 17.5616, "design__instance__count__class:buffer": 7, "design__instance__area__class:buffer": 136.102, "design__instance__count__class:inverter": 216, "design__instance__area__class:inverter": 2076.66, "design__instance__count__class:sequential_cell": 401, "design__instance__area__class:sequential_cell": 25740.9, "design__instance__count__class:multi_input_combinational_cell": 2490, "design__instance__area__class:multi_input_combinational_cell": 50507.2, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28701055, "design__instance__count__class:timing_repair_buffer": 265, "design__instance__area__class:timing_repair_buffer": 6063.14, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 21105.3, "design__instance__displacement__mean": 2.8805, "design__instance__displacement__max": 54.32, "route__wirelength__estimated": 137831, "design__violations": 0, "design__instance__count__class:clock_buffer": 126, "design__instance__area__class:clock_buffer": 6783.17, "design__instance__count__class:clock_inverter": 57, "design__instance__area__class:clock_inverter": 1246.87, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1627, "design__instance__area__class:antenna_cell": 7143.18, "route__net": 3512, "route__net__special": 2, "route__drc_errors__iter:0": 791, "route__wirelength__iter:0": 164898, "route__drc_errors__iter:1": 163, "route__wirelength__iter:1": 163204, "route__drc_errors__iter:2": 123, "route__wirelength__iter:2": 162650, "route__drc_errors__iter:3": 2, "route__wirelength__iter:3": 162537, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 162541, "route__drc_errors": 0, "route__wirelength": 162541, "route__vias": 26202, "route__vias__singlecut": 26202, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1008.85, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 84, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 84, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 84, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 150, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 10, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5748537364390417, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6031879610964519, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5819808133471904, "timing__setup__ws__corner:min_tt_025C_5v00": 51.187418419422066, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.581981, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 84, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 150, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 11, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.8311841450377637, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8817730128977943, "timing__hold__ws__corner:min_ss_125C_4v50": 1.305158462691898, "timing__setup__ws__corner:min_ss_125C_4v50": 43.98160893303235, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.305158, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.477707, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 84, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 150, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 10, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4617821533642146, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4784894838006799, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26240643733973235, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.37605719602731, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.262406, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 84, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 150, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 14, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5841998161692664, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6218276070063512, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5865327278768905, "timing__setup__ws__corner:max_tt_025C_5v00": 50.68682328435288, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.586533, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 84, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 150, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8468752605554735, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.9141401228062132, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3128061231910164, "timing__setup__ws__corner:max_ss_125C_4v50": 43.05626199665401, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.312806, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.751495, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 84, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 150, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 14, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.46836780224351654, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.49097438615489675, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26541281035314085, "timing__setup__ws__corner:max_ff_n40C_5v50": 54.064260376616524, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.265413, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 84, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 84, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99981, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000189793, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000247743, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.81452e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000247743, "design_powergrid__voltage__worst": 0.000247743, "design_powergrid__voltage__worst__net:VDD": 4.99981, "design_powergrid__drop__worst": 0.000247743, "design_powergrid__drop__worst__net:VDD": 0.000189793, "design_powergrid__voltage__worst__net:VSS": 0.000247743, "design_powergrid__drop__worst__net:VSS": 0.000247743, "ir__voltage__worst": 5, "ir__drop__avg": 3.76e-05, "ir__drop__worst": 0.00019, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}