#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Oct 26 13:19:09 2023
# Process ID: 29724
# Current directory: C:/Codes/Verilog/hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8996 C:\Codes\Verilog\hw\hw.xpr
# Log file: C:/Codes/Verilog/hw/vivado.log
# Journal file: C:/Codes/Verilog/hw\vivado.jou
# Running On: LAPTOP-BA9EVQUE, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16559 MB
#-----------------------------------------------------------
start_gui
open_project C:/Codes/Verilog/hw/hw.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Codes/Verilog/hw/hw.srcs/sources_1/bd/design_1/design_1.bd}
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210370A92DC9A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210370A92DC9A]
open_hw_target
set_property PROGRAM.FILE {C:/Codes/Verilog/hw/hw.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Codes/Verilog/hw/hw.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run design_1_PWM_0_0_synth_1
launch_runs design_1_PWM_0_0_synth_1
wait_on_run design_1_PWM_0_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs design_1_processing_system7_0_0_synth_1
wait_on_run design_1_processing_system7_0_0_synth_1
reset_run design_1_xadc_wiz_0_0_synth_1
launch_runs design_1_xadc_wiz_0_0_synth_1
wait_on_run design_1_xadc_wiz_0_0_synth_1
reset_run design_1_xadc_wiz_0_0_synth_1
open_bd_design {C:/Codes/Verilog/hw/hw.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
source design_1_wrapper.tcl
open_bd_design {C:/Codes/Verilog/hw/hw.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Codes/Verilog/hw/hw.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs design_1_axi_gpio_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_PWM_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_xadc_wiz_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_rst_ps7_0_50M_0_synth_1]
set_property needs_refresh false [get_runs design_1_auto_pc_0_synth_1]
set_property needs_refresh false [get_runs design_1_xbar_0_synth_1]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Codes/Verilog/hw/design_1_wrapper.xsa
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210370A92DC9A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210370A92DC9A]
open_hw_target
set_property PROGRAM.FILE {C:/Codes/Verilog/hw/hw.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Codes/Verilog/hw/hw.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
write_hw_platform -fixed -include_bit -force -file C:/Codes/Verilog/hw/design_1_wrapper.xsa
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Codes/Verilog/hw/hw.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
open_bd_design {C:/Codes/Verilog/hw/hw.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
