TimeQuest Timing Analyzer report for e3tt
Sun Nov 17 16:06:16 2024
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Progagation Delay
 65. Minimum Progagation Delay
 66. Board Trace Model Assignments
 67. Input Transition Times
 68. Signal Integrity Metrics (Slow 1200mv 0c Model)
 69. Signal Integrity Metrics (Slow 1200mv 85c Model)
 70. Signal Integrity Metrics (Fast 1200mv 0c Model)
 71. Setup Transfers
 72. Hold Transfers
 73. Recovery Transfers
 74. Removal Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; e3tt                                                ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE6E22C8                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ; < 0.1%      ;
;     Processors 13-16       ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 117.29 MHz ; 117.29 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.737 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.452 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.497 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.372 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.463 ; 0.000              ;
+---------------------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.737 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 4.477      ;
; 45.912 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 4.301      ;
; 45.939 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 4.293      ;
; 46.013 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 4.184      ;
; 46.246 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.953      ;
; 46.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.829      ;
; 46.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.822      ;
; 46.701 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 3.510      ;
; 46.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 3.316      ;
; 47.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 3.208      ;
; 47.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 3.189      ;
; 47.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 3.167      ;
; 47.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 3.131      ;
; 47.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 3.072      ;
; 47.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 3.016      ;
; 47.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.976      ;
; 47.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 2.937      ;
; 47.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 2.793      ;
; 47.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 2.791      ;
; 47.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 2.761      ;
; 47.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 2.610      ;
; 47.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.568      ;
; 47.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 2.456      ;
; 48.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 1.940      ;
; 92.840 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.079      ;
; 92.845 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.074      ;
; 92.864 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.055      ;
; 92.892 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.027      ;
; 93.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                             ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.427      ;
; 93.780 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.139      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.904 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.029      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.909 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.024      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.928 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.005      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.956 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.977      ;
; 93.989 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.930      ;
; 94.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.791      ;
; 94.161 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_we_reg                                   ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.389     ; 5.471      ;
; 94.167 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_we_reg                                   ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.389     ; 5.465      ;
; 94.178 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_we_reg                                   ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.389     ; 5.454      ;
; 94.179 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_we_reg                                   ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.389     ; 5.453      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.776      ;
; 0.490 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.409      ; 1.153      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.498 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.411      ; 1.163      ;
; 0.500 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.409      ; 1.165      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.161      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.167      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.168      ;
; 0.512 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.169      ;
; 0.513 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.409      ; 1.176      ;
; 0.513 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.170      ;
; 0.517 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.174      ;
; 0.518 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.409      ; 1.181      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.183      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.530 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.187      ;
; 0.535 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.192      ;
; 0.537 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.186      ;
; 0.537 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.194      ;
; 0.538 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.397      ; 1.189      ;
; 0.539 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.188      ;
; 0.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.834      ;
; 0.547 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.409      ; 1.210      ;
; 0.550 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.207      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.844      ;
; 0.553 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.409      ; 1.216      ;
; 0.563 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.409      ; 1.226      ;
; 0.566 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.409      ; 1.229      ;
; 0.567 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.224      ;
; 0.568 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.225      ;
; 0.570 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.219      ;
; 0.572 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.229      ;
; 0.575 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 1.220      ;
; 0.578 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.394      ; 1.226      ;
; 0.581 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.409      ; 1.244      ;
; 0.588 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.245      ;
; 0.590 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.407      ; 1.251      ;
; 0.593 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.242      ;
; 0.593 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 1.238      ;
; 0.593 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 1.238      ;
; 0.593 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.250      ;
; 0.594 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.243      ;
; 0.594 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.243      ;
; 0.598 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.247      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 2.699      ;
; 97.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.877      ;
; 97.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.877      ;
; 97.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.877      ;
; 97.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.877      ;
; 97.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.729      ;
; 97.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.729      ;
; 97.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.729      ;
; 97.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.729      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.706      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.706      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.706      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.706      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.698      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.698      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.698      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.698      ;
; 97.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.697      ;
; 97.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.697      ;
; 97.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.697      ;
; 97.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.697      ;
; 97.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.531      ;
; 97.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.531      ;
; 97.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.531      ;
; 97.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.486      ;
; 97.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.486      ;
; 97.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.486      ;
; 97.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.486      ;
; 97.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.486      ;
; 97.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.486      ;
; 97.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.486      ;
; 97.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.486      ;
; 97.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.486      ;
; 97.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.486      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.471      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.471      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.471      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.471      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.471      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.471      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.471      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.471      ;
; 97.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.413      ;
; 97.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.413      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.337      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.337      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.337      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.337      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.337      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.337      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.225      ;
; 97.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.178      ;
; 97.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.178      ;
; 97.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.178      ;
; 97.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.098      ;
; 97.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.098      ;
; 97.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.098      ;
; 97.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.098      ;
; 97.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.098      ;
; 97.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.098      ;
; 97.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.098      ;
; 97.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.098      ;
; 97.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.098      ;
; 97.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.098      ;
; 97.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.097      ;
; 97.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.051      ;
; 97.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.051      ;
; 97.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.051      ;
; 97.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.051      ;
; 97.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.001      ;
; 98.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.798      ;
; 98.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.798      ;
; 98.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.798      ;
; 98.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.798      ;
; 98.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.798      ;
; 98.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.798      ;
; 98.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.798      ;
; 98.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.798      ;
; 98.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.798      ;
; 98.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.798      ;
; 98.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.798      ;
; 98.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.798      ;
; 98.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.774      ;
; 98.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.774      ;
; 98.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.774      ;
; 98.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.774      ;
; 98.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.774      ;
; 98.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.774      ;
; 98.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.774      ;
; 98.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.774      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.665      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.665      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.665      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.665      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.665      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.665      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.665      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.665      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.680      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.680      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.680      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.680      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.680      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.680      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.680      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.680      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.680      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.680      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.680      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.680      ;
; 1.609  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.900      ;
; 1.657  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.964      ;
; 1.657  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.964      ;
; 1.657  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.964      ;
; 1.657  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.964      ;
; 1.702  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.009      ;
; 1.715  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.009      ;
; 1.715  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.009      ;
; 1.715  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.009      ;
; 1.715  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.009      ;
; 1.715  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.009      ;
; 1.715  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.009      ;
; 1.715  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.009      ;
; 1.715  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.009      ;
; 1.715  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.009      ;
; 1.715  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.009      ;
; 1.784  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.079      ;
; 1.784  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.079      ;
; 1.784  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.079      ;
; 1.797  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.093      ;
; 1.898  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.204      ;
; 1.898  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.204      ;
; 1.898  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.204      ;
; 1.898  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.204      ;
; 1.898  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.204      ;
; 1.898  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.204      ;
; 1.966  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.259      ;
; 1.966  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.259      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.328      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.328      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.328      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.328      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.328      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.328      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.328      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.328      ;
; 2.057  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.350      ;
; 2.057  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.350      ;
; 2.057  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.350      ;
; 2.057  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.350      ;
; 2.057  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.350      ;
; 2.057  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.350      ;
; 2.057  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.350      ;
; 2.057  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.350      ;
; 2.057  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.350      ;
; 2.057  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.350      ;
; 2.123  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.412      ;
; 2.123  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.412      ;
; 2.123  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.412      ;
; 2.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.508      ;
; 2.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.508      ;
; 2.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.508      ;
; 2.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.508      ;
; 2.249  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.540      ;
; 2.249  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.540      ;
; 2.249  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.540      ;
; 2.249  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.540      ;
; 2.252  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.547      ;
; 2.252  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.547      ;
; 2.252  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.547      ;
; 2.252  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.547      ;
; 2.298  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.589      ;
; 2.298  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.589      ;
; 2.298  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.589      ;
; 2.298  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.589      ;
; 2.339  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.634      ;
; 2.339  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.634      ;
; 2.339  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.634      ;
; 2.339  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.634      ;
; 51.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.347      ; 2.511      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.463 ; 49.698       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.463 ; 49.698       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.466 ; 49.701       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                                  ;
; 49.468 ; 49.703       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_we_reg                                        ;
; 49.471 ; 49.706       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.471 ; 49.706       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                                   ;
; 49.527 ; 49.747       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                  ;
; 49.583 ; 49.771       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.583 ; 49.771       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.583 ; 49.771       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.583 ; 49.771       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.583 ; 49.771       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.584 ; 49.772       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.586 ; 49.774       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                 ;
; 49.586 ; 49.774       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                 ;
; 49.586 ; 49.774       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                 ;
; 49.586 ; 49.774       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                        ;
; 49.586 ; 49.774       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ;
; 49.586 ; 49.774       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ;
; 49.586 ; 49.774       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ;
; 49.586 ; 49.774       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ;
; 49.586 ; 49.774       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                   ;
; 49.586 ; 49.774       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                       ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                               ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                               ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                 ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                          ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                          ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                          ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                          ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                   ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ;
; 49.587 ; 49.775       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                   ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                               ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                               ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                               ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                               ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                               ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                               ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                               ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                               ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                               ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                               ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                               ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                               ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                               ;
; 49.589 ; 49.777       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                               ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                      ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                          ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                     ;
; 49.590 ; 49.778       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                     ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                              ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                   ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                   ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                   ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                   ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                        ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                        ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                        ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                        ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                       ;
; 49.591 ; 49.779       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.564 ; 2.828 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.663 ; 7.636 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.336  ; 1.265  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.384 ; -1.513 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.278 ; 13.998 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.915 ; 11.636 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; C_clk      ; pin_name1   ; 10.902 ;    ;    ; 11.057 ;
; Open       ; pin_name1   ; 10.784 ;    ;    ; 10.910 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; C_clk      ; pin_name1   ; 10.572 ;    ;    ; 10.719 ;
; Open       ; pin_name1   ; 10.458 ;    ;    ; 10.578 ;
+------------+-------------+--------+----+----+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 127.1 MHz ; 127.1 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.066 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.401 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.793 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.247 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.317 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.066 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 4.281      ;
; 46.228 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.324      ; 4.118      ;
; 46.274 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.341      ; 4.089      ;
; 46.322 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 4.008      ;
; 46.548 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 3.785      ;
; 46.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 3.604      ;
; 46.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 3.603      ;
; 46.994 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 3.350      ;
; 47.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 3.118      ;
; 47.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 3.031      ;
; 47.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.319      ; 3.012      ;
; 47.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 2.960      ;
; 47.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.909      ;
; 47.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 2.904      ;
; 47.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 2.821      ;
; 47.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 2.807      ;
; 47.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.724      ;
; 47.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 2.634      ;
; 47.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 2.618      ;
; 47.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.552      ;
; 47.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 2.463      ;
; 47.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.319      ; 2.428      ;
; 48.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 2.285      ;
; 48.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 1.790      ;
; 93.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.718      ;
; 93.219 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.712      ;
; 93.219 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.712      ;
; 93.277 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.654      ;
; 93.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                             ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.990      ;
; 94.092 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.839      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.735      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.213 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.729      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.271 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.304 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.627      ;
; 94.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.490      ;
; 94.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                   ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.335      ;
; 94.624 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_we_reg                                   ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.343     ; 5.055      ;
; 94.629 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_we_reg                                   ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.343     ; 5.050      ;
; 94.642 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_we_reg                                   ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.343     ; 5.037      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.715      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.724      ;
; 0.464 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.361      ; 1.055      ;
; 0.469 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.361      ; 1.067      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.355      ; 1.062      ;
; 0.478 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.361      ; 1.069      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.484 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.355      ; 1.069      ;
; 0.485 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.361      ; 1.076      ;
; 0.486 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.070      ;
; 0.487 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.071      ;
; 0.488 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.072      ;
; 0.490 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.361      ; 1.081      ;
; 0.490 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.074      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.498 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.355      ; 1.083      ;
; 0.502 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.086      ;
; 0.504 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.081      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.773      ;
; 0.507 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.084      ;
; 0.507 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.355      ; 1.092      ;
; 0.509 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.350      ; 1.089      ;
; 0.509 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.093      ;
; 0.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.783      ;
; 0.515 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.361      ; 1.106      ;
; 0.520 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.355      ; 1.105      ;
; 0.522 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.361      ; 1.113      ;
; 0.530 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.361      ; 1.121      ;
; 0.531 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.361      ; 1.122      ;
; 0.534 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.118      ;
; 0.535 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.355      ; 1.120      ;
; 0.536 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.113      ;
; 0.536 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.344      ; 1.110      ;
; 0.538 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.355      ; 1.123      ;
; 0.540 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.116      ;
; 0.546 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.361      ; 1.137      ;
; 0.550 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.358      ; 1.138      ;
; 0.553 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.130      ;
; 0.553 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.344      ; 1.127      ;
; 0.554 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.344      ; 1.128      ;
; 0.554 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.138      ;
; 0.555 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.132      ;
; 0.556 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.133      ;
; 0.556 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.355      ; 1.141      ;
; 0.558 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.135      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 2.534      ;
; 97.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.646      ;
; 97.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.646      ;
; 97.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.646      ;
; 97.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.646      ;
; 97.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.553      ;
; 97.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.553      ;
; 97.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.553      ;
; 97.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.553      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.537      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.537      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.537      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.537      ;
; 97.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.529      ;
; 97.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.529      ;
; 97.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.529      ;
; 97.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.529      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.483      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.483      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.483      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.483      ;
; 97.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.376      ;
; 97.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.376      ;
; 97.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.376      ;
; 97.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.322      ;
; 97.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.322      ;
; 97.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.322      ;
; 97.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.322      ;
; 97.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.322      ;
; 97.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.322      ;
; 97.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.322      ;
; 97.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.322      ;
; 97.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.322      ;
; 97.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.322      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.313      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.313      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.313      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.313      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.313      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.313      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.313      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.313      ;
; 97.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.246      ;
; 97.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.246      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.205      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.205      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.205      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.205      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.205      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.205      ;
; 97.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.077      ;
; 97.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.021      ;
; 97.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.021      ;
; 97.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.021      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 98.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.942      ;
; 98.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.899      ;
; 98.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.899      ;
; 98.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.899      ;
; 98.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.899      ;
; 98.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.853      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.673      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.673      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.673      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.673      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.673      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.673      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.673      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.673      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.673      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.673      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.673      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.673      ;
; 98.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.613      ;
; 98.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.613      ;
; 98.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.613      ;
; 98.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.613      ;
; 98.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.613      ;
; 98.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.613      ;
; 98.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.613      ;
; 98.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.613      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.247  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.512      ;
; 1.247  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.512      ;
; 1.247  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.512      ;
; 1.247  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.512      ;
; 1.247  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.512      ;
; 1.247  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.512      ;
; 1.247  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.512      ;
; 1.247  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.512      ;
; 1.247  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.512      ;
; 1.247  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.512      ;
; 1.247  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.512      ;
; 1.247  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.512      ;
; 1.264  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.531      ;
; 1.264  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.531      ;
; 1.264  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.531      ;
; 1.264  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.531      ;
; 1.264  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.531      ;
; 1.264  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.531      ;
; 1.264  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.531      ;
; 1.264  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.531      ;
; 1.451  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.714      ;
; 1.492  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.492  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.492  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.492  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.531  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.809      ;
; 1.545  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.812      ;
; 1.545  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.812      ;
; 1.545  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.812      ;
; 1.545  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.812      ;
; 1.545  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.812      ;
; 1.545  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.812      ;
; 1.545  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.812      ;
; 1.545  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.812      ;
; 1.545  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.812      ;
; 1.545  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.812      ;
; 1.611  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.878      ;
; 1.611  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.878      ;
; 1.611  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.878      ;
; 1.615  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.885      ;
; 1.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.980      ;
; 1.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.980      ;
; 1.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.980      ;
; 1.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.980      ;
; 1.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.980      ;
; 1.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.980      ;
; 1.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.038      ;
; 1.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.038      ;
; 1.829  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.093      ;
; 1.829  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.093      ;
; 1.829  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.093      ;
; 1.829  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.093      ;
; 1.829  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.093      ;
; 1.829  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.093      ;
; 1.829  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.093      ;
; 1.829  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.093      ;
; 1.849  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.115      ;
; 1.849  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.115      ;
; 1.849  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.115      ;
; 1.849  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.115      ;
; 1.849  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.115      ;
; 1.849  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.115      ;
; 1.849  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.115      ;
; 1.849  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.115      ;
; 1.849  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.115      ;
; 1.849  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.115      ;
; 1.921  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.184      ;
; 1.921  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.184      ;
; 1.921  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.184      ;
; 1.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.255      ;
; 1.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.255      ;
; 1.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.255      ;
; 1.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.255      ;
; 2.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.279      ;
; 2.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.279      ;
; 2.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.279      ;
; 2.014  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.279      ;
; 2.062  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.330      ;
; 2.062  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.330      ;
; 2.062  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.330      ;
; 2.062  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.330      ;
; 2.094  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.359      ;
; 2.094  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.359      ;
; 2.094  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.359      ;
; 2.094  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.359      ;
; 2.125  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.393      ;
; 2.125  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.393      ;
; 2.125  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.393      ;
; 2.125  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.393      ;
; 51.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.465      ; 2.257      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.317 ; 49.547       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.317 ; 49.547       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.319 ; 49.549       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.319 ; 49.549       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.320 ; 49.550       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.320 ; 49.550       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                                  ;
; 49.320 ; 49.550       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_we_reg                                        ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.323 ; 49.553       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                                   ;
; 49.409 ; 49.625       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                  ;
; 49.451 ; 49.635       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.451 ; 49.635       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.451 ; 49.635       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.451 ; 49.635       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.453 ; 49.637       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.453 ; 49.637       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.453 ; 49.637       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.453 ; 49.637       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.453 ; 49.637       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                               ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                               ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                 ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                          ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                          ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                          ;
; 49.455 ; 49.639       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                          ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                               ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                               ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                               ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                               ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                               ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                               ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                               ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                               ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                               ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                               ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                               ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                               ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                               ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.523 ; 2.925 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.545 ; 7.474 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.096  ; 0.976  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.508 ; -1.726 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.412 ; 12.970 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.098 ; 10.655 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; C_clk      ; pin_name1   ; 9.850 ;    ;    ; 9.745 ;
; Open       ; pin_name1   ; 9.745 ;    ;    ; 9.606 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; C_clk      ; pin_name1   ; 9.531 ;    ;    ; 9.429 ;
; Open       ; pin_name1   ; 9.430 ;    ;    ; 9.295 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.303 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.178 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.078 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.572 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.449 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.303 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.013      ;
; 48.340 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 1.963      ;
; 48.430 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 1.872      ;
; 48.431 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.859      ;
; 48.585 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.710      ;
; 48.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 1.661      ;
; 48.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 1.657      ;
; 48.785 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.516      ;
; 48.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 1.425      ;
; 48.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 1.394      ;
; 48.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 1.390      ;
; 48.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 1.362      ;
; 48.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.340      ;
; 48.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 1.313      ;
; 49.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 1.286      ;
; 49.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 1.275      ;
; 49.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.261      ;
; 49.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.204      ;
; 49.108 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 1.192      ;
; 49.133 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.160      ;
; 49.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 1.114      ;
; 49.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 1.112      ;
; 49.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 1.065      ;
; 49.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 0.812      ;
; 96.701 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.254      ;
; 96.704 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.251      ;
; 96.755 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.200      ;
; 96.819 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.136      ;
; 97.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                             ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.844      ;
; 97.152 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.803      ;
; 97.238 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.717      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.263 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.699      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.266 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.696      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.317 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.645      ;
; 97.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.607      ;
; 97.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                   ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.583      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.381 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.581      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                   ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.527      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                              ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.413      ;
; 97.551 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.419      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.178 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.470      ;
; 0.181 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.189      ; 0.474      ;
; 0.184 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.476      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.481      ;
; 0.192 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.476      ;
; 0.193 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.480      ;
; 0.196 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.488      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.482      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.491      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.487      ;
; 0.203 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.487      ;
; 0.204 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.488      ;
; 0.204 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.488      ;
; 0.204 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.488      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.497      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.490      ;
; 0.206 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.490      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.499      ;
; 0.207 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.499      ;
; 0.207 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.490      ;
; 0.209 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.490      ;
; 0.212 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.496      ;
; 0.212 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.496      ;
; 0.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.333      ;
; 0.215 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.174      ; 0.493      ;
; 0.215 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.507      ;
; 0.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.339      ;
; 0.218 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.499      ;
; 0.218 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.502      ;
; 0.218 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.502      ;
; 0.219 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.506      ;
; 0.219 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                          ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.503      ;
; 0.220 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.174      ; 0.498      ;
; 0.221 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.174      ; 0.499      ;
; 0.221 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.502      ;
; 0.228 ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.512      ;
; 0.229 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.510      ;
; 0.229 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.510      ;
; 0.230 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.514      ;
; 0.231 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.512      ;
; 0.231 ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.512      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 1.214      ;
; 98.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.298      ;
; 98.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.298      ;
; 98.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.298      ;
; 98.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.298      ;
; 98.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.227      ;
; 98.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.227      ;
; 98.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.227      ;
; 98.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.227      ;
; 98.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.215      ;
; 98.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.215      ;
; 98.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.215      ;
; 98.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.215      ;
; 98.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.216      ;
; 98.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.216      ;
; 98.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.216      ;
; 98.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.216      ;
; 98.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.205      ;
; 98.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.205      ;
; 98.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.205      ;
; 98.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.205      ;
; 98.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.181      ;
; 98.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.181      ;
; 98.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.181      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.131      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.131      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.131      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.131      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.131      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.131      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.131      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.131      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.131      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.131      ;
; 98.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.118      ;
; 98.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.118      ;
; 98.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.118      ;
; 98.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.118      ;
; 98.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.118      ;
; 98.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.118      ;
; 98.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.118      ;
; 98.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.118      ;
; 98.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.087      ;
; 98.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.087      ;
; 98.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.049      ;
; 98.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.049      ;
; 98.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.049      ;
; 98.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.049      ;
; 98.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.049      ;
; 98.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.049      ;
; 98.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.040      ;
; 98.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.997      ;
; 98.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.997      ;
; 98.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.997      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.961      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.961      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.961      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.961      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.961      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.961      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.961      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.961      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.961      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.961      ;
; 99.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.956      ;
; 99.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.931      ;
; 99.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.931      ;
; 99.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.931      ;
; 99.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.931      ;
; 99.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.894      ;
; 99.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.807      ;
; 99.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.807      ;
; 99.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.807      ;
; 99.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.807      ;
; 99.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.807      ;
; 99.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.807      ;
; 99.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.807      ;
; 99.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.807      ;
; 99.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.807      ;
; 99.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.807      ;
; 99.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.807      ;
; 99.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.807      ;
; 99.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.788      ;
; 99.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.788      ;
; 99.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.788      ;
; 99.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.788      ;
; 99.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.788      ;
; 99.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.788      ;
; 99.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.788      ;
; 99.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.788      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.572  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.576  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.695      ;
; 0.576  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.695      ;
; 0.576  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.695      ;
; 0.576  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.695      ;
; 0.576  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.695      ;
; 0.576  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.695      ;
; 0.576  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.695      ;
; 0.576  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.695      ;
; 0.684  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.802      ;
; 0.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.826      ;
; 0.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.826      ;
; 0.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.826      ;
; 0.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.826      ;
; 0.714  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.841      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.845      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.845      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.845      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.845      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.845      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.845      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.845      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.845      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.845      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.845      ;
; 0.743  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.865      ;
; 0.743  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.865      ;
; 0.743  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.865      ;
; 0.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.877      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.927      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.927      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.927      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.927      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.927      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.927      ;
; 0.845  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.964      ;
; 0.845  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.964      ;
; 0.865  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.982      ;
; 0.865  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.982      ;
; 0.865  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.982      ;
; 0.865  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.982      ;
; 0.865  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.982      ;
; 0.865  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.982      ;
; 0.865  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.982      ;
; 0.865  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.982      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.987      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.987      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.987      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.987      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.987      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.987      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.987      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.987      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.987      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.987      ;
; 0.911  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.027      ;
; 0.911  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.027      ;
; 0.911  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.027      ;
; 0.934  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.054      ;
; 0.934  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.054      ;
; 0.934  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.054      ;
; 0.934  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.054      ;
; 0.939  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.057      ;
; 0.939  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.057      ;
; 0.939  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.057      ;
; 0.939  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.057      ;
; 0.949  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.071      ;
; 0.949  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.071      ;
; 0.949  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.071      ;
; 0.949  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.071      ;
; 0.956  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.074      ;
; 0.956  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.074      ;
; 0.956  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.074      ;
; 0.956  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.074      ;
; 0.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.088      ;
; 0.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.088      ;
; 0.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.088      ;
; 0.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.088      ;
; 50.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.364      ; 1.063      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_address_reg0                                  ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_we_reg                                        ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~portb_datain_reg0                                   ;
; 49.453 ; 49.683       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|altsyncram_v4a2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.465 ; 49.681       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                  ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                 ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                 ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                 ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                        ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                   ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                       ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                               ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                 ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                          ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                          ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                          ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; RAM1:1|altsyncram:altsyncram_component|altsyncram_jtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                               ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                               ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.058 ; 1.246 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.915 ; 3.239 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.837  ; 0.530  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.386 ; -0.639 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.463 ; 6.901 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.280 ; 5.720 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; C_clk      ; pin_name1   ; 5.371 ;    ;    ; 6.086 ;
; Open       ; pin_name1   ; 5.311 ;    ;    ; 6.026 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; C_clk      ; pin_name1   ; 5.221 ;    ;    ; 5.926 ;
; Open       ; pin_name1   ; 5.162 ;    ;    ; 5.868 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 45.737 ; 0.178 ; 47.497   ; 0.572   ; 49.317              ;
;  altera_reserved_tck ; 45.737 ; 0.178 ; 47.497   ; 0.572   ; 49.317              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.564 ; 2.925 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.663 ; 7.636 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.336  ; 1.265  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.386 ; -0.639 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.278 ; 13.998 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.280 ; 5.720 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; C_clk      ; pin_name1   ; 10.902 ;    ;    ; 11.057 ;
; Open       ; pin_name1   ; 10.784 ;    ;    ; 10.910 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; C_clk      ; pin_name1   ; 5.221 ;    ;    ; 5.926 ;
; Open       ; pin_name1   ; 5.162 ;    ;    ; 5.868 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pin_name1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wren                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; C_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Open                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLR                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; S_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_name1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; wren                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; output[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; output[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; output[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; output[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; output[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; output[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; output[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; output[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_name1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; wren                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; output[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; output[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; output[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; output[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; output[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; output[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; output[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; output[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_name1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; wren                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2716     ; 0        ; 38       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2716     ; 0        ; 38       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 89       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 89       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 5     ; 5    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 94    ; 94   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 342   ; 342  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sun Nov 17 16:06:15 2024
Info: Command: quartus_sta e3tt -c e3tt
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'e3tt.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: rhythm:inst1|inst2 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: rhythm:inst1|inst1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: S_clk was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 45.737
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    45.737         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.452         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 47.497
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.497         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.372
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.372         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.463
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.463         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: rhythm:inst1|inst2 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: rhythm:inst1|inst1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: S_clk was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 46.066
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    46.066         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 47.793
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.793         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.247
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.247         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.317
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.317         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: rhythm:inst1|inst2 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: rhythm:inst1|inst1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ROM1:2|altsyncram:altsyncram_component|altsyncram_33c1:auto_generated|altsyncram_sid2:altsyncram1|ram_block3a1~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: S_clk was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 48.303
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.303         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.178         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.078
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.078         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.572
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.572         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.449
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.449         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4678 megabytes
    Info: Processing ended: Sun Nov 17 16:06:16 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


