G2_INV_N1 5000
RULE_ACT001
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_ACT001
Minimum vertical width of ACT layer is 24nm
RULE_ACT003
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_ACT003
Minimum vertical spacing of ACT is 80nm
RULE_ACT004
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_ACT004
Minimum horizontal width of ACT is 110nm
RULE_ACT005
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_ACT005
Horizontal spacing of ACT  must be 80nm
RULE_ACT006
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_ACT006
Minimum notch of ACT is 166nm
RULE_ACT008A
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_ACT008A
Minimum area of ACT is 0.004608 um2
RULE_ACT008B
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_ACT008B
Minimum enclosed area of ACT is 0.004608 um2
RULE_GATE001
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_GATE001
Minimum horizontal width of GATE is 20nm
RULE_GATE005
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_GATE005
Minimum extension of ACT past GATE is 10nm
RULE_GATE006
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_GATE006
Minimum extension of GATE past ACT is 10nm
RULE_SDC001
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_SDC001
Horizontal Width of SDC is 28nm
RULE_SDC002
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_SDC002
Horizontal spacing of SDC is 110nm
RULE_SDC003A
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_SDC003A
Minimum spacing of SDC to GATE is 10nm
RULE_SDC004
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_SDC004
Minimum extenxion of ACT past SDC in horizontal direction is 2nm
RULE_SDC005
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_SDC005
Minimum Vertical length of SDC is 44nm
RULE_SDC006
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_SDC006
Minimum Vertical spacing of SDC is 62nm
RULE_SDC007
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_SDC007
Minimum Vertical extension of SDC past ACT is 0nm
RULE_SDC008
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_SDC008
SDC layer may not bend
RULE_IL001
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_IL001
Horizontal width of IL is 24nm
RULE_IL002
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_IL002
Horizontal spacing of IL is 40nm
RULE_IL004
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_IL004
Minimum horizontal enclosure of SDC around IL is 2 nm
RULE_IL005
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_IL005
Minimum Vertical overlap of SDC and IL is 58nm
RULE_IL006
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_IL006
Vertical length of IL is 68nm
RULE_IL007
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_IL007
Vertical spacing of IL is 48nm
RULE_IL008
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_IL008
IL may not bend
RULE_IL009
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_IL009
Minimum horizontal spacing of SDC and IL is 16nm
RULE_IL010
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_IL010
Minimum vertical spacing of SDC and IL is 16nm
RULE_GC001
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_GC001A
Minimum vertical width of GC is 44nm
RULE_GC002
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_GC001B
Minimum horizontal length of GC is 20nm
RULE_GC003
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_GC003
Minimum vertical spacing of GC is 40nm
RULE_GC004
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_GC004
Minimum horizontal spacing of GC is 40nm
RULE_GC005
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_GC005
Minimum vertical spacing of GC to ACT is 6nm
RULE_GC006
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_GC006
Minimum horizontal extension of GC past GATE is 2nm
RULE_GC007
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_GC007
Minimum horizontal space of GC to IL is 4nm
RULE_GC008
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_GC008
Minimum vertical space of GC to IL is 4nm
RULE_GC009A
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_GC009A
Minimum horizontal space of SDC to GATE is 10nm
RULE_GC010
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_GC010
Minimum horizontal overlap of GC and IL is 24nm
RULE_GC011
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_GC011
Minimum vertical extension of IL past GC is 4nm
RULE_GC012
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_GC012
GC may not bend
RULE_VM001
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_VM001
Minimum horizontal width of VM0 polygons is 28nm
RULE_VM002
2 2 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_VM002
VM0 must be fully inside  M1
p 1 4
CN G2_INV_N1 c 1 0 0 1 0 0 0
495 645
635 645
635 820
495 820
p 2 4
1185 640
1325 640
1325 815
1185 815
RULE_M101
8 8 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_M1101
Minimum horizontal width of M1 is 28nm
e 1 2
CN G2_INV_N1 c 1 0 0 1 0 0 0
505 625 505 850
625 625 625 850
e 2 2
840 230 840 310
955 150 955 230
e 3 2
840 960 840 1040
955 1040 955 1120
e 4 2
865 0 865 230
955 0 955 230
e 5 2
865 150 865 230
980 230 980 310
e 6 2
865 1040 865 1120
980 960 980 1040
e 7 2
865 1040 865 1250
955 1040 955 1250
e 8 2
1205 620 1205 850
1305 620 1305 850
RULE_M102
0 0 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE M2
Minimum spacing between M1 polygons is 36nm
RULE_VM101
1 1 3 Nov  4 17:40:48 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_INV/_calibreDRC.rul_
RULE_VM101
VM1 is a square with 28nm edge length
p 1 4
CN G2_INV_N1 c 1 0 0 1 0 0 0
210 525
280 525
280 595
210 595
