# Computer-Architecture-Labs
This repo contains the 10 experiments done in the computer architecture course lab using verilog and the resulting 2 projects. 
The first project is a single cycle RISC-V microprocessor and the second one is the pipelined version of it. 
## Directory Structure
      .Labs                             
       ├── lab1                            
       │   │   ├── exp1       # Experiment 1: A simple inverter
       │   │   ├── exp2       # Experiment 2: A 4-digit 7-segment display driver
       │   │   ├── exp3       # Experiment 3: A 4-digit 7-segment display driver with optimized Divisor
       │   │   ├── Report
       │   │   ├── lab1.zip
       ├── lab2     
       │   │   ├── exp0       # Experiment 0: Send UART data to supply inputs to FPGA remotely
       │   │   ├── exp1       # Experiment 1: A 4-bit ripple carry adder (RCA)
       │   │   ├── exp2       # Experiment 2: Seven Segment Display Negative Number
       │   │   ├── exp3       # Experiment 3: Addition of two signed numbers
       │   │   ├── Report
       │   │   ├── lab2.zip
       ├── Lab3                            
       │   │   ├── exp1       # Experiment 1: A Register File with Reset
       │   │   ├── exp2       # Experiment 2: A 32-bit 2x1 multiplexer
       │   │   ├── exp3       # Experiment 3: A 32-bit shift left 1 module
       │   │   ├── exp4       # Experiment 4: The immediate generator & sign extender module
       │   │   ├── Report
       │   │   ├── lab3.zip
       ├── Lab4                            
       │   │   ├── exp1       # Experiment 1: A 32-bit register with reset and load control
       │   │   ├── exp2       # Experiment 2: A 32-bit ALU with zero output flag
       │   │   ├── exp3       # Experiment 3: The control unit
       │   │   ├── exp4       # Experiment 4: The ALU control unit
       │   │   ├── Report
       │   │   ├── lab4.zip
       ├── lab5                            
       │   │   ├── exp1       # Experiment 1: Instruction Memory Modelling and Simulation
       │   │   ├── exp2       # Experiment 2: Data Memory Modelling and Simulation
       │   │   ├── exp3       # Experiment 3: Constructing the Full Datapath and simulating it
       │   │   ├── Report
       │   │   ├── lab5.zip
       ├── lab6                            
       │   │   ├── exp1       # Experiment 4: Testing the Datapath on the Nexys A7 Board
       │   │   ├── exp2       # Experiment 5: Testing Using Your Own Program
       │   │   ├── Report
       │   │   ├── lab6.zip
       ├── lab7                            
       │   │   ├── exp1       # Experiment 1: Implement the pipelined datapath
       │   │   ├── exp2       # Experiment 2: Test the pipelined datapath on Nexys trainer Board
       │   │   ├── Report
       │   │   ├── lab7.zip
       ├── lab8                            
       │   │   ├── exp1       # Experiment 1: Implement, integrate, and test the forwarding unit
       │   │   ├── exp2       # Experiment 2: Implement, integrate, and test the hazard detection unit
       │   │   ├── exp3       # Experiment 3: Implement, integrate, and test instructions flushing
       │   │   ├── Report
       │   │   ├── lab8.zip
       ├── lab9                            
       │   │   ├── exp1       # Experiment 1: Update and Simulate the Data Memory Module
       │   │   ├── exp2       # Experiment 2: Design and implement the Cache Memory Module
       │   │   ├── Report
       │   │   ├── lab9.zip
       ├── lab10                            
       │   │   ├── exp1       # Experiment 3: Design and implement the Cache Memory Controller Module
       │   │   ├── exp2       # Experiment 4: Integrate with single-cycle RISC-V Implementation
       │   │   ├── lab10.zip
       └── guidlines          # original lab manual
  

