// Seed: 2395052386
module module_0 (
    input tri sample,
    input wor id_1,
    output uwire id_2,
    input wire id_3,
    output supply0 id_4,
    input tri id_5,
    input supply1 id_6,
    output tri1 id_7,
    input wire id_8,
    output tri id_9
    , id_13,
    input tri1 module_0,
    input supply0 id_11
);
  wire id_14;
  genvar id_15;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output uwire id_3,
    input wire id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    input tri1 id_8,
    input wire id_9,
    input wire id_10,
    input tri id_11,
    input supply1 id_12,
    output supply0 id_13,
    input supply0 id_14,
    input supply0 id_15
);
  assign id_0 = id_11;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_0,
      id_5,
      id_13,
      id_1,
      id_11,
      id_0,
      id_14,
      id_3,
      id_12,
      id_8
  );
  assign modCall_1.id_7 = 0;
  wire id_17;
endmodule
