# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do uart_v2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera_lite/16.0/projects/uart_v2 {C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:48 on Dec 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/altera_lite/16.0/projects/uart_v2" C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v 
# -- Compiling module DE1_SOC_golden_top
# 
# Top level modules:
# 	DE1_SOC_golden_top
# End time: 14:00:48 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/altera_lite/16.0/projects/uart_v2 {C:/altera_lite/16.0/projects/uart_v2/uart_v2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:48 on Dec 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/altera_lite/16.0/projects/uart_v2" C:/altera_lite/16.0/projects/uart_v2/uart_v2.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 14:00:48 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/altera_lite/16.0/projects/uart_v2 {C:/altera_lite/16.0/projects/uart_v2/baud_rate_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:49 on Dec 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/altera_lite/16.0/projects/uart_v2" C:/altera_lite/16.0/projects/uart_v2/baud_rate_gen.v 
# -- Compiling module baud_rate_gen
# 
# Top level modules:
# 	baud_rate_gen
# End time: 14:00:49 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/altera_lite/16.0/projects/uart_v2 {C:/altera_lite/16.0/projects/uart_v2/receiver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:49 on Dec 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/altera_lite/16.0/projects/uart_v2" C:/altera_lite/16.0/projects/uart_v2/receiver.v 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 14:00:49 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/altera_lite/16.0/projects/uart_v2 {C:/altera_lite/16.0/projects/uart_v2/transmitter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:49 on Dec 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/altera_lite/16.0/projects/uart_v2" C:/altera_lite/16.0/projects/uart_v2/transmitter.v 
# -- Compiling module transmitter
# 
# Top level modules:
# 	transmitter
# End time: 14:00:49 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/altera_lite/16.0/projects/uart_v2/simulation/modelsim/uart_v2.vo
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:04 on Dec 07,2022
# vlog -reportprogress 300 -work work C:/altera_lite/16.0/projects/uart_v2/simulation/modelsim/uart_v2.vo 
# -- Compiling module DE1_SOC_golden_top
# 
# Top level modules:
# 	DE1_SOC_golden_top
# End time: 14:01:04 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.uart
# vsim work.uart 
# Start time: 14:01:17 on Dec 07,2022
# Loading work.uart
# Loading work.baud_rate_gen
# Loading work.transmitter
# Loading work.receiver
add wave -position insertpoint sim:/uart/*
run
vlog -reportprogress 300 -work work C:/altera_lite/16.0/projects/uart_v2/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:14 on Dec 07,2022
# vlog -reportprogress 300 -work work C:/altera_lite/16.0/projects/uart_v2/testbench/testbench.v 
# -- Compiling module uart_tx_test
# 
# Top level modules:
# 	uart_tx_test
# End time: 14:02:14 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.uart_tx_test
# End time: 14:02:19 on Dec 07,2022, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
# vsim work.uart_tx_test 
# Start time: 14:02:19 on Dec 07,2022
# Loading work.uart_tx_test
# Loading work.uart
# Loading work.baud_rate_gen
# Loading work.transmitter
# Loading work.receiver
add wave -position insertpoint sim:/uart_tx_test/*
run
# READY IS SET
# INCREMENT BY 1
run
restart
# Closing VCD file "dump.vcd"
run
run
# READY IS SET
# INCREMENT BY 1
run
# READY IS SET
# INCREMENT BY 1
run
# READY IS SET
# INCREMENT BY 1
run
# READY IS SET
# INCREMENT BY 1
run
# READY IS SET
# INCREMENT BY 1
run
# READY IS SET
# INCREMENT BY 1
run
# READY IS SET
# INCREMENT BY 1
# READY IS SET
# INCREMENT BY 1
# READY IS SET
# INCREMENT BY 1
# READY IS SET
# INCREMENT BY 1
# READY IS SET
# INCREMENT BY 1
# READY IS SET
# INCREMENT BY 1
# READY IS SET
# INCREMENT BY 1
# READY IS SET
# INCREMENT BY 1
# READY IS SET
# INCREMENT BY 1
# READY IS SET
# SUCCESS: all bytes verified
# ** Note: $finish    : C:/altera_lite/16.0/projects/uart_v2/testbench/testbench.v(53)
#    Time: 153333 ps  Iteration: 0  Instance: /uart_tx_test
# 1
# Break in Module uart_tx_test at C:/altera_lite/16.0/projects/uart_v2/testbench/testbench.v line 53
# End time: 14:30:01 on Dec 07,2022, Elapsed time: 0:27:42
# Errors: 0, Warnings: 0
