{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525357059219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525357059219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 16:17:39 2018 " "Processing started: Thu May 03 16:17:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525357059219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357059219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357059219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525357059810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525357059811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_synthesizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Synthesizer " "Found entity 1: DE2_115_Synthesizer" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357069913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357069913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357069920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357069920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357069924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357069924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357069929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357069929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357069933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357069933 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(45) " "Verilog HDL Expression warning at wave_gen.v(45): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069938 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(46) " "Verilog HDL Expression warning at wave_gen.v(46): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(47) " "Verilog HDL Expression warning at wave_gen.v(47): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(48) " "Verilog HDL Expression warning at wave_gen.v(48): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(49) " "Verilog HDL Expression warning at wave_gen.v(49): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(50) " "Verilog HDL Expression warning at wave_gen.v(50): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(51) " "Verilog HDL Expression warning at wave_gen.v(51): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(52) " "Verilog HDL Expression warning at wave_gen.v(52): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(53) " "Verilog HDL Expression warning at wave_gen.v(53): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(54) " "Verilog HDL Expression warning at wave_gen.v(54): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(55) " "Verilog HDL Expression warning at wave_gen.v(55): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(56) " "Verilog HDL Expression warning at wave_gen.v(56): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(57) " "Verilog HDL Expression warning at wave_gen.v(57): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(58) " "Verilog HDL Expression warning at wave_gen.v(58): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(59) " "Verilog HDL Expression warning at wave_gen.v(59): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(60) " "Verilog HDL Expression warning at wave_gen.v(60): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(61) " "Verilog HDL Expression warning at wave_gen.v(61): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(62) " "Verilog HDL Expression warning at wave_gen.v(62): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(63) " "Verilog HDL Expression warning at wave_gen.v(63): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(64) " "Verilog HDL Expression warning at wave_gen.v(64): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(65) " "Verilog HDL Expression warning at wave_gen.v(65): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(66) " "Verilog HDL Expression warning at wave_gen.v(66): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(67) " "Verilog HDL Expression warning at wave_gen.v(67): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(68) " "Verilog HDL Expression warning at wave_gen.v(68): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(69) " "Verilog HDL Expression warning at wave_gen.v(69): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(70) " "Verilog HDL Expression warning at wave_gen.v(70): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(71) " "Verilog HDL Expression warning at wave_gen.v(71): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(72) " "Verilog HDL Expression warning at wave_gen.v(72): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(73) " "Verilog HDL Expression warning at wave_gen.v(73): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(74) " "Verilog HDL Expression warning at wave_gen.v(74): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(75) " "Verilog HDL Expression warning at wave_gen.v(75): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(82) " "Verilog HDL Expression warning at wave_gen.v(82): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(83) " "Verilog HDL Expression warning at wave_gen.v(83): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(84) " "Verilog HDL Expression warning at wave_gen.v(84): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(85) " "Verilog HDL Expression warning at wave_gen.v(85): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(86) " "Verilog HDL Expression warning at wave_gen.v(86): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(87) " "Verilog HDL Expression warning at wave_gen.v(87): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(88) " "Verilog HDL Expression warning at wave_gen.v(88): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(89) " "Verilog HDL Expression warning at wave_gen.v(89): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(90) " "Verilog HDL Expression warning at wave_gen.v(90): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(91) " "Verilog HDL Expression warning at wave_gen.v(91): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(92) " "Verilog HDL Expression warning at wave_gen.v(92): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(93) " "Verilog HDL Expression warning at wave_gen.v(93): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(94) " "Verilog HDL Expression warning at wave_gen.v(94): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 94 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(95) " "Verilog HDL Expression warning at wave_gen.v(95): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(96) " "Verilog HDL Expression warning at wave_gen.v(96): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(97) " "Verilog HDL Expression warning at wave_gen.v(97): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(98) " "Verilog HDL Expression warning at wave_gen.v(98): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 98 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(99) " "Verilog HDL Expression warning at wave_gen.v(99): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(100) " "Verilog HDL Expression warning at wave_gen.v(100): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 100 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(101) " "Verilog HDL Expression warning at wave_gen.v(101): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 101 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(102) " "Verilog HDL Expression warning at wave_gen.v(102): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 102 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(103) " "Verilog HDL Expression warning at wave_gen.v(103): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(104) " "Verilog HDL Expression warning at wave_gen.v(104): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 104 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(105) " "Verilog HDL Expression warning at wave_gen.v(105): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 105 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(106) " "Verilog HDL Expression warning at wave_gen.v(106): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 106 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(107) " "Verilog HDL Expression warning at wave_gen.v(107): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(108) " "Verilog HDL Expression warning at wave_gen.v(108): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(109) " "Verilog HDL Expression warning at wave_gen.v(109): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(110) " "Verilog HDL Expression warning at wave_gen.v(110): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(111) " "Verilog HDL Expression warning at wave_gen.v(111): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(112) " "Verilog HDL Expression warning at wave_gen.v(112): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(113) " "Verilog HDL Expression warning at wave_gen.v(113): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 113 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357069941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen " "Found entity 1: wave_gen" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357069942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357069942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_Synthesizer " "Elaborating entity \"DE2_115_Synthesizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525357070000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE2_115_Synthesizer.v(129) " "Verilog HDL assignment warning at DE2_115_Synthesizer.v(129): truncated value with size 32 to match size of target (1)" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357070002 "|DE2_115_Synthesizer"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK DE2_115_Synthesizer.v(26) " "Bidirectional port \"AUD_DACLRCK\" at DE2_115_Synthesizer.v(26) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 26 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357070002 "|DE2_115_Synthesizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u7 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u7\"" {  } { { "DE2_115_Synthesizer.v" "u7" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357070003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(58) " "Verilog HDL assignment warning at I2C_AV_Config.v(58): truncated value with size 32 to match size of target (16)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357070004 "|DE2_115_Synthesizer|I2C_AV_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(111) " "Verilog HDL assignment warning at I2C_AV_Config.v(111): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357070004 "|DE2_115_Synthesizer|I2C_AV_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u7\|I2C_Controller:u0\"" {  } { { "v/I2C_AV_Config.v" "u0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357070005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357070006 "|DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357070007 "|DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357070007 "|DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:u1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:u1\"" {  } { { "DE2_115_Synthesizer.v" "u1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357070008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "v/VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357070054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357070056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:u1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -9921 " "Parameter \"clk2_phase_shift\" = \"-9921\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357070056 ""}  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525357070056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dul2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dul2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dul2 " "Found entity 1: altpll_dul2" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altpll_dul2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357070117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dul2 VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated " "Elaborating entity \"altpll_dul2\" for hierarchy \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357070118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:ad1 " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:ad1\"" {  } { { "DE2_115_Synthesizer.v" "ad1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357070124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 audio_codec.v(56) " "Verilog HDL assignment warning at audio_codec.v(56): truncated value with size 32 to match size of target (4)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357070138 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 audio_codec.v(83) " "Verilog HDL assignment warning at audio_codec.v(83): truncated value with size 32 to match size of target (9)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357070138 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 audio_codec.v(91) " "Verilog HDL assignment warning at audio_codec.v(91): truncated value with size 32 to match size of target (8)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357070138 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 audio_codec.v(99) " "Verilog HDL assignment warning at audio_codec.v(99): truncated value with size 32 to match size of target (7)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357070139 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 audio_codec.v(114) " "Verilog HDL assignment warning at audio_codec.v(114): truncated value with size 32 to match size of target (6)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357070139 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 audio_codec.v(129) " "Verilog HDL assignment warning at audio_codec.v(129): truncated value with size 32 to match size of target (4)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357070146 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 audio_codec.v(133) " "Verilog HDL assignment warning at audio_codec.v(133): truncated value with size 32 to match size of target (1)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357070146 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen audio_codec:ad1\|wave_gen:s0 " "Elaborating entity \"wave_gen\" for hierarchy \"audio_codec:ad1\|wave_gen:s0\"" {  } { { "v/audio_codec.v" "s0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357070401 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "effects wave_gen.v(9) " "Verilog HDL Always Construct warning at wave_gen.v(9): variable \"effects\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525357070401 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "effects wave_gen.v(79) " "Verilog HDL Always Construct warning at wave_gen.v(79): variable \"effects\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525357070407 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "music_o wave_gen.v(8) " "Verilog HDL Always Construct warning at wave_gen.v(8): inferring latch(es) for variable \"music_o\", which holds its previous value in one or more paths through the always construct" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525357070415 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[0\] wave_gen.v(79) " "Inferred latch for \"music_o\[0\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070415 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[1\] wave_gen.v(79) " "Inferred latch for \"music_o\[1\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070416 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[2\] wave_gen.v(79) " "Inferred latch for \"music_o\[2\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070416 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[3\] wave_gen.v(79) " "Inferred latch for \"music_o\[3\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070416 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[4\] wave_gen.v(79) " "Inferred latch for \"music_o\[4\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070416 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[5\] wave_gen.v(79) " "Inferred latch for \"music_o\[5\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070416 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[6\] wave_gen.v(79) " "Inferred latch for \"music_o\[6\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070416 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[7\] wave_gen.v(79) " "Inferred latch for \"music_o\[7\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070416 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[8\] wave_gen.v(79) " "Inferred latch for \"music_o\[8\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070416 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[9\] wave_gen.v(79) " "Inferred latch for \"music_o\[9\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070416 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[10\] wave_gen.v(79) " "Inferred latch for \"music_o\[10\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070416 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[11\] wave_gen.v(79) " "Inferred latch for \"music_o\[11\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070416 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[12\] wave_gen.v(79) " "Inferred latch for \"music_o\[12\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070416 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[13\] wave_gen.v(79) " "Inferred latch for \"music_o\[13\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070417 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[14\] wave_gen.v(79) " "Inferred latch for \"music_o\[14\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070417 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_o\[15\] wave_gen.v(79) " "Inferred latch for \"music_o\[15\]\" at wave_gen.v(79)" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357070417 "|DE2_115_Synthesizer|audio_codec:ad1|wave_gen:s0"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e624.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e624.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e624 " "Found entity 1: altsyncram_e624" {  } { { "db/altsyncram_e624.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altsyncram_e624.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357072850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357072850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357073314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357073314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357073440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357073440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/cntr_mgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357073628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357073628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357073713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357073713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357073812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357073812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357073951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357073951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357074020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357074020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357074134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357074134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357074199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357074199 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357074932 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525357075062 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.03.16:17:59 Progress: Loading sldad274ffc/alt_sld_fab_wrapper_hw.tcl " "2018.05.03.16:17:59 Progress: Loading sldad274ffc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357079457 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357082224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357082384 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357084581 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357084748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357084914 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357085104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357085115 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357085117 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525357085823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad274ffc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad274ffc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldad274ffc/alt_sld_fab.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/ip/sldad274ffc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357086066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357086066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357086156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357086156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357086164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357086164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357086238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357086238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357086325 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357086325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357086325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357086398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357086398 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "152 " "Found 152 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s87\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s87\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s87\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s87\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s86\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s86\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s86\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s86\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s85\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s85\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s85\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s85\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s84\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s84\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s84\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s84\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s83\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s83\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s83\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s83\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s82\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s82\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s82\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s82\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s81\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s81\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s81\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s81\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s80\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s80\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s80\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s80\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s79\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s79\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s79\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s79\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s78\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s78\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s78\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s78\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s77\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s77\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s77\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s77\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s76\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s76\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s76\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s76\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s75\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s75\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s75\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s75\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s74\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s74\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s74\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s74\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s73\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s73\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s73\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s73\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s72\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s72\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s72\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s72\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s71\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s71\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s71\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s71\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s70\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s70\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s70\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s70\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s69\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s69\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s69\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s69\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s68\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s68\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s68\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s68\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s67\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s67\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s67\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s67\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s66\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s66\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s66\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s66\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s65\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s65\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s65\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s65\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s64\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s64\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s64\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s64\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s63\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s63\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s63\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s63\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s62\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s62\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s62\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s62\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s61\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s61\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s61\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s61\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s60\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s60\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s60\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s60\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s59\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s59\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s59\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s59\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s58\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s58\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s58\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s58\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s57\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s57\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s57\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s57\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s56\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s56\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s56\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s56\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s55\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s55\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s55\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s55\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s54\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s54\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s54\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s54\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s53\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s53\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s53\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s53\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s52\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s52\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s52\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s52\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s51\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s51\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s51\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s51\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s38\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s38\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s38\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s38\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s37\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s37\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s37\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s37\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s36\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s36\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s36\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s36\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s35\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s35\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s35\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s35\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s34\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s34\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s34\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s34\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s33\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s33\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s33\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s33\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s32\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s32\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s32\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s32\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s31\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s31\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s31\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s31\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s30\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s30\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s30\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s30\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s29\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s29\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s29\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s29\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s28\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s28\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s28\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s28\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s27\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s27\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s27\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s27\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s26\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s26\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s26\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s26\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s25\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s25\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s25\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s25\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s24\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s24\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s24\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s24\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s23\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s23\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s23\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s23\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s22\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s22\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s22\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s22\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s21\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s21\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s21\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s21\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s20\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s20\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s20\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s20\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s19\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s19\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s19\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s19\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s18\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s18\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s18\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s18\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s17\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s17\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s17\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s17\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s16\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s16\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s16\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s15\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s15\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s15\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s15\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s14\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s14\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s14\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s14\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s13\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s13\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s13\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s13\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s12\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s12\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s12\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s12\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s11\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s11\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s11\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s11\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s10\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s10\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s10\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s10\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s9\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s9\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s9\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s9\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s8\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s8\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s8\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s8\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s7\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s7\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s7\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s7\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s6\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s6\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s6\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s6\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s5\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s5\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s5\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s5\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s4\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s4\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s4\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s3\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s3\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s3\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s2\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s2\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s2\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s1\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s1\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s1\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s0\|Ram1 " "RAM logic \"audio_codec:ad1\|wave_gen:s0\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "audio_codec:ad1\|wave_gen:s0\|Ram0 " "RAM logic \"audio_codec:ad1\|wave_gen:s0\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen.v" "Ram0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525357088279 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1525357088279 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "I2C_AV_Config:u7\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"I2C_AV_Config:u7\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525357088827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525357088827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525357088827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525357088827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525357088827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525357088827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525357088827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525357088827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525357088827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525357088827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525357088827 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525357088827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357088872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357088872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357088872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357088872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357088872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357088872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357088872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357088872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357088872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357088872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357088872 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525357088872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ia91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ia91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ia91 " "Found entity 1: altsyncram_ia91" {  } { { "db/altsyncram_ia91.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altsyncram_ia91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357088926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357088926 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1525357088932 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1525357088934 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525357089347 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 24 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525357089447 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1525357089447 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1525357089447 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_DACLRCK\" is moved to its source" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 26 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1525357089450 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1525357089450 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s87\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s87\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s86\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s86\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s86\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s86\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s86\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s86\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s85\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s85\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s85\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s85\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s85\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s85\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s84\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s84\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s84\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s84\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s84\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s84\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s83\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s83\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s83\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s83\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s83\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s83\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s82\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s82\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s82\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s82\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s82\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s82\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s81\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s81\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s81\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s81\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s81\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s81\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s80\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s80\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s80\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s80\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s80\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s80\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s79\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s79\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s79\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s79\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s79\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s79\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s78\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s78\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s78\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s78\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s78\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s78\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s77\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s77\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s77\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s77\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s77\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s77\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s76\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s76\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s76\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s76\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s76\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s76\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s75\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s75\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s75\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s75\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s75\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s75\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s74\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s74\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s74\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s74\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s74\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s74\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s73\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s73\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s73\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s73\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s73\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s73\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s72\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s72\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s72\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s72\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s72\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s72\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s71\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s71\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s71\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s71\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s71\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s71\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s70\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s70\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s70\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s70\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s70\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s70\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s69\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s69\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s69\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s69\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s69\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s69\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s68\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s68\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s68\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s68\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s68\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s68\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s67\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s67\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s67\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s67\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s67\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s67\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s66\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s66\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s66\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s66\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s66\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s66\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s65\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s65\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s65\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s65\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s65\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s65\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s64\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s64\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s64\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s64\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s64\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s64\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s63\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s63\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s63\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s63\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s63\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s63\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s62\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s62\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s62\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s62\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s62\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s62\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s61\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s61\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s61\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s61\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s61\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s61\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s60\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s60\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s60\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s60\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s60\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s60\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s59\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s59\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s59\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s59\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s59\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s59\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s58\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s58\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s58\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s58\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s58\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s58\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s57\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s57\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s57\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s57\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s57\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s57\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s56\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s56\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s56\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s56\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s56\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s56\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s55\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s55\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s55\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s55\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s55\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s55\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s54\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s54\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s54\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s54\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s54\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s54\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s53\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s53\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s53\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s53\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s53\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s53\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s52\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s52\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s52\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s52\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s52\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s52\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s51\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s51\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s51\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s51\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s51\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s51\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s38\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s38\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s38\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s38\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s38\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s38\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s37\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s37\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s37\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s37\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s37\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s37\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s36\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s36\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s36\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s36\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s36\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s36\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s35\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s35\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s35\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s35\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s35\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s35\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s34\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s34\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s34\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s34\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s34\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s34\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s33\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s33\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s33\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s33\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s33\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s33\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s32\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s32\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s32\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s32\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s32\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s32\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s31\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s31\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s31\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s31\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s31\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s31\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s30\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s30\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s30\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s30\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s30\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s30\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s29\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s29\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s29\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s29\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s29\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s29\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s28\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s28\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s28\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s28\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s28\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s28\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s27\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s27\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s27\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s27\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s27\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s27\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s26\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s26\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s26\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s26\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s26\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s26\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s25\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s25\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s25\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s25\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s25\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s25\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s24\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s24\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s24\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s24\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s24\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s24\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s23\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s23\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s23\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s23\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s23\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s23\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s22\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s22\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s22\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s22\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s22\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s22\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s21\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s21\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s21\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s21\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s21\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s21\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s20\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s20\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s20\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s20\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s20\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s20\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s19\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s19\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s19\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s19\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s19\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s19\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s18\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s18\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s18\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s18\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s18\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s18\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s17\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s17\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s17\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s17\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s17\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s17\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s16\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s16\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s16\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s16\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s16\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s16\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s15\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s15\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s15\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s15\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s15\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s15\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s14\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s14\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s14\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s14\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s14\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s14\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s13\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s13\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s13\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s13\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s13\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s13\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s12\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s12\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s12\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s12\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s12\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s12\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s11\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s11\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s11\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s11\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s11\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s11\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s10\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s10\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s10\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s10\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s10\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s10\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s9\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s9\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s9\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s9\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s9\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s9\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s8\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s8\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s8\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s8\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s8\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s8\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s7\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s7\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s7\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s7\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s7\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s7\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s6\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s6\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s6\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s6\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s6\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s6\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s5\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s5\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s5\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s5\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s5\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s5\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s4\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s4\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s4\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s4\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s4\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s4\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s3\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s3\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s3\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s3\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s3\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s3\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s2\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s2\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s2\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s2\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s2\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s2\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s1\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s1\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s1\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s1\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s1\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s1\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s0\|music_o\[15\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s0\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s0\|music_o\[14\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s0\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s0\|music_o\[13\] audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s0\|music_o\[13\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s87\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s50\|music_o\[15\] audio_codec:ad1\|wave_gen:s50\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s50\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s50\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s50\|music_o\[14\] audio_codec:ad1\|wave_gen:s50\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s50\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s50\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s49\|music_o\[15\] audio_codec:ad1\|wave_gen:s49\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s49\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s49\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s49\|music_o\[14\] audio_codec:ad1\|wave_gen:s49\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s49\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s49\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s48\|music_o\[15\] audio_codec:ad1\|wave_gen:s48\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s48\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s48\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s48\|music_o\[14\] audio_codec:ad1\|wave_gen:s48\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s48\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s48\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s47\|music_o\[15\] audio_codec:ad1\|wave_gen:s47\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s47\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s47\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s47\|music_o\[14\] audio_codec:ad1\|wave_gen:s47\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s47\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s47\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s46\|music_o\[15\] audio_codec:ad1\|wave_gen:s46\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s46\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s46\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s46\|music_o\[14\] audio_codec:ad1\|wave_gen:s46\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s46\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s46\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s45\|music_o\[15\] audio_codec:ad1\|wave_gen:s45\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s45\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s45\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s45\|music_o\[14\] audio_codec:ad1\|wave_gen:s45\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s45\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s45\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s44\|music_o\[15\] audio_codec:ad1\|wave_gen:s44\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s44\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s44\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s44\|music_o\[14\] audio_codec:ad1\|wave_gen:s44\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s44\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s44\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s43\|music_o\[15\] audio_codec:ad1\|wave_gen:s43\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s43\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s43\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s43\|music_o\[14\] audio_codec:ad1\|wave_gen:s43\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s43\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s43\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s42\|music_o\[15\] audio_codec:ad1\|wave_gen:s42\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s42\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s42\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s42\|music_o\[14\] audio_codec:ad1\|wave_gen:s42\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s42\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s42\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s39\|music_o\[15\] audio_codec:ad1\|wave_gen:s39\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s39\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s39\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s39\|music_o\[14\] audio_codec:ad1\|wave_gen:s39\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s39\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s39\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s41\|music_o\[15\] audio_codec:ad1\|wave_gen:s41\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s41\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s41\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s41\|music_o\[14\] audio_codec:ad1\|wave_gen:s41\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s41\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s41\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s40\|music_o\[15\] audio_codec:ad1\|wave_gen:s40\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s40\|music_o\[15\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s40\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "audio_codec:ad1\|wave_gen:s40\|music_o\[14\] audio_codec:ad1\|wave_gen:s40\|music_o\[13\] " "Duplicate LATCH primitive \"audio_codec:ad1\|wave_gen:s40\|music_o\[14\]\" merged with LATCH primitive \"audio_codec:ad1\|wave_gen:s40\|music_o\[13\]\"" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357089454 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1525357089454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s50\|music_o\[9\] " "Latch audio_codec:ad1\|wave_gen:s50\|music_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089465 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s49\|music_o\[9\] " "Latch audio_codec:ad1\|wave_gen:s49\|music_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089466 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s48\|music_o\[9\] " "Latch audio_codec:ad1\|wave_gen:s48\|music_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089466 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s49\|music_o\[8\] " "Latch audio_codec:ad1\|wave_gen:s49\|music_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089466 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s48\|music_o\[8\] " "Latch audio_codec:ad1\|wave_gen:s48\|music_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089466 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s49\|music_o\[7\] " "Latch audio_codec:ad1\|wave_gen:s49\|music_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089466 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s48\|music_o\[7\] " "Latch audio_codec:ad1\|wave_gen:s48\|music_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089466 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s49\|music_o\[6\] " "Latch audio_codec:ad1\|wave_gen:s49\|music_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089466 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s48\|music_o\[6\] " "Latch audio_codec:ad1\|wave_gen:s48\|music_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089466 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s49\|music_o\[5\] " "Latch audio_codec:ad1\|wave_gen:s49\|music_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089466 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s48\|music_o\[5\] " "Latch audio_codec:ad1\|wave_gen:s48\|music_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089466 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s49\|music_o\[4\] " "Latch audio_codec:ad1\|wave_gen:s49\|music_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089466 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s48\|music_o\[4\] " "Latch audio_codec:ad1\|wave_gen:s48\|music_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089466 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s49\|music_o\[3\] " "Latch audio_codec:ad1\|wave_gen:s49\|music_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089466 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s48\|music_o\[3\] " "Latch audio_codec:ad1\|wave_gen:s48\|music_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089466 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s49\|music_o\[2\] " "Latch audio_codec:ad1\|wave_gen:s49\|music_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089467 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s48\|music_o\[2\] " "Latch audio_codec:ad1\|wave_gen:s48\|music_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089467 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s49\|music_o\[1\] " "Latch audio_codec:ad1\|wave_gen:s49\|music_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089467 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s48\|music_o\[1\] " "Latch audio_codec:ad1\|wave_gen:s48\|music_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089467 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s49\|music_o\[0\] " "Latch audio_codec:ad1\|wave_gen:s49\|music_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089467 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s48\|music_o\[0\] " "Latch audio_codec:ad1\|wave_gen:s48\|music_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089467 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s47\|music_o\[9\] " "Latch audio_codec:ad1\|wave_gen:s47\|music_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089467 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s46\|music_o\[9\] " "Latch audio_codec:ad1\|wave_gen:s46\|music_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089467 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s47\|music_o\[8\] " "Latch audio_codec:ad1\|wave_gen:s47\|music_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089467 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s46\|music_o\[8\] " "Latch audio_codec:ad1\|wave_gen:s46\|music_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089467 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s47\|music_o\[7\] " "Latch audio_codec:ad1\|wave_gen:s47\|music_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089467 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s46\|music_o\[7\] " "Latch audio_codec:ad1\|wave_gen:s46\|music_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089467 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s47\|music_o\[6\] " "Latch audio_codec:ad1\|wave_gen:s47\|music_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089467 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s46\|music_o\[6\] " "Latch audio_codec:ad1\|wave_gen:s46\|music_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089468 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s47\|music_o\[5\] " "Latch audio_codec:ad1\|wave_gen:s47\|music_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089468 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s46\|music_o\[5\] " "Latch audio_codec:ad1\|wave_gen:s46\|music_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089468 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s47\|music_o\[4\] " "Latch audio_codec:ad1\|wave_gen:s47\|music_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089468 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s46\|music_o\[4\] " "Latch audio_codec:ad1\|wave_gen:s46\|music_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089468 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s47\|music_o\[3\] " "Latch audio_codec:ad1\|wave_gen:s47\|music_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089468 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s46\|music_o\[3\] " "Latch audio_codec:ad1\|wave_gen:s46\|music_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089468 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s47\|music_o\[2\] " "Latch audio_codec:ad1\|wave_gen:s47\|music_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089468 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s46\|music_o\[2\] " "Latch audio_codec:ad1\|wave_gen:s46\|music_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089468 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s47\|music_o\[1\] " "Latch audio_codec:ad1\|wave_gen:s47\|music_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089468 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s46\|music_o\[1\] " "Latch audio_codec:ad1\|wave_gen:s46\|music_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089468 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s47\|music_o\[0\] " "Latch audio_codec:ad1\|wave_gen:s47\|music_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089468 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s46\|music_o\[0\] " "Latch audio_codec:ad1\|wave_gen:s46\|music_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089468 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s45\|music_o\[9\] " "Latch audio_codec:ad1\|wave_gen:s45\|music_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089468 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s44\|music_o\[9\] " "Latch audio_codec:ad1\|wave_gen:s44\|music_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s45\|music_o\[8\] " "Latch audio_codec:ad1\|wave_gen:s45\|music_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s44\|music_o\[8\] " "Latch audio_codec:ad1\|wave_gen:s44\|music_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s45\|music_o\[7\] " "Latch audio_codec:ad1\|wave_gen:s45\|music_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s44\|music_o\[7\] " "Latch audio_codec:ad1\|wave_gen:s44\|music_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s45\|music_o\[6\] " "Latch audio_codec:ad1\|wave_gen:s45\|music_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s44\|music_o\[6\] " "Latch audio_codec:ad1\|wave_gen:s44\|music_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s45\|music_o\[5\] " "Latch audio_codec:ad1\|wave_gen:s45\|music_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s44\|music_o\[5\] " "Latch audio_codec:ad1\|wave_gen:s44\|music_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s45\|music_o\[4\] " "Latch audio_codec:ad1\|wave_gen:s45\|music_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s44\|music_o\[4\] " "Latch audio_codec:ad1\|wave_gen:s44\|music_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s45\|music_o\[3\] " "Latch audio_codec:ad1\|wave_gen:s45\|music_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s44\|music_o\[3\] " "Latch audio_codec:ad1\|wave_gen:s44\|music_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s45\|music_o\[2\] " "Latch audio_codec:ad1\|wave_gen:s45\|music_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s44\|music_o\[2\] " "Latch audio_codec:ad1\|wave_gen:s44\|music_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s45\|music_o\[1\] " "Latch audio_codec:ad1\|wave_gen:s45\|music_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089469 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s44\|music_o\[1\] " "Latch audio_codec:ad1\|wave_gen:s44\|music_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089470 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s45\|music_o\[0\] " "Latch audio_codec:ad1\|wave_gen:s45\|music_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089470 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s44\|music_o\[0\] " "Latch audio_codec:ad1\|wave_gen:s44\|music_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089470 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s43\|music_o\[9\] " "Latch audio_codec:ad1\|wave_gen:s43\|music_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089470 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s42\|music_o\[9\] " "Latch audio_codec:ad1\|wave_gen:s42\|music_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089470 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s43\|music_o\[8\] " "Latch audio_codec:ad1\|wave_gen:s43\|music_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089470 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s42\|music_o\[8\] " "Latch audio_codec:ad1\|wave_gen:s42\|music_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089470 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s43\|music_o\[7\] " "Latch audio_codec:ad1\|wave_gen:s43\|music_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089470 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s42\|music_o\[7\] " "Latch audio_codec:ad1\|wave_gen:s42\|music_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089470 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s43\|music_o\[6\] " "Latch audio_codec:ad1\|wave_gen:s43\|music_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089470 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s42\|music_o\[6\] " "Latch audio_codec:ad1\|wave_gen:s42\|music_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089470 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s43\|music_o\[5\] " "Latch audio_codec:ad1\|wave_gen:s43\|music_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089470 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s42\|music_o\[5\] " "Latch audio_codec:ad1\|wave_gen:s42\|music_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089470 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s43\|music_o\[4\] " "Latch audio_codec:ad1\|wave_gen:s43\|music_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089470 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s42\|music_o\[4\] " "Latch audio_codec:ad1\|wave_gen:s42\|music_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089471 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s43\|music_o\[3\] " "Latch audio_codec:ad1\|wave_gen:s43\|music_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089471 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s42\|music_o\[3\] " "Latch audio_codec:ad1\|wave_gen:s42\|music_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089471 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s43\|music_o\[2\] " "Latch audio_codec:ad1\|wave_gen:s43\|music_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089471 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s42\|music_o\[2\] " "Latch audio_codec:ad1\|wave_gen:s42\|music_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089471 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s43\|music_o\[1\] " "Latch audio_codec:ad1\|wave_gen:s43\|music_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089471 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s42\|music_o\[1\] " "Latch audio_codec:ad1\|wave_gen:s42\|music_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089471 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s43\|music_o\[0\] " "Latch audio_codec:ad1\|wave_gen:s43\|music_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089471 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s42\|music_o\[0\] " "Latch audio_codec:ad1\|wave_gen:s42\|music_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089471 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s39\|music_o\[9\] " "Latch audio_codec:ad1\|wave_gen:s39\|music_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089471 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s41\|music_o\[9\] " "Latch audio_codec:ad1\|wave_gen:s41\|music_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089471 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s40\|music_o\[9\] " "Latch audio_codec:ad1\|wave_gen:s40\|music_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089471 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s41\|music_o\[8\] " "Latch audio_codec:ad1\|wave_gen:s41\|music_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089471 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s40\|music_o\[8\] " "Latch audio_codec:ad1\|wave_gen:s40\|music_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089471 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s41\|music_o\[7\] " "Latch audio_codec:ad1\|wave_gen:s41\|music_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089472 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s40\|music_o\[7\] " "Latch audio_codec:ad1\|wave_gen:s40\|music_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089472 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s41\|music_o\[6\] " "Latch audio_codec:ad1\|wave_gen:s41\|music_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089472 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s40\|music_o\[6\] " "Latch audio_codec:ad1\|wave_gen:s40\|music_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089472 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s41\|music_o\[5\] " "Latch audio_codec:ad1\|wave_gen:s41\|music_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089472 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s40\|music_o\[5\] " "Latch audio_codec:ad1\|wave_gen:s40\|music_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089472 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s41\|music_o\[4\] " "Latch audio_codec:ad1\|wave_gen:s41\|music_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089472 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s40\|music_o\[4\] " "Latch audio_codec:ad1\|wave_gen:s40\|music_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089472 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s41\|music_o\[3\] " "Latch audio_codec:ad1\|wave_gen:s41\|music_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089472 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s40\|music_o\[3\] " "Latch audio_codec:ad1\|wave_gen:s40\|music_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089472 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s41\|music_o\[2\] " "Latch audio_codec:ad1\|wave_gen:s41\|music_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089472 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s40\|music_o\[2\] " "Latch audio_codec:ad1\|wave_gen:s40\|music_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089472 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s41\|music_o\[1\] " "Latch audio_codec:ad1\|wave_gen:s41\|music_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089472 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s40\|music_o\[1\] " "Latch audio_codec:ad1\|wave_gen:s40\|music_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089472 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s41\|music_o\[0\] " "Latch audio_codec:ad1\|wave_gen:s41\|music_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089472 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s40\|music_o\[0\] " "Latch audio_codec:ad1\|wave_gen:s40\|music_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089473 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s39\|music_o\[8\] " "Latch audio_codec:ad1\|wave_gen:s39\|music_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089473 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s39\|music_o\[7\] " "Latch audio_codec:ad1\|wave_gen:s39\|music_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089473 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s39\|music_o\[6\] " "Latch audio_codec:ad1\|wave_gen:s39\|music_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089473 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s39\|music_o\[5\] " "Latch audio_codec:ad1\|wave_gen:s39\|music_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089473 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s39\|music_o\[4\] " "Latch audio_codec:ad1\|wave_gen:s39\|music_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089473 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s39\|music_o\[3\] " "Latch audio_codec:ad1\|wave_gen:s39\|music_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089473 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s39\|music_o\[2\] " "Latch audio_codec:ad1\|wave_gen:s39\|music_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089473 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s39\|music_o\[1\] " "Latch audio_codec:ad1\|wave_gen:s39\|music_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089473 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s39\|music_o\[0\] " "Latch audio_codec:ad1\|wave_gen:s39\|music_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089473 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s50\|music_o\[8\] " "Latch audio_codec:ad1\|wave_gen:s50\|music_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089473 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s50\|music_o\[7\] " "Latch audio_codec:ad1\|wave_gen:s50\|music_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089473 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s50\|music_o\[6\] " "Latch audio_codec:ad1\|wave_gen:s50\|music_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089473 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s50\|music_o\[5\] " "Latch audio_codec:ad1\|wave_gen:s50\|music_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089474 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s50\|music_o\[4\] " "Latch audio_codec:ad1\|wave_gen:s50\|music_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089474 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s50\|music_o\[3\] " "Latch audio_codec:ad1\|wave_gen:s50\|music_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089474 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s50\|music_o\[2\] " "Latch audio_codec:ad1\|wave_gen:s50\|music_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089474 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s50\|music_o\[1\] " "Latch audio_codec:ad1\|wave_gen:s50\|music_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089474 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s50\|music_o\[0\] " "Latch audio_codec:ad1\|wave_gen:s50\|music_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089474 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s87\|music_o\[13\] " "Latch audio_codec:ad1\|wave_gen:s87\|music_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089474 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s50\|music_o\[13\] " "Latch audio_codec:ad1\|wave_gen:s50\|music_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089474 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s49\|music_o\[13\] " "Latch audio_codec:ad1\|wave_gen:s49\|music_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089474 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s48\|music_o\[13\] " "Latch audio_codec:ad1\|wave_gen:s48\|music_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089474 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s49\|music_o\[12\] " "Latch audio_codec:ad1\|wave_gen:s49\|music_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089474 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s48\|music_o\[12\] " "Latch audio_codec:ad1\|wave_gen:s48\|music_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089474 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s49\|music_o\[11\] " "Latch audio_codec:ad1\|wave_gen:s49\|music_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089474 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s48\|music_o\[11\] " "Latch audio_codec:ad1\|wave_gen:s48\|music_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089474 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s49\|music_o\[10\] " "Latch audio_codec:ad1\|wave_gen:s49\|music_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089474 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s48\|music_o\[10\] " "Latch audio_codec:ad1\|wave_gen:s48\|music_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089475 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s47\|music_o\[13\] " "Latch audio_codec:ad1\|wave_gen:s47\|music_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089475 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s46\|music_o\[13\] " "Latch audio_codec:ad1\|wave_gen:s46\|music_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089475 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s47\|music_o\[12\] " "Latch audio_codec:ad1\|wave_gen:s47\|music_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089475 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s46\|music_o\[12\] " "Latch audio_codec:ad1\|wave_gen:s46\|music_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089475 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s47\|music_o\[11\] " "Latch audio_codec:ad1\|wave_gen:s47\|music_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s46\|music_o\[11\] " "Latch audio_codec:ad1\|wave_gen:s46\|music_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s47\|music_o\[10\] " "Latch audio_codec:ad1\|wave_gen:s47\|music_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s46\|music_o\[10\] " "Latch audio_codec:ad1\|wave_gen:s46\|music_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s45\|music_o\[13\] " "Latch audio_codec:ad1\|wave_gen:s45\|music_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s44\|music_o\[13\] " "Latch audio_codec:ad1\|wave_gen:s44\|music_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s45\|music_o\[12\] " "Latch audio_codec:ad1\|wave_gen:s45\|music_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s44\|music_o\[12\] " "Latch audio_codec:ad1\|wave_gen:s44\|music_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s45\|music_o\[11\] " "Latch audio_codec:ad1\|wave_gen:s45\|music_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s44\|music_o\[11\] " "Latch audio_codec:ad1\|wave_gen:s44\|music_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s45\|music_o\[10\] " "Latch audio_codec:ad1\|wave_gen:s45\|music_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s44\|music_o\[10\] " "Latch audio_codec:ad1\|wave_gen:s44\|music_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s43\|music_o\[13\] " "Latch audio_codec:ad1\|wave_gen:s43\|music_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s42\|music_o\[13\] " "Latch audio_codec:ad1\|wave_gen:s42\|music_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s43\|music_o\[12\] " "Latch audio_codec:ad1\|wave_gen:s43\|music_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s42\|music_o\[12\] " "Latch audio_codec:ad1\|wave_gen:s42\|music_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s43\|music_o\[11\] " "Latch audio_codec:ad1\|wave_gen:s43\|music_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s42\|music_o\[11\] " "Latch audio_codec:ad1\|wave_gen:s42\|music_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s43\|music_o\[10\] " "Latch audio_codec:ad1\|wave_gen:s43\|music_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089476 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s42\|music_o\[10\] " "Latch audio_codec:ad1\|wave_gen:s42\|music_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089477 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s39\|music_o\[13\] " "Latch audio_codec:ad1\|wave_gen:s39\|music_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089477 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s41\|music_o\[13\] " "Latch audio_codec:ad1\|wave_gen:s41\|music_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089477 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s40\|music_o\[13\] " "Latch audio_codec:ad1\|wave_gen:s40\|music_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089477 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s41\|music_o\[12\] " "Latch audio_codec:ad1\|wave_gen:s41\|music_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089477 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s40\|music_o\[12\] " "Latch audio_codec:ad1\|wave_gen:s40\|music_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089477 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s41\|music_o\[11\] " "Latch audio_codec:ad1\|wave_gen:s41\|music_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089478 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s40\|music_o\[11\] " "Latch audio_codec:ad1\|wave_gen:s40\|music_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089478 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s41\|music_o\[10\] " "Latch audio_codec:ad1\|wave_gen:s41\|music_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089478 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s40\|music_o\[10\] " "Latch audio_codec:ad1\|wave_gen:s40\|music_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089478 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s39\|music_o\[12\] " "Latch audio_codec:ad1\|wave_gen:s39\|music_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089478 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s39\|music_o\[11\] " "Latch audio_codec:ad1\|wave_gen:s39\|music_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089478 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s39\|music_o\[10\] " "Latch audio_codec:ad1\|wave_gen:s39\|music_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089478 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s50\|music_o\[12\] " "Latch audio_codec:ad1\|wave_gen:s50\|music_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089478 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s50\|music_o\[11\] " "Latch audio_codec:ad1\|wave_gen:s50\|music_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089478 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_codec:ad1\|wave_gen:s50\|music_o\[10\] " "Latch audio_codec:ad1\|wave_gen:s50\|music_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525357089478 ""}  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525357089478 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 72 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 63 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525357089483 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525357089483 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357089957 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357089957 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357089957 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525357089957 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525357089957 "|DE2_115_Synthesizer|TD_RESET_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525357089957 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357090073 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525357099598 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add40~0 " "Logic cell \"audio_codec:ad1\|Add40~0\"" {  } { { "v/audio_codec.v" "Add40~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add54~0 " "Logic cell \"audio_codec:ad1\|Add54~0\"" {  } { { "v/audio_codec.v" "Add54~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add56~0 " "Logic cell \"audio_codec:ad1\|Add56~0\"" {  } { { "v/audio_codec.v" "Add56~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add58~0 " "Logic cell \"audio_codec:ad1\|Add58~0\"" {  } { { "v/audio_codec.v" "Add58~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add60~0 " "Logic cell \"audio_codec:ad1\|Add60~0\"" {  } { { "v/audio_codec.v" "Add60~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add62~0 " "Logic cell \"audio_codec:ad1\|Add62~0\"" {  } { { "v/audio_codec.v" "Add62~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add64~0 " "Logic cell \"audio_codec:ad1\|Add64~0\"" {  } { { "v/audio_codec.v" "Add64~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add66~0 " "Logic cell \"audio_codec:ad1\|Add66~0\"" {  } { { "v/audio_codec.v" "Add66~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add68~0 " "Logic cell \"audio_codec:ad1\|Add68~0\"" {  } { { "v/audio_codec.v" "Add68~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add70~0 " "Logic cell \"audio_codec:ad1\|Add70~0\"" {  } { { "v/audio_codec.v" "Add70~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add72~0 " "Logic cell \"audio_codec:ad1\|Add72~0\"" {  } { { "v/audio_codec.v" "Add72~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add74~0 " "Logic cell \"audio_codec:ad1\|Add74~0\"" {  } { { "v/audio_codec.v" "Add74~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add76~0 " "Logic cell \"audio_codec:ad1\|Add76~0\"" {  } { { "v/audio_codec.v" "Add76~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add78~0 " "Logic cell \"audio_codec:ad1\|Add78~0\"" {  } { { "v/audio_codec.v" "Add78~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add80~0 " "Logic cell \"audio_codec:ad1\|Add80~0\"" {  } { { "v/audio_codec.v" "Add80~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add82~0 " "Logic cell \"audio_codec:ad1\|Add82~0\"" {  } { { "v/audio_codec.v" "Add82~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add84~0 " "Logic cell \"audio_codec:ad1\|Add84~0\"" {  } { { "v/audio_codec.v" "Add84~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|Add86~0 " "Logic cell \"audio_codec:ad1\|Add86~0\"" {  } { { "v/audio_codec.v" "Add86~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_codec:ad1\|sound_o\[13\]~0 " "Logic cell \"audio_codec:ad1\|sound_o\[13\]~0\"" {  } { { "v/audio_codec.v" "sound_o\[13\]~0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357099610 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1525357099610 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_GOLDEN_TOP 26 " "Ignored 26 assignments for entity \"DE2_115_GOLDEN_TOP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525357099659 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1525357099659 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 32 129 0 0 97 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 32 of its 129 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 97 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1525357101239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525357101290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357101290 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altpll_dul2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 122 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1525357101441 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altpll_dul2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 122 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1525357101442 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357101666 "|DE2_115_Synthesizer|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357101666 "|DE2_115_Synthesizer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357101666 "|DE2_115_Synthesizer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357101666 "|DE2_115_Synthesizer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357101666 "|DE2_115_Synthesizer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357101666 "|DE2_115_Synthesizer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525357101666 "|DE2_115_Synthesizer|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525357101666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3283 " "Implemented 3283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525357101666 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525357101666 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1525357101666 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3179 " "Implemented 3179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525357101666 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525357101666 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1525357101666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525357101666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 469 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 469 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525357101750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 16:18:21 2018 " "Processing ended: Thu May 03 16:18:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525357101750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525357101750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525357101750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357101750 ""}
