{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1739931544308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1739931544308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 21:19:04 2025 " "Processing started: Tue Feb 18 21:19:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1739931544308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1739931544308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Static_Digital_Tube -c Static_Digital_Tube " "Command: quartus_map --read_settings_files=on --write_settings_files=off Static_Digital_Tube -c Static_Digital_Tube" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1739931544309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 16 22 " "Parallel Compilation has detected 22 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 16 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1739931544752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/learn/learning-fpga/20250218-static-digital-tube/simulation/simulation_static_digital_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/learn/learning-fpga/20250218-static-digital-tube/simulation/simulation_static_digital_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simulation_Static_Digital_Tube " "Found entity 1: Simulation_Static_Digital_Tube" {  } { { "../Simulation/Simulation_Static_Digital_Tube.v" "" { Text "D:/TylerHong/Development/Learn/Learning-FPGA/20250218-Static-Digital-Tube/Simulation/Simulation_Static_Digital_Tube.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739931544809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739931544809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/learn/learning-fpga/20250218-static-digital-tube/rtl/hc595_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/learn/learning-fpga/20250218-static-digital-tube/rtl/hc595_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_control " "Found entity 1: hc595_control" {  } { { "../RTL/hc595_control.v" "" { Text "D:/TylerHong/Development/Learn/Learning-FPGA/20250218-Static-Digital-Tube/RTL/hc595_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739931544813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739931544813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/learn/learning-fpga/20250218-static-digital-tube/simulation/simulation_seg_static.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/learn/learning-fpga/20250218-static-digital-tube/simulation/simulation_seg_static.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simulation_seg_static " "Found entity 1: Simulation_seg_static" {  } { { "../Simulation/Simulation_seg_static.v" "" { Text "D:/TylerHong/Development/Learn/Learning-FPGA/20250218-Static-Digital-Tube/Simulation/Simulation_seg_static.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739931544816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739931544816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/learn/learning-fpga/20250218-static-digital-tube/rtl/seg_static.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/learn/learning-fpga/20250218-static-digital-tube/rtl/seg_static.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_static " "Found entity 1: seg_static" {  } { { "../RTL/seg_static.v" "" { Text "D:/TylerHong/Development/Learn/Learning-FPGA/20250218-Static-Digital-Tube/RTL/seg_static.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739931544820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739931544820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/learn/learning-fpga/20250218-static-digital-tube/rtl/static_digital_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/learn/learning-fpga/20250218-static-digital-tube/rtl/static_digital_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 Static_Digital_Tube " "Found entity 1: Static_Digital_Tube" {  } { { "../RTL/Static_Digital_Tube.v" "" { Text "D:/TylerHong/Development/Learn/Learning-FPGA/20250218-Static-Digital-Tube/RTL/Static_Digital_Tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739931544823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739931544823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Static_Digital_Tube " "Elaborating entity \"Static_Digital_Tube\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1739931544853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_static seg_static:seg_static_Instance " "Elaborating entity \"seg_static\" for hierarchy \"seg_static:seg_static_Instance\"" {  } { { "../RTL/Static_Digital_Tube.v" "seg_static_Instance" { Text "D:/TylerHong/Development/Learn/Learning-FPGA/20250218-Static-Digital-Tube/RTL/Static_Digital_Tube.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739931544862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_control hc595_control:hc595_control_Instance " "Elaborating entity \"hc595_control\" for hierarchy \"hc595_control:hc595_control_Instance\"" {  } { { "../RTL/Static_Digital_Tube.v" "hc595_control_Instance" { Text "D:/TylerHong/Development/Learn/Learning-FPGA/20250218-Static-Digital-Tube/RTL/Static_Digital_Tube.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739931544873 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/seg_static.v" "" { Text "D:/TylerHong/Development/Learn/Learning-FPGA/20250218-Static-Digital-Tube/RTL/seg_static.v" 70 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1739931545156 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1739931545156 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oe GND " "Pin \"oe\" is stuck at GND" {  } { { "../RTL/Static_Digital_Tube.v" "" { Text "D:/TylerHong/Development/Learn/Learning-FPGA/20250218-Static-Digital-Tube/RTL/Static_Digital_Tube.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739931545172 "|Static_Digital_Tube|oe"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1739931545172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1739931545245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1739931545422 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739931545422 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1739931545458 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1739931545458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1739931545458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1739931545458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739931545476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 21:19:05 2025 " "Processing ended: Tue Feb 18 21:19:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739931545476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739931545476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739931545476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739931545476 ""}
