// Seed: 2386685720
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri1 id_3 = id_3;
  always_comb @(1 or negedge id_3);
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  wire id_9;
  supply1 id_10 = 1'b0;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_7
  );
  assign modCall_1.id_3 = 0;
  assign id_6 = id_8;
endmodule
