(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvult (bvsdiv (bvxnor #x37fb068d  bv_3) (bvlshr #xc8c619ef  bv_3)) (bvxor (bvsub #x1eeccf97  #x31fa3745 ) (bvshl bv_4 bv_1))))
(assert (or (and (bvsle bv_3 bv_2) (bvsge bv_4 bv_0)) (not (bvult #x1aaa4b05  #x6731c0a8 ))))
(assert (bvugt (bvnor (bvadd #xbb86374a  #xe175aeb8 ) (bvmul bv_2 #x9b8cf6c5 )) (bvurem (bvmul #x2617dd74  bv_4) (bvlshr bv_4 bv_2))))
(assert (or (and (bvuge #x131481ba  bv_3) (=> bool_3 false)) (bvult (bvnor #xd8d5c50d  bv_2) (bvand #xe72f5495  #x9e89120d ))))
(assert (=> (and (not bool_2) (and bool_1 false)) (bvsge (bvudiv #x0dbe16e8  #x4d7c027f ) (bvxor bv_2 #x5f4836f9 ))))
(check-sat)
(exit)
