
// File generated by Go version O-2018.09#f5599cac26#190121, Tue May 28 10:45:21 2024
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// go -B -I../lib -F -D__tct_patch__=300 -Verilog -otmicro_vlog -cgo_options.cfg -Itmicro_vlog/tmp_pdg -updg -updg_controller tmicro



// command line configuration files ( go_options.cfg, tmicro_vlog/tmp_pdg/tmicro_go_config.txt, tmicro_vlog/tmp_pdg/tmicro_module_go_config.txt )

// FILE go_options.cfg:


//-----------------------------------------------------
// 3.1 General options

include_directory: "../lib";
generate_testbench;

assign_primitive_operations;

//-----------------------------------------------------
// 3.2 Merging of files and units

merge_identical_entities;
merge_package_body_files;
merge_entity_architecture_files;

//-----------------------------------------------------
// 3.4 HDL configuration

annotation_level: 100;
timescale: "1ns/1ps";
synchronous_program_memory;
expand_trivial_multiplexers;
local_literal_constants;
local_hw_init;
pdg;
kill_stages : ID;
selector_constants: 2;
original_port_names;
log_register_writes;
log_memory_writes;
configuration_files: 0;

//-----------------------------------------------------
// 3.5 Reset

asynchronous_reset;

reset_all_memories;

//-----------------------------------------------------
// 3.8 Low power

operand_isolation_functional_units;
operand_isolation_multiplexers;

register_vector_write_enable;
clock_gating_threshold : 6;

//-----------------------------------------------------
// 3.9 Timing: reducing the critical path

register_addresses_from_decoder;
direct_write_disable_on_kill : 0;  // avoid conflict between PCU pm-addr and 
                                   // ld-pm pm_addr when ld-pm is killed
				   // negatively impacts critical path.

//-----------------------------------------------------
// 3.10 External processor-stall and memory wait states

#if defined(TEST_WAITSTATE)
wait_state_memories_repeat : all;
wait_state_memories_in_testbench: 1;
finish_simulation_on_signal : halted_out; 
#endif

//-----------------------------------------------------
// 3.11 Transformations of data-path

remove_false_paths;
print_false_paths;
merge_register_addresses : 2;

//-----------------------------------------------------
// 3.12 Makefiles and file of files

// RTL_SIMulation options:
#define VCS 1 // VCS=Synopsys simulator (default)
#define MTI 2 // MTI=Modelsim (untested)
#define NCV 3 // NCV=Incisive (placeholder)
// RTL_SYNthese options:
#define NO  0
#define DC  1 // DC=Synopsys Design compiler
#define RC  2 // RC=RTL Compiler (placeholder)

#ifndef RTL_SIM
#define RTL_SIM VCS /* Select one of the above options (VCS/MTI/NCV) */
#endif
#ifndef RTL_SYN
#define RTL_SYN DC  /* Select one of the above options (NO/DC/RC) */
#endif

hdl_elaborate_command: "default";
hdl_compiler_command : "default";
#if   (RTL_SIM==VCS)
ocd_verilog_pli; // also pli for vhdl mode
synopsys_makefile;
#elif (RTL_SIM==MTI)
modelsim_makefile;
modelsim_others_ini : "default";
topdir_path : "default";
#elif (RTL_SIM==NCV)
cadence_makefile;
#else
#warning "no RTL_SIM setting"
#endif

#if   (RTL_SYN==DC)
dc_synthesis_scripts;
#endif

//-----------------------------------------------------
// 3.13 On Chip Debugging

on_chip_debugging : 2;
ocd_store_watchpoints : DM PM; 

ocd_delay_request: 1; // to break false cycle in synthesis

// for tracing:
ocd_extra_processor_command: "dbg_trace_rd" "dbg_trace_rd_cnt" "dbg_trace_cfg_wr";

//-----------------------------------------------------
// 3.14 Using Go with PDG

external_module: tb_irq_inp;

//-----------------------------------------------------
// 3.16 HW/SW-Debug

#ifdef HWSW_DEBUG
// hwsw options
hwsw_debug_scripts: 1;
hwsw_debug_focus_stage: "E1";
hdlsim_64bit;
hwsw_debug_instruction_bits: "instr_bits";
#endif


// FILE tmicro_vlog/tmp_pdg/tmicro_go_config.txt:


// File generated by pdg version O-2018.09#f5599cac26#190121, Tue May 28 10:45:21 2024
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// pdg -B -I../lib -I../lib/isg -D__go__ -pcu -Verilog -cgo_options.cfg -D__tct_patch__=300 +wtmicro_vlog/tmp_pdg tmicro

storage_access controller : IE read(ier);
storage_access controller : IM read(imr);
storage_access controller : LF read(lfra);
storage_access controller : PC read(pcr);
storage_access controller : ocd_instr read(ocd_instr_r);

storage_access controller : LF write(lfw)  write_enable(LF_lfw_cntrl_nxtpc_pdg_en);
storage_access controller : PC write(pcw)  write_enable(PC_pcw_cntrl_nxtpc_pdg_en);

storage_access controller : LC[LC_lcr_cntrl_nxtpc_pdg_r_a] read(lcr) read_enable(LC_lcr_cntrl_nxtpc_pdg_r_en);
storage_access controller : LE[LE_ler_cntrl_nxtpc_pdg_r_a] read(ler) read_enable(LE_ler_cntrl_nxtpc_pdg_r_en);
storage_access controller : LS[LS_lsr_cntrl_nxtpc_pdg_r_a] read(lsr) read_enable(LS_lsr_cntrl_nxtpc_pdg_r_en);

storage_access controller : LC[LC_lcw_cntrl_nxtpc_pdg_w_a] write(lcw) write_enable(LC_lcw_cntrl_nxtpc_pdg_en);

storage_access controller : PM[pm_addr`0`]`0` read(pm_read`1`) read_enable(pm_ld_pdg_en);

trns_read controller : die1 diid ireq_pcu_inp jc jcr lfra ocd_dis_int ocd_exe ocd_instr_r ocd_req offs pcr pm_read tcc trgt;
trns_written controller : debug_out halted_out iack_pcu_out lnk_if lnk_pf pm_addr trace_data trace_data_valid;

// FILE tmicro_vlog/tmp_pdg/tmicro_module_go_config.txt:


// File generated by pdg version O-2018.09#f5599cac26#190121, Tue May 28 10:45:20 2024
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// pdg -B -I../lib -I../lib/isg -D__go__ -Verilog -cgo_options.cfg -D__tct_patch__=300 +wtmicro_vlog/tmp_pdg tmicro


// Module interrupt_io (tmicro_io.p:L19:C25):

trns_read interrupt_io : iack_pcu_out ireq_inp;
	// interface : iack_pcu_out ireq_inp 
trns_written interrupt_io : iack_out ireq_pcu_inp;
	// interface : iack_out ireq_pcu_inp 

has_edc_err interrupt_io : 0;

nml_interface interrupt_io : ireq_pcu_inp iack_pcu_out;

mem_interface interrupt_io : iack_out ireq_inp;

in_wait_cycle interrupt_io : proc_stall ;

// Module tb_irq_inp (tmicro_io.p:L50:C23):

	// interface : 
trns_written tb_irq_inp : ireq_inp;
	// interface : ireq_inp 

has_edc_err tb_irq_inp : 0;

nml_interface tb_irq_inp : ireq_inp;

