// Generated by CIRCT 42e53322a
module CARRY4(	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:2:3
  input        CI,	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:2:24
               CYINIT,	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:2:37
  input  [3:0] DI,	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:2:54
               S,	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:2:67
  output [3:0] CO,	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:2:80
               O	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:2:93
);

  wire _GEN;	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:17:11
  wire _GEN_0;	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:13:11
  wire _GEN_1;	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:10:10
  wire _GEN_2;	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:7:10
  assign _GEN_2 = S[0] ? _GEN : DI[0];	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:5:10, :6:10, :7:10, :17:11
  assign _GEN_1 = S[1] ? _GEN_2 : DI[1];	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:7:10, :8:10, :9:10, :10:10
  assign _GEN_0 = S[2] ? _GEN_1 : DI[2];	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:10:10, :11:10, :12:10, :13:11
  assign _GEN = CYINIT | CI;	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:17:11
  assign CO = {S[3] ? _GEN_0 : DI[3], _GEN_0, _GEN_1, _GEN_2};	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:7:10, :10:10, :13:11, :14:11, :15:11, :16:11, :18:11, :19:5
  assign O = S ^ {_GEN_0, _GEN_1, _GEN_2, _GEN};	// /tmp/tmp.AdRRg5eCfZ/40779_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CARRY4.cleaned.mlir:3:10, :4:10, :7:10, :10:10, :13:11, :17:11, :19:5
endmodule

