

================================================================
== Vivado HLS Report for 'imu_spi'
================================================================
* Date:           Sun May  5 15:54:38 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        AXI_SPI_Driver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   16|   16|   16|   16|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spi_bus_addr = getelementptr i32* %spi_bus, i64 96"   --->   Operation 18 'getelementptr' 'spi_bus_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (8.75ns)   --->   "%spi_bus_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %spi_bus_addr, i32 1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:92]   --->   Operation 19 'writereq' 'spi_bus_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 20 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %spi_bus_addr, i32 6, i4 -1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:92]   --->   Operation 20 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%spi_bus_addr_1 = getelementptr i32* %spi_bus, i64 112"   --->   Operation 21 'getelementptr' 'spi_bus_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (8.75ns)   --->   "%spi_bus_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %spi_bus_addr_1, i32 1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:93]   --->   Operation 22 'writereq' 'spi_bus_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 23 [1/1] (1.00ns)   --->   "%TX_message_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %TX_message)"   --->   Operation 23 'read' 'TX_message_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 24 [5/5] (8.75ns)   --->   "%spi_bus_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_bus_addr)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:92]   --->   Operation 24 'writeresp' 'spi_bus_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 25 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %spi_bus_addr_1, i32 65534, i4 -1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:93]   --->   Operation 25 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%spi_bus_addr_2 = getelementptr i32* %spi_bus, i64 104"   --->   Operation 26 'getelementptr' 'spi_bus_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (8.75ns)   --->   "%spi_bus_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %spi_bus_addr_2, i32 1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:97]   --->   Operation 27 'writereq' 'spi_bus_addr_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = zext i16 %TX_message_read to i32" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:86]   --->   Operation 28 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [4/5] (8.75ns)   --->   "%spi_bus_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_bus_addr)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:92]   --->   Operation 29 'writeresp' 'spi_bus_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 30 [5/5] (8.75ns)   --->   "%spi_bus_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_bus_addr_1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:93]   --->   Operation 30 'writeresp' 'spi_bus_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 31 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %spi_bus_addr_2, i32 %tmp, i4 -1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:97]   --->   Operation 31 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 32 [3/5] (8.75ns)   --->   "%spi_bus_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_bus_addr)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:92]   --->   Operation 32 'writeresp' 'spi_bus_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 33 [4/5] (8.75ns)   --->   "%spi_bus_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_bus_addr_1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:93]   --->   Operation 33 'writeresp' 'spi_bus_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 34 [5/5] (8.75ns)   --->   "%spi_bus_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_bus_addr_2)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:97]   --->   Operation 34 'writeresp' 'spi_bus_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 35 [2/5] (8.75ns)   --->   "%spi_bus_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_bus_addr)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:92]   --->   Operation 35 'writeresp' 'spi_bus_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 36 [3/5] (8.75ns)   --->   "%spi_bus_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_bus_addr_1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:93]   --->   Operation 36 'writeresp' 'spi_bus_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 37 [4/5] (8.75ns)   --->   "%spi_bus_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_bus_addr_2)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:97]   --->   Operation 37 'writeresp' 'spi_bus_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 38 [1/5] (8.75ns)   --->   "%spi_bus_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_bus_addr)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:92]   --->   Operation 38 'writeresp' 'spi_bus_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 39 [2/5] (8.75ns)   --->   "%spi_bus_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_bus_addr_1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:93]   --->   Operation 39 'writeresp' 'spi_bus_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 40 [3/5] (8.75ns)   --->   "%spi_bus_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_bus_addr_2)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:97]   --->   Operation 40 'writeresp' 'spi_bus_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 41 [1/5] (8.75ns)   --->   "%spi_bus_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_bus_addr_1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:93]   --->   Operation 41 'writeresp' 'spi_bus_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 42 [2/5] (8.75ns)   --->   "%spi_bus_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_bus_addr_2)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:97]   --->   Operation 42 'writeresp' 'spi_bus_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 43 [1/5] (8.75ns)   --->   "%spi_bus_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_bus_addr_2)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:97]   --->   Operation 43 'writeresp' 'spi_bus_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%spi_bus_addr_3 = getelementptr i32* %spi_bus, i64 108"   --->   Operation 44 'getelementptr' 'spi_bus_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [7/7] (8.75ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %spi_bus_addr_3, i32 1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:101]   --->   Operation 45 'readreq' 'p_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 46 [6/7] (8.75ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %spi_bus_addr_3, i32 1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:101]   --->   Operation 46 'readreq' 'p_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 47 [5/7] (8.75ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %spi_bus_addr_3, i32 1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:101]   --->   Operation 47 'readreq' 'p_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 48 [4/7] (8.75ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %spi_bus_addr_3, i32 1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:101]   --->   Operation 48 'readreq' 'p_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 49 [3/7] (8.75ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %spi_bus_addr_3, i32 1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:101]   --->   Operation 49 'readreq' 'p_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 50 [2/7] (8.75ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %spi_bus_addr_3, i32 1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:101]   --->   Operation 50 'readreq' 'p_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 51 [1/7] (8.75ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %spi_bus_addr_3, i32 1)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:101]   --->   Operation 51 'readreq' 'p_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %spi_bus), !map !14"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %TX_message) nounwind, !map !20"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %RX_message) nounwind, !map !26"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @imu_spi_str) nounwind"   --->   Operation 55 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:84]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %TX_message, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:86]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %RX_message, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:87]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %spi_bus, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @p_str1, [4 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 60 [1/1] (8.75ns)   --->   "%empty = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %spi_bus_addr_3)" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:101]   --->   Operation 60 'read' 'empty' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [AXI_SPI_Driver/AXI_SPI_Driver.cpp:105]   --->   Operation 61 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ spi_bus]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ TX_message]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RX_message]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spi_bus_addr        (getelementptr) [ 001111110000000000]
spi_bus_addr_req    (writereq     ) [ 000000000000000000]
StgValue_20         (write        ) [ 000000000000000000]
spi_bus_addr_1      (getelementptr) [ 000111111000000000]
spi_bus_addr_1_req  (writereq     ) [ 000000000000000000]
TX_message_read     (read         ) [ 000010000000000000]
StgValue_25         (write        ) [ 000000000000000000]
spi_bus_addr_2      (getelementptr) [ 000011111100000000]
spi_bus_addr_2_req  (writereq     ) [ 000000000000000000]
tmp                 (zext         ) [ 000000000000000000]
StgValue_31         (write        ) [ 000000000000000000]
spi_bus_addr_resp   (writeresp    ) [ 000000000000000000]
spi_bus_addr_1_resp (writeresp    ) [ 000000000000000000]
spi_bus_addr_2_resp (writeresp    ) [ 000000000000000000]
spi_bus_addr_3      (getelementptr) [ 000000000001111111]
p_req               (readreq      ) [ 000000000000000000]
StgValue_52         (specbitsmap  ) [ 000000000000000000]
StgValue_53         (specbitsmap  ) [ 000000000000000000]
StgValue_54         (specbitsmap  ) [ 000000000000000000]
StgValue_55         (spectopmodule) [ 000000000000000000]
StgValue_56         (specinterface) [ 000000000000000000]
StgValue_57         (specinterface) [ 000000000000000000]
StgValue_58         (specinterface) [ 000000000000000000]
StgValue_59         (specinterface) [ 000000000000000000]
empty               (read         ) [ 000000000000000000]
StgValue_61         (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="spi_bus">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spi_bus"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="TX_message">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TX_message"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="RX_message">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RX_message"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imu_spi_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="grp_writeresp_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="spi_bus_addr_req/1 spi_bus_addr_resp/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="StgValue_20_write_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="0" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="1"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="0" index="3" bw="1" slack="0"/>
<pin id="68" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_20/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_writeresp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="spi_bus_addr_1_req/2 spi_bus_addr_1_resp/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="TX_message_read_read_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="0"/>
<pin id="82" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TX_message_read/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="StgValue_25_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="0" index="2" bw="17" slack="0"/>
<pin id="90" dir="0" index="3" bw="1" slack="0"/>
<pin id="91" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_25/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_writeresp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="1" slack="0"/>
<pin id="99" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="spi_bus_addr_2_req/3 spi_bus_addr_2_resp/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="StgValue_31_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="1"/>
<pin id="106" dir="0" index="2" bw="16" slack="0"/>
<pin id="107" dir="0" index="3" bw="1" slack="0"/>
<pin id="108" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_31/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_readreq_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_req/10 "/>
</bind>
</comp>

<comp id="119" class="1004" name="empty_read_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="7"/>
<pin id="122" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/17 "/>
</bind>
</comp>

<comp id="124" class="1004" name="spi_bus_addr_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spi_bus_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="spi_bus_addr_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spi_bus_addr_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="spi_bus_addr_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spi_bus_addr_2/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="spi_bus_addr_3_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spi_bus_addr_3/10 "/>
</bind>
</comp>

<comp id="156" class="1005" name="spi_bus_addr_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="spi_bus_addr "/>
</bind>
</comp>

<comp id="162" class="1005" name="spi_bus_addr_1_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="spi_bus_addr_1 "/>
</bind>
</comp>

<comp id="168" class="1005" name="TX_message_read_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="TX_message_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="spi_bus_addr_2_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="spi_bus_addr_2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="spi_bus_addr_3_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="spi_bus_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="63" pin=2"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="63" pin=3"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="124" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="131" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="138" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="148"><net_src comp="145" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="149" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="159"><net_src comp="124" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="165"><net_src comp="131" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="171"><net_src comp="79" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="176"><net_src comp="138" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="182"><net_src comp="149" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="119" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: spi_bus | {1 2 3 4 5 6 7 8 9 }
 - Input state : 
	Port: imu_spi : spi_bus | {10 11 12 13 14 15 16 17 }
	Port: imu_spi : TX_message | {3 }
  - Chain level:
	State 1
		spi_bus_addr_req : 1
	State 2
		spi_bus_addr_1_req : 1
	State 3
		spi_bus_addr_2_req : 1
	State 4
		StgValue_31 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		p_req : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|
| Operation|       Functional Unit      |
|----------|----------------------------|
|          |     grp_writeresp_fu_56    |
| writeresp|     grp_writeresp_fu_72    |
|          |     grp_writeresp_fu_95    |
|----------|----------------------------|
|          |   StgValue_20_write_fu_63  |
|   write  |   StgValue_25_write_fu_86  |
|          |  StgValue_31_write_fu_103  |
|----------|----------------------------|
|   read   | TX_message_read_read_fu_79 |
|          |      empty_read_fu_119     |
|----------|----------------------------|
|  readreq |     grp_readreq_fu_112     |
|----------|----------------------------|
|   zext   |         tmp_fu_145         |
|----------|----------------------------|
|   Total  |                            |
|----------|----------------------------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|TX_message_read_reg_168|   16   |
| spi_bus_addr_1_reg_162|   32   |
| spi_bus_addr_2_reg_173|   32   |
| spi_bus_addr_3_reg_179|   32   |
|  spi_bus_addr_reg_156 |   32   |
+-----------------------+--------+
|         Total         |   144  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_56 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_56 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_72 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_72 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_95 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_95 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_112 |  p1  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   262  ||  12.383 ||    36   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   36   |
|  Register |    -   |   144  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   144  |   36   |
+-----------+--------+--------+--------+
