#include "unity.h"
#include "ExceptionObject.h"
#include "ModifiedImmediateConstant.h"
#include "ConditionalExecution.h"
#include "Thumb16bitsTable.h"
#include "StatusRegisters.h"
#include "ARMRegisters.h"
#include "getAndSetBits.h"
#include "getMask.h"
#include "ARMSimulator.h"
#include "ITandHints.h"
#include "ADDImmediate.h"
#include "LSLImmediate.h"
#include "LSRImmediate.h"
#include "MOVRegister.h"
#include "ASRImmediate.h"
#include "MOVImmediate.h"
#include "CMPImmediate.h"
#include "ADDImmediate.h"
#include "SUBImmediate.h"
#include "ADDRegister.h"
#include "SUBRegister.h"
#include "ANDRegister.h"
#include "LSLRegister.h"
#include "LSRRegister.h"
#include "ASRRegister.h"
#include "CMPRegister.h"
#include "CMNRegister.h"
#include "EORRegister.h"
#include "ORRRegister.h"
#include "RORRegister.h"
#include "MVNRegister.h"
#include "BICRegister.h"
#include "ADCRegister.h"
#include "BX.h"
#include "BLXRegister.h"
#include "MULRegister.h"
#include "TSTRegister.h"
#include "RSBImmediate.h"
#include "SBCRegister.h"
#include "UnconditionalAndConditionalBranch.h"
#include "STRRegister.h"
#include "LDRImmediate.h"
#include "MemoryBlock.h"
#include "LDRLiteral.h"
#include "ErrorSignal.h"
#include "CException.h"
#include "SVC.h"
#include "ADDSPImmediate.h"
#include "ADR.h"
#include "STRImmediate.h"
#include "LDRRegister.h"
#include "REV.h"
#include "SignedAndUnsignedExtend.h"
#include "CBZandCBNZ.h"
#include "PUSH.h"
#include "POP.h"
#include "SUBSPImmediate.h"
#include "LoadAndWriteMemory.h"
#include "Thumb32bitsTable.h"
#include "ShiftOperation.h"
#include "ANDImmediate.h"
#include "TSTImmediate.h"
#include "BICImmediate.h"
#include "ORRImmediate.h"
#include "ORNImmediate.h"
#include "MVNImmediate.h"
#include "EORImmediate.h"
#include "TEQImmediate.h"
#include "CMNImmediate.h"
#include "ADCImmediate.h"
#include "SBCImmediate.h"
#include "MOVT.h"
#include "SignedAndUnsignedSaturate.h"
#include "SignedAndUnsignedBitFieldExtract.h"
#include "BFIandBFC.h"
#include "RRX.h"
#include "RORImmediate.h"
#include "ORNRegister.h"
#include "TEQRegister.h"
#include "RSBRegister.h"
#include "CLZ.h"
#include "BL.h"
#include "NOP.h"
#include "MLA.h"
#include "MLS.h"
#include "SignedUnsignedLongMultiplyDivide.h"
#include "BKPT.h"
#include "VMOV.h"
#include "VMSR.h"
#include "VMRS.h"
#include "VMLAandVMLS.h"
#include "VMUL.h"
#include "VNMLAandVNMLSandVNMUL.h"
#include "VSTM.h"
#include "VSTR.h"
#include "VPUSH.h"
#include "VLDM.h"
#include "VLDR.h"
#include "VPOP.h"
#include "VNEG.h"
#include "VCMP.h"
#include "VABS.h"
#include "VSQRT.h"
#include "MiscellaneousInstructions.h"
#include "VADD.h"
#include "VSUB.h"
#include "VDIV.h"
#include "VCVTBandVCVTT.h"
#include "VCVTandVCVTR.h"
#include "VDIV.h"
#include "SaturateOperation.h"


void setUp(void)
{
    initializeSimulator();

}


void tearDown(void)
{
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//MOV Immediate T3

/* case 1: i = 0
           imm4 = 0
           imm3 = 0
           imm8 = 0x42
   MOVW R5, #0x42
*/
void test_MOVImmediateT3_given_instruction_0xf2400542_should_move_into_0x42_into_R5()
{
    uint32_t instruction = 0xf2400542;

    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0x42, coreReg[5]);

}


/* case 2: i = 0
           imm4 = 0
           imm3 = 0x5
           imm8 = 0x42
   MOVW R12, #0x542
*/
void test_MOVImmediateT3_given_instruction_0xf2405c42_should_move_into_0x542_into_R12()
{
    uint32_t instruction = 0xf2405c42;

    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0x542, coreReg[12]);
}



/* case 3: i = 1
           imm4 = 0x00
           imm3 = 0x5
           imm8 = 0x42
   MOVW R12, #0xd42
*/
void test_MOVImmediateT3_given_instruction_0xf6405c42_should_move_into_0xd42_into_R12()
{
    uint32_t instruction = 0xf6405c42;

    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0xd42, coreReg[12]);
}



/* case 4: i = 1
           imm4 = 0x3
           imm3 = 0x5
           imm8 = 0x42
   MOVW R3, #0xd42
*/
void test_MOVImmediateT3_given_instruction_0xf6435342_should_move_into_0x3d42_into_R3()
{
    uint32_t instruction = 0xf6435342;

    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0x3d42, coreReg[3]);
}


// MOVW r5, 0xF360
void test_MOVImmediateT3_given_instruction_0xf24f3560_should_move_into_0xf360_into_R5()
{
    uint32_t instruction = 0xf24f3560;

    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0xf360, coreReg[5]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//ADD Immediate T4

/*
  case 1: i = 0
          imm3 = 0
          imm8 = 0x42
  ADDW R2, R3, #0x42
*/
void test_ADDImmediateT4_given_0xf2030242_and_r3_is_0xabababab_should_get_0xabababed_at_r2()
{
    coreReg[3] = 0xabababab;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf2030242, 0x0800000C);
    coreReg[PC] = 0x0800000C;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xabababed, coreReg[2]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000010, coreReg[PC]);
}

/*
  case 2: i = 0
          imm3 = 0x7
          imm8 = 0x42
  ADDW R1, R3, #0x0
*/
void test_ADDImmediateT4_given_0xf2037142_and_r3_is_0xabababab_should_get_0xababb2ed_at_r1()
{
    coreReg[3] = 0xabababab;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf2037142, 0x0800000C);
    coreReg[PC] = 0x0800000C;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xababb2ed, coreReg[1]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000010, coreReg[PC]);
}

/*
  case 3: i = 1
          imm3 = 7
          imm8 = 0x42
  ADDW R0, R3, #0xf42
*/
void test_ADDImmediateT4_given_0xf6037042_and_r3_is_0xabababab_should_get_0xababbaed_at_r0()
{
    coreReg[3] = 0xabababab;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf6037042, 0x0800000C);
    coreReg[PC] = 0x0800000C;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xababbaed, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000010, coreReg[PC]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//ADR Immediate T3

/*
  ADR.W R5, here (+0x10)
*/
void test_ADRT3_given_0xf20f050c_and_PC_is_0x08000010_should_get_0xabababed_at_r5()
{
    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf20f050c, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0x08000020, coreReg[5]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//SUB Immediate T4

/*
  case 1: i = 0
          imm3 = 0
          imm8 = 0x42
  SUBW R2, R3, #0x42
*/
void test_SUBImmediateT4_given_0xf2a30242_and_r3_is_0xabababab_should_get_0xababab69_at_r2()
{
    coreReg[3] = 0xabababab;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf2a30242, 0x0800000C);
    coreReg[PC] = 0x0800000C;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xababab69, coreReg[2]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000010, coreReg[PC]);
}

/*
  case 2: i = 0
          imm3 = 0x7
          imm8 = 0x42
  SUBW R1, R3, #0x0
*/
void test_SUBImmediateT4_given_0xf2a37142_and_r3_is_0xabababab_should_get_0xababa469_at_r1()
{
    coreReg[3] = 0xabababab;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf2a37142, 0x0800000C);
    coreReg[PC] = 0x0800000C;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xababa469, coreReg[1]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000010, coreReg[PC]);
}

/*
  case 3: i = 1
          imm3 = 7
          imm8 = 0x42
  SUBW R0, R3, #0xf42
*/
void test_SUBImmediateT4_given_0xf6a37042_and_r3_is_0xabababab_should_get_0xabab9c69_at_r0()
{
    coreReg[3] = 0xabababab;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf6a37042, 0x0800000C);
    coreReg[PC] = 0x0800000C;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xabab9c69, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000010, coreReg[PC]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//ADR Immediate T2

/*
  ADR.W R5, here (-0x0c)
*/
void test_ADRT2_given_0xf2af0510_and_PC_is_0x08000018_should_get_0xabababed_at_r5()
{
    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf2af0510, 0x08000018);
    coreReg[PC] = 0x08000018;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0x0800000c, coreReg[5]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x0800001c, coreReg[PC]);
}

/*
  ADR.W R5, here (0x00)
*/
void test_ADRT2_given_0xf2af0504_and_PC_is_0x08000010_should_get_0xabababed_at_r5()
{
    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf2af0504, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0x08000010, coreReg[5]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//MOVT T1

/*
  MOVT R3, #0xffff
*/
void test_MOVTT1_given_0xf6cf73ff_and_r3_is_0xabababab_should_get_0xffffabab_at_r3()
{
    coreReg[3] = 0xabababab;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf6cf73ff, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xffffabab, coreReg[3]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}

/*
  MOVT R3, #0x0
*/
void test_MOVTT1_given_0x0xf2c00300_and_r3_is_0xabababab_should_get_0xabab_at_r3()
{
    coreReg[3] = 0xabababab;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf2c00300, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xabab, coreReg[3]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//SSAT T1

/*
  SSAT  R0, #16, R1, LSL #2
*/
void test_SSATT1_given_0xf301008f_and_r1_is_0xf_should_shift_r1_left_by_2_and_get_0x3c_at_r0()
{
    coreReg[1] = 0xf;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf301008f, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0x3c, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}

/*
  SSAT  R0, #16, R1, ASR #2
*/
void test_SSATT1_given_0xf321008f_and_r1_is_0xf_should_shift_r1_right_by_2_and_get_3_at_r0()
{
    coreReg[1] = 0xf;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf321008f, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0x3, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}

/*
  SSAT  R0, #16, R1
*/
void test_SSATT1_given_0xf301000f_and_r1_is_0xfffe0000_should_get_0xffff8000_at_r0()
{
    coreReg[1] = 0xfffe0000;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf301000f, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xffff8000, coreReg[0]);
    TEST_ASSERT_EQUAL(0x09000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}

/*
  SSAT  R0, #16, R1
*/
void test_SSATT1_given_0xf301000f_and_r1_is_0x8000_should_get_0x7fff_at_r0()
{
    coreReg[1] = 0x8000;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf301000f, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0x7fff, coreReg[0]);
    TEST_ASSERT_EQUAL(0x09000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}

/*
  SSAT    R0, #32, R1, ASR #8
*/
void test_SSATT1_given_0xf321201f_and_r1_is_0x80000000_should_get_0xff800000_at_r0()
{
    coreReg[1] = 0x80000000;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf321201f, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xff800000, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//SBFX T1

/*
  SBFX  R0, R1, #8, #6
*/
void test_SBFXT1_given_0xf3412005_and_r1_is_0x3d00_should_get_0xfffffffd_at_r0()
{
    coreReg[1] = 0x3d00;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf3412005, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xfffffffd, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}

/*
  SBFX  R0, R1, #8, #6
*/
void test_SBFXT1_given_0xf3412005_and_r1_is_0xcd00_should_get_0xd_at_r0()
{
    coreReg[1] = 0xcd00;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf3412005, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xd, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}

/*
  SBFX  R0, R1, #1, #16
*/
void test_SBFXT1_given_0xf341004f_and_r1_is_0xcd00_r0_is_0xcd000000_should_get_0x6680_at_r0()
{
    coreReg[1] = 0xcd00;
    coreReg[0] = 0xcd000000;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf341004f, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0x6680, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//BFI T1

/*
  BFI  R0, R1, #8, #8
*/
void test_BFIT1_given_0xf361200f_and_r1_is_0xcd_should_get_0xcd00_at_r0()
{
    coreReg[1] = 0xcd;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf361200f, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xcd00, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}

/*
  BFI  R0, R1, #8, #4
*/
void test_BFIT1_given_0xf361200b_and_r1_is_0xcd_r0_is_0xcd_should_get_0xdcd_at_r0()
{
    coreReg[1] = 0xcd;
    coreReg[0] = 0xcd;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf361200b, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xdcd, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}

/*
  BFI  R0, R1, #4, #4
*/
void test_BFIT1_given_0xf3611007_and_r1_is_0xcd_r0_is_0xcd_should_get_0xdd_at_r0()
{
    coreReg[1] = 0xcd;
    coreReg[0] = 0xcd;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf3611007, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xdd, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//BFC T1

/*
  BFC  R0, #4, #4
*/
void test_BFCT1_given_0xf36f1007_and_r0_is_0xcd_should_get_0xd_at_r0()
{
    coreReg[0] = 0xcd;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf36f1007, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xd, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}

/*
  BFC  R1, #8, #2
*/
void test_BFCT1_given_0xf36f2109_and_r1_is_0xcdcd_should_get_0xcccd_at_r1()
{
    coreReg[1] = 0xcdcd;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf36f2109, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xcccd, coreReg[1]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//USAT T1

/*
  USAT  R0, #16, R1, LSL #2
*/
void test_USATT1_given_0xf3810090_and_r1_is_0xf_should_shift_r1_left_by_2_and_get_0x3c_at_r0()
{
    coreReg[1] = 0xf;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf3810090, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0x3c, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}

/*
  USAT  R0, #16, R1, ASR #2
*/
void test_USATT1_given_0xf3a10090_and_r1_is_0xf_should_shift_r1_right_by_2_and_get_3_at_r0()
{
    coreReg[1] = 0xf;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf3a10090, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0x3, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}

/*
  USAT  R0, #16, R1
*/
void test_USATT1_given_0xf3810010_and_r1_is_0xfffe0000_should_get_0_at_r0()
{
    coreReg[1] = 0xfffe0000;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf3810010, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0, coreReg[0]);
    TEST_ASSERT_EQUAL(0x09000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}

/*
  USAT  R0, #16, R1
*/
void test_USATT1_given_0xf3810010_and_r1_is_0x10000_should_get_0xffff_at_r0()
{
    coreReg[1] = 0x10000;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf3810010, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xffff, coreReg[0]);
    TEST_ASSERT_EQUAL(0x09000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}

/*
  USAT    R0, #32, R1, ASR #8
*/
void test_USATT1_given_0xf3a1201f_and_r1_is_0x80000000_should_get_0_at_r0()
{
    coreReg[1] = 0x80000000;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf3a1201f, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0, coreReg[0]);
    TEST_ASSERT_EQUAL(0x09000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//UBFX T1

/*
  UBFX  R0, R1, #8, #6
*/
void test_UBFXT1_given_0xf3c12005_and_r1_is_0x3d00_should_get_0x3d_at_r0()
{
    coreReg[1] = 0x3d00;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf3c12005, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0x3d, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}

/*
  UBFX  R0, R1, #8, #6
*/
void test_UBFXT1_given_0xf3412005_and_r1_is_0x3d00_should_get_0xd_at_r0()
{
    coreReg[1] = 0xcd00;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf3c12005, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xd, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}


/*
  UBFX  R0, R1, #1, #16
*/
void test_UBFXT1_given_0xf3c1004f_and_r1_is_0xcd00_r0_is_0xcd000000_should_get_0x6680_at_r0()
{
    coreReg[1] = 0xcd00;
    coreReg[0] = 0xcd000000;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf341004f, 0x08000010);
    coreReg[PC] = 0x08000010;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0x6680, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000014, coreReg[PC]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//ADD SP Immediate T4

/*
  case 1: i = 0
          imm3 = 0
          imm8 = 0x42
  ADDW R2, SP, #0x42
*/
void test_ADDSPImmediateT4_given_0xf2030242_and_SP_is_0xabababab_should_get_0xabababed_at_r2()
{
    coreReg[SP] = 0xabababab;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf20d0242, 0x0800000C);
    coreReg[PC] = 0x0800000C;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xabababed, coreReg[2]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000010, coreReg[PC]);
}

/*
  case 2: i = 0
          imm3 = 0x7
          imm8 = 0x42
  ADDW R1, SP, #0x0
*/
void test_ADDSPImmediateT4_given_0xf2037142_and_SP_is_0xabababab_should_get_0xababb2ed_at_r1()
{
    coreReg[SP] = 0xabababab;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf20d7142, 0x0800000C);
    coreReg[PC] = 0x0800000C;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xababb2ed, coreReg[1]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000010, coreReg[PC]);
}

/*
  case 3: i = 1
          imm3 = 7
          imm8 = 0x42
  ADDW R0, SP, #0xf42
*/
void test_ADDSPImmediateT4_given_0xf6037042_and_SP_is_0xabababab_should_get_0xababbaed_at_r0()
{
    coreReg[SP] = 0xabababab;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf60d7042, 0x0800000C);
    coreReg[PC] = 0x0800000C;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xababbaed, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000010, coreReg[PC]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//SUB SP Immediate T3

/*
  case 1: i = 0
          imm3 = 0
          imm8 = 0x42
  SUBW R2, SP, #0x42
*/
void test_SUBSPImmediateT3_given_0xf2a30242_and_SP_is_0xabababab_should_get_0xababab69_at_r2()
{
    coreReg[SP] = 0xabababab;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf2ad0242, 0x0800000C);
    coreReg[PC] = 0x0800000C;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xababab69, coreReg[2]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000010, coreReg[PC]);
}

/*
  case 2: i = 0
          imm3 = 0x7
          imm8 = 0x42
  SUBW R1, SP, #0x0
*/
void test_SUBSPImmediateT3_given_0xf2a37142_and_SP_is_0xabababab_should_get_0xababa469_at_r1()
{
    coreReg[SP] = 0xabababab;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf2ad7142, 0x0800000C);
    coreReg[PC] = 0x0800000C;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xababa469, coreReg[1]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000010, coreReg[PC]);
}

/*
  case 3: i = 1
          imm3 = 7
          imm8 = 0x42
  SUBW R0, SP, #0xf42
*/
void test_SUBSPImmediateT3_given_0xf6a37042_and_SP_is_0xabababab_should_get_0xabab9c69_at_r0()
{
    coreReg[SP] = 0xabababab;

    //create test fixture
    writeInstructionToMemoryGivenByAddress(0xf6ad7042, 0x0800000C);
    coreReg[PC] = 0x0800000C;

    //test
    armStep();

    TEST_ASSERT_EQUAL(0xabab9c69, coreReg[0]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
    TEST_ASSERT_EQUAL(0x08000010, coreReg[PC]);
}
