[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PartSelectElab/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelectElab/dut.sv:1:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PartSelectElab/dut.sv:1:1: Compile module "work@test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             1
Begin                                                  1
Constant                                               7
Design                                                 1
EventControl                                           1
Identifier                                             1
IntTypespec                                            7
LogicTypespec                                          3
Module                                                 1
ModuleTypespec                                         1
Net                                                    3
Operation                                              2
PartSelect                                             2
Port                                                   2
Range                                                  1
RefObj                                                 1
RefTypespec                                           10
SourceFile                                             1
------------------------------------------------------------
Total:                                                47
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PartSelectElab/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@test), line:1:8, endln:1:12
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:work@test
  |vpiTypespec:
  \_LogicTypespec: , line:1:20, endln:1:23
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
  |vpiTypespec:
  \_LogicTypespec: , line:2:1, endln:2:4
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiRange:
    \_Range: , line:2:5, endln:2:11
      |vpiParent:
      \_LogicTypespec: , line:2:1, endln:2:4
      |vpiLeftRange:
      \_Constant: , line:2:6, endln:2:8
        |vpiParent:
        \_Range: , line:2:5, endln:2:11
        |vpiTypespec:
        \_RefTypespec: (work@test), line:2:6, endln:2:8
          |vpiParent:
          \_Constant: , line:2:6, endln:2:8
          |vpiFullName:work@test
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:15
        |vpiValue:15
      |vpiRightRange:
      \_Constant: , line:2:9, endln:2:10
        |vpiParent:
        \_Range: , line:2:5, endln:2:11
        |vpiTypespec:
        \_RefTypespec: (work@test), line:2:9, endln:2:10
          |vpiParent:
          \_Constant: , line:2:9, endln:2:10
          |vpiFullName:work@test
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:20, endln:1:23
  |vpiImportTypespec:
  \_Net: (work@test.state), line:1:24, endln:1:29
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@test.state), line:1:20, endln:1:23
      |vpiParent:
      \_Net: (work@test.state), line:1:24, endln:1:29
      |vpiFullName:work@test.state
      |vpiActual:
      \_LogicTypespec: , line:1:20, endln:1:23
    |vpiName:state
    |vpiFullName:work@test.state
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@test.clk), line:1:37, endln:1:40
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:clk
    |vpiFullName:work@test.clk
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:1, endln:2:4
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_Net: (work@test.data), line:2:12, endln:2:16
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@test.data), line:2:1, endln:2:11
      |vpiParent:
      \_Net: (work@test.data), line:2:12, endln:2:16
      |vpiFullName:work@test.data
      |vpiActual:
      \_LogicTypespec: , line:2:1, endln:2:4
    |vpiName:data
    |vpiFullName:work@test.data
    |vpiNetType:48
  |vpiDefName:work@test
  |vpiNet:
  \_Net: (work@test.state), line:1:24, endln:1:29
  |vpiNet:
  \_Net: (work@test.clk), line:1:37, endln:1:40
  |vpiNet:
  \_Net: (work@test.data), line:2:12, endln:2:16
  |vpiPort:
  \_Port: (state), line:1:24, endln:1:29
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:state
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@test.state), line:1:20, endln:1:23
      |vpiParent:
      \_Port: (state), line:1:24, endln:1:29
      |vpiFullName:work@test.state
      |vpiActual:
      \_LogicTypespec: , line:1:20, endln:1:23
  |vpiPort:
  \_Port: (clk), line:1:37, endln:1:40
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:clk
    |vpiDirection:1
  |vpiProcess:
  \_Always: , line:4:1, endln:6:4
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiStmt:
    \_EventControl: , line:4:8, endln:4:22
      |vpiParent:
      \_Always: , line:4:1, endln:6:4
      |vpiCondition:
      \_Operation: , line:4:10, endln:4:21
        |vpiParent:
        \_EventControl: , line:4:8, endln:4:22
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@test.clk), line:4:18, endln:4:21
          |vpiParent:
          \_Operation: , line:4:10, endln:4:21
          |vpiName:clk
          |vpiFullName:work@test.clk
          |vpiActual:
          \_Net: (work@test.clk), line:1:37, endln:1:40
      |vpiStmt:
      \_Begin: (work@test), line:4:23, endln:6:4
        |vpiParent:
        \_EventControl: , line:4:8, endln:4:22
        |vpiFullName:work@test
        |vpiTypespec:
        \_IntTypespec: 
          |vpiParent:
          \_Begin: (work@test), line:4:23, endln:6:4
        |vpiImportTypespec:
        \_IntTypespec: 
        |vpiStmt:
        \_Assignment: , line:5:3, endln:5:29
          |vpiParent:
          \_Begin: (work@test), line:4:23, endln:6:4
          |vpiOpType:82
          |vpiLhs:
          \_PartSelect: data (work@test.data), line:5:8, endln:5:11
            |vpiParent:
            \_Assignment: , line:5:3, endln:5:29
            |vpiName:data
            |vpiFullName:work@test.data
            |vpiDefName:data
            |vpiActual:
            \_Net: (work@test.data), line:2:12, endln:2:16
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_Constant: , line:5:8, endln:5:9
              |vpiParent:
              \_PartSelect: data (work@test.data), line:5:8, endln:5:11
              |vpiTypespec:
              \_RefTypespec: (work@test.data), line:5:8, endln:5:9
                |vpiParent:
                \_Constant: , line:5:8, endln:5:9
                |vpiFullName:work@test.data
                |vpiActual:
                \_IntTypespec: 
              |vpiConstType:9
              |vpiSize:64
              |vpiDecompile:7
              |vpiValue:7
            |vpiRightRange:
            \_Constant: , line:5:10, endln:5:11
              |vpiParent:
              \_PartSelect: data (work@test.data), line:5:8, endln:5:11
              |vpiTypespec:
              \_RefTypespec: (work@test.data), line:5:10, endln:5:11
                |vpiParent:
                \_Constant: , line:5:10, endln:5:11
                |vpiFullName:work@test.data
                |vpiActual:
                \_IntTypespec: 
              |vpiConstType:9
              |vpiSize:64
              |vpiDecompile:0
              |vpiValue:0
          |vpiRhs:
          \_Operation: , line:5:16, endln:5:29
            |vpiParent:
            \_Assignment: , line:5:3, endln:5:29
            |vpiOpType:24
            |vpiOperand:
            \_PartSelect: data (work@test.data), line:5:16, endln:5:25
              |vpiParent:
              \_Operation: , line:5:16, endln:5:29
              |vpiName:data
              |vpiFullName:work@test.data
              |vpiDefName:data
              |vpiActual:
              \_Net: (work@test.data), line:2:12, endln:2:16
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_Constant: , line:5:21, endln:5:22
                |vpiParent:
                \_PartSelect: data (work@test.data), line:5:16, endln:5:25
                |vpiTypespec:
                \_RefTypespec: (work@test.data), line:5:21, endln:5:22
                  |vpiParent:
                  \_Constant: , line:5:21, endln:5:22
                  |vpiFullName:work@test.data
                  |vpiActual:
                  \_IntTypespec: 
                |vpiConstType:9
                |vpiSize:64
                |vpiDecompile:7
                |vpiValue:7
              |vpiRightRange:
              \_Constant: , line:5:23, endln:5:24
                |vpiParent:
                \_PartSelect: data (work@test.data), line:5:16, endln:5:25
                |vpiTypespec:
                \_RefTypespec: (work@test.data), line:5:23, endln:5:24
                  |vpiParent:
                  \_Constant: , line:5:23, endln:5:24
                  |vpiFullName:work@test.data
                  |vpiActual:
                  \_IntTypespec: 
                |vpiConstType:9
                |vpiSize:64
                |vpiDecompile:0
                |vpiValue:0
            |vpiOperand:
            \_Constant: , line:5:28, endln:5:29
              |vpiParent:
              \_Operation: , line:5:16, endln:5:29
              |vpiTypespec:
              \_RefTypespec: (work@test), line:5:28, endln:5:29
                |vpiParent:
                \_Constant: , line:5:28, endln:5:29
                |vpiFullName:work@test
                |vpiActual:
                \_IntTypespec: 
              |vpiConstType:9
              |vpiSize:64
              |vpiDecompile:2
              |vpiValue:2
    |vpiAlwaysType:1
|vpiTypespec:
\_ModuleTypespec: (work@test)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@test
  |vpiModule:
  \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/PartSelectElab/slpp_unit/surelog.uhdm ${SURELOG_DIR}/regression/PartSelectElab/slpp_unit/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
----------------------------------------------------------------
Others                              41      41       0         0
----------------------------------------------------------------
                                    41      41       0         0
===================== END REDUCTION RESULT =====================
