//! Hierarchical LVS — bottom-up cell matching with selective flattening.
//!
//! Follows the netgen approach:
//!   1. Build comparison queue from cell hierarchy (bottom-up order).
//!   2. Match cells by name or declared equivalence.
//!   3. Compare matched pairs from bottommost up.
//!   4. Matched cells become abstract devices with pins at parent level.
//!   5. Unmatched or failed cells are flattened into their parent.

use crate::geometry::*;
use crate::params::Deck;
use super::types::*;
use super::extract::extract_netlist_opts;
use super::compare::{compare, CompareOpts};
use std::collections::HashMap;

/// A cell in the layout hierarchy.
pub struct HierCell {
    pub name: String,
    pub geometry: GeometryStore,
    pub instances: Vec<CellInstance>,
    pub ports: Vec<Port>,
}

/// An instance of a subcell placed in a parent cell.
pub struct CellInstance {
    pub cell_name: String,
    pub dx: i32,
    pub dy: i32,
}

/// A boundary pin (port) of a cell.
pub struct Port {
    pub name: String,
    pub layer: LayerId,
    pub bbox: Bbox,
}

/// A matched subcircuit that becomes an abstract device at the parent level.
#[derive(Clone)]
pub struct SubcircuitDevice {
    pub cell_name: String,
    pub pins: Vec<(String, u32)>, // (pin_name, net_id)
}

/// Reference hierarchy for comparison.
pub struct RefHierarchy {
    pub cells: HashMap<String, RefCellNetlist>,
    pub top_cell: String,
}

/// Reference netlist for one cell in the hierarchy.
pub struct RefCellNetlist {
    pub netlist: RefNetlist,
    pub subcircuit_instances: Vec<RefSubcktInstance>,
}

pub struct RefSubcktInstance {
    pub cell_name: String,
    pub pins: Vec<(String, String)>, // (pin_name, net_name)
}

/// Result of hierarchical LVS.
pub struct HierLvsResult {
    pub matched: bool,
    pub per_cell: Vec<(String, LvsResult)>,
    pub flattened_cells: Vec<String>,
}

/// Run hierarchical LVS on a layout hierarchy against a reference hierarchy.
pub fn compare_hierarchical(
    layout: &HashMap<String, HierCell>,
    reference: &RefHierarchy,
    deck: &Deck,
    equate_cells: &[(String, String)],
) -> HierLvsResult {
    // Build name equivalence map
    let mut equiv: HashMap<String, String> = HashMap::new();
    for (a, b) in equate_cells {
        equiv.insert(a.clone(), b.clone());
        equiv.insert(b.clone(), a.clone());
    }

    // Topological sort: compare leaf cells first, then parents
    let order = match topo_sort(layout) {
        Ok(o) => o,
        Err(cyc) => {
            return HierLvsResult {
                matched: false,
                per_cell: vec![(cyc.clone(), LvsResult {
                    matched: false, reason: format!("circular cell reference through '{cyc}'"),
                    mismatches: Vec::new(), extracted_devices: 0, nmos: 0, pmos: 0,
                    ambiguous_classes: 0, label_conflicts: Vec::new(),
                    floating_nets: Vec::new(),
                })],
                flattened_cells: Vec::new(),
            };
        }
    };

    let mut matched_cells: HashMap<String, bool> = HashMap::new();
    let mut per_cell: Vec<(String, LvsResult)> = Vec::new();
    let mut flattened: Vec<String> = Vec::new();
    // Working geometry per cell: flattened children get merged in before the
    // parent extracts, so the parent's netlist actually contains their devices.
    let mut work_geo: HashMap<String, GeometryStore> =
        layout.iter().map(|(n, c)| (n.clone(), c.geometry.clone())).collect();

    let opts = ExtractOpts { cut_required: deck.lvs_cut_required, ..Default::default() };
    let cmp_opts = CompareOpts {
        strict: false,
        w_tolerance: deck.w_tolerance.clone(),
        l_tolerance: deck.l_tolerance.clone(),
    };

    for cell_name in &order {
        if !layout.contains_key(cell_name) { continue; }

        // Find matching reference cell
        let ref_name = equiv.get(cell_name).unwrap_or(cell_name);
        let Some(ref_cell) = reference.cells.get(ref_name) else {
            // No reference cell → flatten this cell's geometry into every parent
            // that instantiates it. Parents come later in topo order, so their
            // extraction sees the merged devices (the reference parent netlist is
            // expected to list them, since it has no subcircuit for this cell).
            let child_geo = work_geo[cell_name.as_str()].clone();
            for (pname, pcell) in layout {
                for inst in pcell.instances.iter().filter(|i| &i.cell_name == cell_name) {
                    let dst = work_geo.get_mut(pname).unwrap();
                    append_translated(dst, &child_geo, inst.dx, inst.dy);
                }
            }
            flattened.push(cell_name.clone());
            continue;
        };

        // Extract layout netlist for this cell
        let geo = &work_geo[cell_name.as_str()];
        let ext = match extract_netlist_opts(geo, deck, &opts, crate::traits::Backend::Cpu) {
            Ok(e) => e,
            Err(e) => {
                per_cell.push((cell_name.clone(), LvsResult {
                    matched: false, reason: format!("extraction failed: {}", e),
                    mismatches: Vec::new(), extracted_devices: 0, nmos: 0, pmos: 0,
                    ambiguous_classes: 0, label_conflicts: Vec::new(),
                    floating_nets: Vec::new(),
                }));
                flattened.push(cell_name.clone());
                continue;
            }
        };

        let result = compare(&ext, &ref_cell.netlist, &cmp_opts);
        let cell_matched = result.matched;
        per_cell.push((cell_name.clone(), result));

        if !cell_matched {
            flattened.push(cell_name.clone());
        }
        matched_cells.insert(cell_name.clone(), cell_matched);
    }

    let all_matched = per_cell.iter().all(|(_, r)| r.matched);
    HierLvsResult { matched: all_matched, per_cell, flattened_cells: flattened }
}

/// Copy every polygon/text of `src` into `dst`, translated by (dx, dy).
fn append_translated(dst: &mut GeometryStore, src: &GeometryStore, dx: i32, dy: i32) {
    let mut pts: Vec<(i32, i32)> = Vec::new();
    for p in 0..src.poly_count() {
        let s = src.poly_vert_start[p] as usize;
        let n = src.poly_vert_len[p] as usize;
        pts.clear();
        pts.extend((0..n).map(|i| (src.verts_x[s + i] + dx, src.verts_y[s + i] + dy)));
        dst.add_polygon(src.poly_layer[p], &pts);
    }
    for i in 0..src.text_count() {
        dst.add_text(
            src.text_layer[i], src.text_datatype[i],
            src.text_x[i] + dx, src.text_y[i] + dy, src.text_string[i].clone(),
        );
    }
}

/// Topological sort of cells — leaves first, parents last.
/// Errors with the offending cell name on a circular reference: a cycle would
/// otherwise silently produce a wrong order and a bogus compare.
fn topo_sort(layout: &HashMap<String, HierCell>) -> Result<Vec<String>, String> {
    #[derive(Clone, Copy, PartialEq)]
    enum Mark { Gray, Black }
    let mut mark: HashMap<String, Mark> = HashMap::new();
    let mut order: Vec<String> = Vec::new();

    fn visit(
        name: &str, layout: &HashMap<String, HierCell>,
        mark: &mut HashMap<String, Mark>, order: &mut Vec<String>,
    ) -> Result<(), String> {
        match mark.get(name) {
            Some(Mark::Black) => return Ok(()),
            Some(Mark::Gray) => return Err(name.to_string()),
            None => {}
        }
        mark.insert(name.to_string(), Mark::Gray);
        if let Some(cell) = layout.get(name) {
            for inst in &cell.instances {
                visit(&inst.cell_name, layout, mark, order)?;
            }
        }
        mark.insert(name.to_string(), Mark::Black);
        order.push(name.to_string());
        Ok(())
    }

    for name in layout.keys() {
        visit(name, layout, &mut mark, &mut order)?;
    }
    Ok(order)
}

#[cfg(test)]
mod tests {
    use super::*;
    use crate::params::{LayerDef, LayerTable, ConnectivityConfig, DeviceConfig, MosRule};
    use crate::schema::PropertyTolerance;

    fn test_deck() -> Deck {
        let names = ["nwell", "diff", "poly", "licon", "li", "mcon", "met1", "via1", "met2", "nsdm", "psdm"];
        let mut defs: HashMap<String, LayerDef> = HashMap::new();
        for (i, n) in names.iter().enumerate() {
            defs.insert(n.to_string(), LayerDef { layer: i as i32 + 1, datatype: 0 });
        }
        let lt = LayerTable::from_defs(&defs);
        let conductors = ["diff", "poly", "li", "met1", "met2"].iter()
            .filter_map(|n| lt.id(n)).collect();
        let vias = vec![
            (lt.id("licon").unwrap(), vec![lt.id("diff").unwrap(), lt.id("poly").unwrap(), lt.id("li").unwrap()]),
            (lt.id("mcon").unwrap(), vec![lt.id("li").unwrap(), lt.id("met1").unwrap()]),
            (lt.id("via1").unwrap(), vec![lt.id("met1").unwrap(), lt.id("met2").unwrap()]),
        ];
        let mos_rules = vec![
            MosRule { name: "nmos".into(), gate_layer: lt.id("poly").unwrap(),
                channel_layer: lt.id("diff").unwrap(), type_implant: lt.id("nsdm").unwrap(),
                device_type: "nmos".into(), flavor_markers: Vec::new(),
                well_layer: None, device_class: None },
        ];
        Deck {
            layers: lt, drc_rules: Vec::new(), pex: HashMap::new(), dbu_nm: 1.0,
            lvs_cut_required: false, strict: false,
            connectivity: ConnectivityConfig { conductors, vias },
            devices: DeviceConfig { mos_rules, bjt_rules: Vec::new(), resistor_rules: Vec::new(),
                diode_rules: Vec::new(), cap_rules: Vec::new() },
            w_tolerance: PropertyTolerance::default(), l_tolerance: PropertyTolerance::default(),
            fail_on_floating: false, erc: crate::params::ErcParams::default(), intra_layer_touch: false, global_nets: Vec::new(),
        }
    }

    #[test]
    fn hierarchical_single_cell() {
        let deck = test_deck();
        let lt = &deck.layers;
        let diff = lt.id("diff").unwrap();
        let poly = lt.id("poly").unwrap();
        let li = lt.id("li").unwrap();
        let nsdm = lt.id("nsdm").unwrap();

        let mut st = GeometryStore::new();
        st.add_rect(diff, 0, 0, 500, 200);
        st.add_rect(poly, 200, -50, 60, 300);
        st.add_rect(li, 50, 50, 100, 100);
        st.add_rect(li, 350, 50, 100, 100);
        st.add_rect(nsdm, -100, -100, 700, 400);

        let mut layout = HashMap::new();
        layout.insert("inv".to_string(), HierCell {
            name: "inv".into(), geometry: st, instances: Vec::new(), ports: Vec::new(),
        });

        let mut ref_cells = HashMap::new();
        ref_cells.insert("inv".to_string(), RefCellNetlist {
            netlist: RefNetlist {
                devices: vec![
                    RefDevice { kind: DeviceKind::Nmos, gate: "A".into(),
                        source: "S".into(), drain: "D".into(), w: 0, l: 0,
                        flavor: DeviceFlavor::Standard },
                ],
                net_seeds: HashMap::new(), ref_two_terminal: Vec::new(), ref_bjt: Vec::new(),
            },
            subcircuit_instances: Vec::new(),
        });

        let reference = RefHierarchy { cells: ref_cells, top_cell: "inv".into() };
        let result = compare_hierarchical(&layout, &reference, &deck, &[]);
        assert!(result.matched, "single-cell hierarchical should match");
        assert_eq!(result.per_cell.len(), 1);
        assert!(result.flattened_cells.is_empty());
    }
}
