DECL|CH|member|PRS_CH_TypeDef CH[12]; /**< Channel registers */
DECL|PRS_CH_CTRL_ASYNC_DEFAULT|macro|PRS_CH_CTRL_ASYNC_DEFAULT
DECL|PRS_CH_CTRL_ASYNC|macro|PRS_CH_CTRL_ASYNC
DECL|PRS_CH_CTRL_EDSEL_BOTHEDGES|macro|PRS_CH_CTRL_EDSEL_BOTHEDGES
DECL|PRS_CH_CTRL_EDSEL_DEFAULT|macro|PRS_CH_CTRL_EDSEL_DEFAULT
DECL|PRS_CH_CTRL_EDSEL_NEGEDGE|macro|PRS_CH_CTRL_EDSEL_NEGEDGE
DECL|PRS_CH_CTRL_EDSEL_OFF|macro|PRS_CH_CTRL_EDSEL_OFF
DECL|PRS_CH_CTRL_EDSEL_POSEDGE|macro|PRS_CH_CTRL_EDSEL_POSEDGE
DECL|PRS_CH_CTRL_SIGSEL_ACMP0OUT|macro|PRS_CH_CTRL_SIGSEL_ACMP0OUT
DECL|PRS_CH_CTRL_SIGSEL_ACMP1OUT|macro|PRS_CH_CTRL_SIGSEL_ACMP1OUT
DECL|PRS_CH_CTRL_SIGSEL_ADC0SCAN|macro|PRS_CH_CTRL_SIGSEL_ADC0SCAN
DECL|PRS_CH_CTRL_SIGSEL_ADC0SINGLE|macro|PRS_CH_CTRL_SIGSEL_ADC0SINGLE
DECL|PRS_CH_CTRL_SIGSEL_BURTCCOMP0|macro|PRS_CH_CTRL_SIGSEL_BURTCCOMP0
DECL|PRS_CH_CTRL_SIGSEL_BURTCOF|macro|PRS_CH_CTRL_SIGSEL_BURTCOF
DECL|PRS_CH_CTRL_SIGSEL_DAC0CH0|macro|PRS_CH_CTRL_SIGSEL_DAC0CH0
DECL|PRS_CH_CTRL_SIGSEL_DAC0CH1|macro|PRS_CH_CTRL_SIGSEL_DAC0CH1
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN0|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN0
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN10|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN10
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN11|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN11
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN12|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN12
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN13|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN13
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN14|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN14
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN15|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN15
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN1|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN1
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN2|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN2
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN3|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN3
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN4|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN4
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN5|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN5
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN6|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN6
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN7|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN7
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN8|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN8
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN9|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN9
DECL|PRS_CH_CTRL_SIGSEL_LESENSEDEC0|macro|PRS_CH_CTRL_SIGSEL_LESENSEDEC0
DECL|PRS_CH_CTRL_SIGSEL_LESENSEDEC1|macro|PRS_CH_CTRL_SIGSEL_LESENSEDEC1
DECL|PRS_CH_CTRL_SIGSEL_LESENSEDEC2|macro|PRS_CH_CTRL_SIGSEL_LESENSEDEC2
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES0|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES0
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES10|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES10
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES11|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES11
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES12|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES12
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES13|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES13
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES14|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES14
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES15|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES15
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES1|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES1
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES2|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES2
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES3|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES3
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES4|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES4
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES5|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES5
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES6|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES6
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES7|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES7
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES8|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES8
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES9|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES9
DECL|PRS_CH_CTRL_SIGSEL_LETIMER0CH0|macro|PRS_CH_CTRL_SIGSEL_LETIMER0CH0
DECL|PRS_CH_CTRL_SIGSEL_LETIMER0CH1|macro|PRS_CH_CTRL_SIGSEL_LETIMER0CH1
DECL|PRS_CH_CTRL_SIGSEL_RTCCOMP0|macro|PRS_CH_CTRL_SIGSEL_RTCCOMP0
DECL|PRS_CH_CTRL_SIGSEL_RTCCOMP1|macro|PRS_CH_CTRL_SIGSEL_RTCCOMP1
DECL|PRS_CH_CTRL_SIGSEL_RTCOF|macro|PRS_CH_CTRL_SIGSEL_RTCOF
DECL|PRS_CH_CTRL_SIGSEL_TIMER0CC0|macro|PRS_CH_CTRL_SIGSEL_TIMER0CC0
DECL|PRS_CH_CTRL_SIGSEL_TIMER0CC1|macro|PRS_CH_CTRL_SIGSEL_TIMER0CC1
DECL|PRS_CH_CTRL_SIGSEL_TIMER0CC2|macro|PRS_CH_CTRL_SIGSEL_TIMER0CC2
DECL|PRS_CH_CTRL_SIGSEL_TIMER0OF|macro|PRS_CH_CTRL_SIGSEL_TIMER0OF
DECL|PRS_CH_CTRL_SIGSEL_TIMER0UF|macro|PRS_CH_CTRL_SIGSEL_TIMER0UF
DECL|PRS_CH_CTRL_SIGSEL_TIMER1CC0|macro|PRS_CH_CTRL_SIGSEL_TIMER1CC0
DECL|PRS_CH_CTRL_SIGSEL_TIMER1CC1|macro|PRS_CH_CTRL_SIGSEL_TIMER1CC1
DECL|PRS_CH_CTRL_SIGSEL_TIMER1CC2|macro|PRS_CH_CTRL_SIGSEL_TIMER1CC2
DECL|PRS_CH_CTRL_SIGSEL_TIMER1OF|macro|PRS_CH_CTRL_SIGSEL_TIMER1OF
DECL|PRS_CH_CTRL_SIGSEL_TIMER1UF|macro|PRS_CH_CTRL_SIGSEL_TIMER1UF
DECL|PRS_CH_CTRL_SIGSEL_TIMER2CC0|macro|PRS_CH_CTRL_SIGSEL_TIMER2CC0
DECL|PRS_CH_CTRL_SIGSEL_TIMER2CC1|macro|PRS_CH_CTRL_SIGSEL_TIMER2CC1
DECL|PRS_CH_CTRL_SIGSEL_TIMER2CC2|macro|PRS_CH_CTRL_SIGSEL_TIMER2CC2
DECL|PRS_CH_CTRL_SIGSEL_TIMER2OF|macro|PRS_CH_CTRL_SIGSEL_TIMER2OF
DECL|PRS_CH_CTRL_SIGSEL_TIMER2UF|macro|PRS_CH_CTRL_SIGSEL_TIMER2UF
DECL|PRS_CH_CTRL_SIGSEL_TIMER3CC0|macro|PRS_CH_CTRL_SIGSEL_TIMER3CC0
DECL|PRS_CH_CTRL_SIGSEL_TIMER3CC1|macro|PRS_CH_CTRL_SIGSEL_TIMER3CC1
DECL|PRS_CH_CTRL_SIGSEL_TIMER3CC2|macro|PRS_CH_CTRL_SIGSEL_TIMER3CC2
DECL|PRS_CH_CTRL_SIGSEL_TIMER3OF|macro|PRS_CH_CTRL_SIGSEL_TIMER3OF
DECL|PRS_CH_CTRL_SIGSEL_TIMER3UF|macro|PRS_CH_CTRL_SIGSEL_TIMER3UF
DECL|PRS_CH_CTRL_SIGSEL_UART0RXDATAV|macro|PRS_CH_CTRL_SIGSEL_UART0RXDATAV
DECL|PRS_CH_CTRL_SIGSEL_UART0TXC|macro|PRS_CH_CTRL_SIGSEL_UART0TXC
DECL|PRS_CH_CTRL_SIGSEL_UART1RXDATAV|macro|PRS_CH_CTRL_SIGSEL_UART1RXDATAV
DECL|PRS_CH_CTRL_SIGSEL_UART1TXC|macro|PRS_CH_CTRL_SIGSEL_UART1TXC
DECL|PRS_CH_CTRL_SIGSEL_USART0IRTX|macro|PRS_CH_CTRL_SIGSEL_USART0IRTX
DECL|PRS_CH_CTRL_SIGSEL_USART0RXDATAV|macro|PRS_CH_CTRL_SIGSEL_USART0RXDATAV
DECL|PRS_CH_CTRL_SIGSEL_USART0TXC|macro|PRS_CH_CTRL_SIGSEL_USART0TXC
DECL|PRS_CH_CTRL_SIGSEL_USART1RXDATAV|macro|PRS_CH_CTRL_SIGSEL_USART1RXDATAV
DECL|PRS_CH_CTRL_SIGSEL_USART1TXC|macro|PRS_CH_CTRL_SIGSEL_USART1TXC
DECL|PRS_CH_CTRL_SIGSEL_USART2RXDATAV|macro|PRS_CH_CTRL_SIGSEL_USART2RXDATAV
DECL|PRS_CH_CTRL_SIGSEL_USART2TXC|macro|PRS_CH_CTRL_SIGSEL_USART2TXC
DECL|PRS_CH_CTRL_SIGSEL_USBSOFSR|macro|PRS_CH_CTRL_SIGSEL_USBSOFSR
DECL|PRS_CH_CTRL_SIGSEL_USBSOF|macro|PRS_CH_CTRL_SIGSEL_USBSOF
DECL|PRS_CH_CTRL_SIGSEL_VCMPOUT|macro|PRS_CH_CTRL_SIGSEL_VCMPOUT
DECL|PRS_CH_CTRL_SOURCESEL_ACMP0|macro|PRS_CH_CTRL_SOURCESEL_ACMP0
DECL|PRS_CH_CTRL_SOURCESEL_ACMP1|macro|PRS_CH_CTRL_SOURCESEL_ACMP1
DECL|PRS_CH_CTRL_SOURCESEL_ADC0|macro|PRS_CH_CTRL_SOURCESEL_ADC0
DECL|PRS_CH_CTRL_SOURCESEL_BURTC|macro|PRS_CH_CTRL_SOURCESEL_BURTC
DECL|PRS_CH_CTRL_SOURCESEL_DAC0|macro|PRS_CH_CTRL_SOURCESEL_DAC0
DECL|PRS_CH_CTRL_SOURCESEL_GPIOH|macro|PRS_CH_CTRL_SOURCESEL_GPIOH
DECL|PRS_CH_CTRL_SOURCESEL_GPIOL|macro|PRS_CH_CTRL_SOURCESEL_GPIOL
DECL|PRS_CH_CTRL_SOURCESEL_LESENSED|macro|PRS_CH_CTRL_SOURCESEL_LESENSED
DECL|PRS_CH_CTRL_SOURCESEL_LESENSEH|macro|PRS_CH_CTRL_SOURCESEL_LESENSEH
DECL|PRS_CH_CTRL_SOURCESEL_LESENSEL|macro|PRS_CH_CTRL_SOURCESEL_LESENSEL
DECL|PRS_CH_CTRL_SOURCESEL_LETIMER0|macro|PRS_CH_CTRL_SOURCESEL_LETIMER0
DECL|PRS_CH_CTRL_SOURCESEL_NONE|macro|PRS_CH_CTRL_SOURCESEL_NONE
DECL|PRS_CH_CTRL_SOURCESEL_RTC|macro|PRS_CH_CTRL_SOURCESEL_RTC
DECL|PRS_CH_CTRL_SOURCESEL_TIMER0|macro|PRS_CH_CTRL_SOURCESEL_TIMER0
DECL|PRS_CH_CTRL_SOURCESEL_TIMER1|macro|PRS_CH_CTRL_SOURCESEL_TIMER1
DECL|PRS_CH_CTRL_SOURCESEL_TIMER2|macro|PRS_CH_CTRL_SOURCESEL_TIMER2
DECL|PRS_CH_CTRL_SOURCESEL_TIMER3|macro|PRS_CH_CTRL_SOURCESEL_TIMER3
DECL|PRS_CH_CTRL_SOURCESEL_UART0|macro|PRS_CH_CTRL_SOURCESEL_UART0
DECL|PRS_CH_CTRL_SOURCESEL_UART1|macro|PRS_CH_CTRL_SOURCESEL_UART1
DECL|PRS_CH_CTRL_SOURCESEL_USART0|macro|PRS_CH_CTRL_SOURCESEL_USART0
DECL|PRS_CH_CTRL_SOURCESEL_USART1|macro|PRS_CH_CTRL_SOURCESEL_USART1
DECL|PRS_CH_CTRL_SOURCESEL_USART2|macro|PRS_CH_CTRL_SOURCESEL_USART2
DECL|PRS_CH_CTRL_SOURCESEL_USB|macro|PRS_CH_CTRL_SOURCESEL_USB
DECL|PRS_CH_CTRL_SOURCESEL_VCMP|macro|PRS_CH_CTRL_SOURCESEL_VCMP
DECL|PRS_ROUTE_CH0PEN_DEFAULT|macro|PRS_ROUTE_CH0PEN_DEFAULT
DECL|PRS_ROUTE_CH0PEN|macro|PRS_ROUTE_CH0PEN
DECL|PRS_ROUTE_CH1PEN_DEFAULT|macro|PRS_ROUTE_CH1PEN_DEFAULT
DECL|PRS_ROUTE_CH1PEN|macro|PRS_ROUTE_CH1PEN
DECL|PRS_ROUTE_CH2PEN_DEFAULT|macro|PRS_ROUTE_CH2PEN_DEFAULT
DECL|PRS_ROUTE_CH2PEN|macro|PRS_ROUTE_CH2PEN
DECL|PRS_ROUTE_CH3PEN_DEFAULT|macro|PRS_ROUTE_CH3PEN_DEFAULT
DECL|PRS_ROUTE_CH3PEN|macro|PRS_ROUTE_CH3PEN
DECL|PRS_ROUTE_LOCATION_DEFAULT|macro|PRS_ROUTE_LOCATION_DEFAULT
DECL|PRS_ROUTE_LOCATION_LOC0|macro|PRS_ROUTE_LOCATION_LOC0
DECL|PRS_ROUTE_LOCATION_LOC1|macro|PRS_ROUTE_LOCATION_LOC1
DECL|PRS_SWLEVEL_CH0LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH0LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH0LEVEL|macro|PRS_SWLEVEL_CH0LEVEL
DECL|PRS_SWLEVEL_CH10LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH10LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH10LEVEL|macro|PRS_SWLEVEL_CH10LEVEL
DECL|PRS_SWLEVEL_CH11LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH11LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH11LEVEL|macro|PRS_SWLEVEL_CH11LEVEL
DECL|PRS_SWLEVEL_CH1LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH1LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH1LEVEL|macro|PRS_SWLEVEL_CH1LEVEL
DECL|PRS_SWLEVEL_CH2LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH2LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH2LEVEL|macro|PRS_SWLEVEL_CH2LEVEL
DECL|PRS_SWLEVEL_CH3LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH3LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH3LEVEL|macro|PRS_SWLEVEL_CH3LEVEL
DECL|PRS_SWLEVEL_CH4LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH4LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH4LEVEL|macro|PRS_SWLEVEL_CH4LEVEL
DECL|PRS_SWLEVEL_CH5LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH5LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH5LEVEL|macro|PRS_SWLEVEL_CH5LEVEL
DECL|PRS_SWLEVEL_CH6LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH6LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH6LEVEL|macro|PRS_SWLEVEL_CH6LEVEL
DECL|PRS_SWLEVEL_CH7LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH7LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH7LEVEL|macro|PRS_SWLEVEL_CH7LEVEL
DECL|PRS_SWLEVEL_CH8LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH8LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH8LEVEL|macro|PRS_SWLEVEL_CH8LEVEL
DECL|PRS_SWLEVEL_CH9LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH9LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH9LEVEL|macro|PRS_SWLEVEL_CH9LEVEL
DECL|PRS_SWPULSE_CH0PULSE_DEFAULT|macro|PRS_SWPULSE_CH0PULSE_DEFAULT
DECL|PRS_SWPULSE_CH0PULSE|macro|PRS_SWPULSE_CH0PULSE
DECL|PRS_SWPULSE_CH10PULSE_DEFAULT|macro|PRS_SWPULSE_CH10PULSE_DEFAULT
DECL|PRS_SWPULSE_CH10PULSE|macro|PRS_SWPULSE_CH10PULSE
DECL|PRS_SWPULSE_CH11PULSE_DEFAULT|macro|PRS_SWPULSE_CH11PULSE_DEFAULT
DECL|PRS_SWPULSE_CH11PULSE|macro|PRS_SWPULSE_CH11PULSE
DECL|PRS_SWPULSE_CH1PULSE_DEFAULT|macro|PRS_SWPULSE_CH1PULSE_DEFAULT
DECL|PRS_SWPULSE_CH1PULSE|macro|PRS_SWPULSE_CH1PULSE
DECL|PRS_SWPULSE_CH2PULSE_DEFAULT|macro|PRS_SWPULSE_CH2PULSE_DEFAULT
DECL|PRS_SWPULSE_CH2PULSE|macro|PRS_SWPULSE_CH2PULSE
DECL|PRS_SWPULSE_CH3PULSE_DEFAULT|macro|PRS_SWPULSE_CH3PULSE_DEFAULT
DECL|PRS_SWPULSE_CH3PULSE|macro|PRS_SWPULSE_CH3PULSE
DECL|PRS_SWPULSE_CH4PULSE_DEFAULT|macro|PRS_SWPULSE_CH4PULSE_DEFAULT
DECL|PRS_SWPULSE_CH4PULSE|macro|PRS_SWPULSE_CH4PULSE
DECL|PRS_SWPULSE_CH5PULSE_DEFAULT|macro|PRS_SWPULSE_CH5PULSE_DEFAULT
DECL|PRS_SWPULSE_CH5PULSE|macro|PRS_SWPULSE_CH5PULSE
DECL|PRS_SWPULSE_CH6PULSE_DEFAULT|macro|PRS_SWPULSE_CH6PULSE_DEFAULT
DECL|PRS_SWPULSE_CH6PULSE|macro|PRS_SWPULSE_CH6PULSE
DECL|PRS_SWPULSE_CH7PULSE_DEFAULT|macro|PRS_SWPULSE_CH7PULSE_DEFAULT
DECL|PRS_SWPULSE_CH7PULSE|macro|PRS_SWPULSE_CH7PULSE
DECL|PRS_SWPULSE_CH8PULSE_DEFAULT|macro|PRS_SWPULSE_CH8PULSE_DEFAULT
DECL|PRS_SWPULSE_CH8PULSE|macro|PRS_SWPULSE_CH8PULSE
DECL|PRS_SWPULSE_CH9PULSE_DEFAULT|macro|PRS_SWPULSE_CH9PULSE_DEFAULT
DECL|PRS_SWPULSE_CH9PULSE|macro|PRS_SWPULSE_CH9PULSE
DECL|PRS_TypeDef|typedef|} PRS_TypeDef; /** @} */
DECL|RESERVED0|member|uint32_t RESERVED0[1]; /**< Reserved registers */
DECL|ROUTE|member|__IOM uint32_t ROUTE; /**< I/O Routing Register */
DECL|SWLEVEL|member|__IOM uint32_t SWLEVEL; /**< Software Level Register */
DECL|SWPULSE|member|__IOM uint32_t SWPULSE; /**< Software Pulse Register */
DECL|_PRS_CH_CTRL_ASYNC_DEFAULT|macro|_PRS_CH_CTRL_ASYNC_DEFAULT
DECL|_PRS_CH_CTRL_ASYNC_MASK|macro|_PRS_CH_CTRL_ASYNC_MASK
DECL|_PRS_CH_CTRL_ASYNC_SHIFT|macro|_PRS_CH_CTRL_ASYNC_SHIFT
DECL|_PRS_CH_CTRL_EDSEL_BOTHEDGES|macro|_PRS_CH_CTRL_EDSEL_BOTHEDGES
DECL|_PRS_CH_CTRL_EDSEL_DEFAULT|macro|_PRS_CH_CTRL_EDSEL_DEFAULT
DECL|_PRS_CH_CTRL_EDSEL_MASK|macro|_PRS_CH_CTRL_EDSEL_MASK
DECL|_PRS_CH_CTRL_EDSEL_NEGEDGE|macro|_PRS_CH_CTRL_EDSEL_NEGEDGE
DECL|_PRS_CH_CTRL_EDSEL_OFF|macro|_PRS_CH_CTRL_EDSEL_OFF
DECL|_PRS_CH_CTRL_EDSEL_POSEDGE|macro|_PRS_CH_CTRL_EDSEL_POSEDGE
DECL|_PRS_CH_CTRL_EDSEL_SHIFT|macro|_PRS_CH_CTRL_EDSEL_SHIFT
DECL|_PRS_CH_CTRL_MASK|macro|_PRS_CH_CTRL_MASK
DECL|_PRS_CH_CTRL_RESETVALUE|macro|_PRS_CH_CTRL_RESETVALUE
DECL|_PRS_CH_CTRL_SIGSEL_ACMP0OUT|macro|_PRS_CH_CTRL_SIGSEL_ACMP0OUT
DECL|_PRS_CH_CTRL_SIGSEL_ACMP1OUT|macro|_PRS_CH_CTRL_SIGSEL_ACMP1OUT
DECL|_PRS_CH_CTRL_SIGSEL_ADC0SCAN|macro|_PRS_CH_CTRL_SIGSEL_ADC0SCAN
DECL|_PRS_CH_CTRL_SIGSEL_ADC0SINGLE|macro|_PRS_CH_CTRL_SIGSEL_ADC0SINGLE
DECL|_PRS_CH_CTRL_SIGSEL_BURTCCOMP0|macro|_PRS_CH_CTRL_SIGSEL_BURTCCOMP0
DECL|_PRS_CH_CTRL_SIGSEL_BURTCOF|macro|_PRS_CH_CTRL_SIGSEL_BURTCOF
DECL|_PRS_CH_CTRL_SIGSEL_DAC0CH0|macro|_PRS_CH_CTRL_SIGSEL_DAC0CH0
DECL|_PRS_CH_CTRL_SIGSEL_DAC0CH1|macro|_PRS_CH_CTRL_SIGSEL_DAC0CH1
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN0|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN0
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN10|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN10
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN11|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN11
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN12|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN12
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN13|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN13
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN14|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN14
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN15|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN15
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN1|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN1
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN2|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN2
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN3|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN3
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN4|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN4
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN5|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN5
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN6|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN6
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN7|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN7
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN8|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN8
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN9|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN9
DECL|_PRS_CH_CTRL_SIGSEL_LESENSEDEC0|macro|_PRS_CH_CTRL_SIGSEL_LESENSEDEC0
DECL|_PRS_CH_CTRL_SIGSEL_LESENSEDEC1|macro|_PRS_CH_CTRL_SIGSEL_LESENSEDEC1
DECL|_PRS_CH_CTRL_SIGSEL_LESENSEDEC2|macro|_PRS_CH_CTRL_SIGSEL_LESENSEDEC2
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES0|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES0
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES10|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES10
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES11|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES11
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES12|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES12
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES13|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES13
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES14|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES14
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES15|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES15
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES1|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES1
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES2|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES2
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES3|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES3
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES4|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES4
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES5|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES5
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES6|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES6
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES7|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES7
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES8|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES8
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES9|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES9
DECL|_PRS_CH_CTRL_SIGSEL_LETIMER0CH0|macro|_PRS_CH_CTRL_SIGSEL_LETIMER0CH0
DECL|_PRS_CH_CTRL_SIGSEL_LETIMER0CH1|macro|_PRS_CH_CTRL_SIGSEL_LETIMER0CH1
DECL|_PRS_CH_CTRL_SIGSEL_MASK|macro|_PRS_CH_CTRL_SIGSEL_MASK
DECL|_PRS_CH_CTRL_SIGSEL_RTCCOMP0|macro|_PRS_CH_CTRL_SIGSEL_RTCCOMP0
DECL|_PRS_CH_CTRL_SIGSEL_RTCCOMP1|macro|_PRS_CH_CTRL_SIGSEL_RTCCOMP1
DECL|_PRS_CH_CTRL_SIGSEL_RTCOF|macro|_PRS_CH_CTRL_SIGSEL_RTCOF
DECL|_PRS_CH_CTRL_SIGSEL_SHIFT|macro|_PRS_CH_CTRL_SIGSEL_SHIFT
DECL|_PRS_CH_CTRL_SIGSEL_TIMER0CC0|macro|_PRS_CH_CTRL_SIGSEL_TIMER0CC0
DECL|_PRS_CH_CTRL_SIGSEL_TIMER0CC1|macro|_PRS_CH_CTRL_SIGSEL_TIMER0CC1
DECL|_PRS_CH_CTRL_SIGSEL_TIMER0CC2|macro|_PRS_CH_CTRL_SIGSEL_TIMER0CC2
DECL|_PRS_CH_CTRL_SIGSEL_TIMER0OF|macro|_PRS_CH_CTRL_SIGSEL_TIMER0OF
DECL|_PRS_CH_CTRL_SIGSEL_TIMER0UF|macro|_PRS_CH_CTRL_SIGSEL_TIMER0UF
DECL|_PRS_CH_CTRL_SIGSEL_TIMER1CC0|macro|_PRS_CH_CTRL_SIGSEL_TIMER1CC0
DECL|_PRS_CH_CTRL_SIGSEL_TIMER1CC1|macro|_PRS_CH_CTRL_SIGSEL_TIMER1CC1
DECL|_PRS_CH_CTRL_SIGSEL_TIMER1CC2|macro|_PRS_CH_CTRL_SIGSEL_TIMER1CC2
DECL|_PRS_CH_CTRL_SIGSEL_TIMER1OF|macro|_PRS_CH_CTRL_SIGSEL_TIMER1OF
DECL|_PRS_CH_CTRL_SIGSEL_TIMER1UF|macro|_PRS_CH_CTRL_SIGSEL_TIMER1UF
DECL|_PRS_CH_CTRL_SIGSEL_TIMER2CC0|macro|_PRS_CH_CTRL_SIGSEL_TIMER2CC0
DECL|_PRS_CH_CTRL_SIGSEL_TIMER2CC1|macro|_PRS_CH_CTRL_SIGSEL_TIMER2CC1
DECL|_PRS_CH_CTRL_SIGSEL_TIMER2CC2|macro|_PRS_CH_CTRL_SIGSEL_TIMER2CC2
DECL|_PRS_CH_CTRL_SIGSEL_TIMER2OF|macro|_PRS_CH_CTRL_SIGSEL_TIMER2OF
DECL|_PRS_CH_CTRL_SIGSEL_TIMER2UF|macro|_PRS_CH_CTRL_SIGSEL_TIMER2UF
DECL|_PRS_CH_CTRL_SIGSEL_TIMER3CC0|macro|_PRS_CH_CTRL_SIGSEL_TIMER3CC0
DECL|_PRS_CH_CTRL_SIGSEL_TIMER3CC1|macro|_PRS_CH_CTRL_SIGSEL_TIMER3CC1
DECL|_PRS_CH_CTRL_SIGSEL_TIMER3CC2|macro|_PRS_CH_CTRL_SIGSEL_TIMER3CC2
DECL|_PRS_CH_CTRL_SIGSEL_TIMER3OF|macro|_PRS_CH_CTRL_SIGSEL_TIMER3OF
DECL|_PRS_CH_CTRL_SIGSEL_TIMER3UF|macro|_PRS_CH_CTRL_SIGSEL_TIMER3UF
DECL|_PRS_CH_CTRL_SIGSEL_UART0RXDATAV|macro|_PRS_CH_CTRL_SIGSEL_UART0RXDATAV
DECL|_PRS_CH_CTRL_SIGSEL_UART0TXC|macro|_PRS_CH_CTRL_SIGSEL_UART0TXC
DECL|_PRS_CH_CTRL_SIGSEL_UART1RXDATAV|macro|_PRS_CH_CTRL_SIGSEL_UART1RXDATAV
DECL|_PRS_CH_CTRL_SIGSEL_UART1TXC|macro|_PRS_CH_CTRL_SIGSEL_UART1TXC
DECL|_PRS_CH_CTRL_SIGSEL_USART0IRTX|macro|_PRS_CH_CTRL_SIGSEL_USART0IRTX
DECL|_PRS_CH_CTRL_SIGSEL_USART0RXDATAV|macro|_PRS_CH_CTRL_SIGSEL_USART0RXDATAV
DECL|_PRS_CH_CTRL_SIGSEL_USART0TXC|macro|_PRS_CH_CTRL_SIGSEL_USART0TXC
DECL|_PRS_CH_CTRL_SIGSEL_USART1RXDATAV|macro|_PRS_CH_CTRL_SIGSEL_USART1RXDATAV
DECL|_PRS_CH_CTRL_SIGSEL_USART1TXC|macro|_PRS_CH_CTRL_SIGSEL_USART1TXC
DECL|_PRS_CH_CTRL_SIGSEL_USART2RXDATAV|macro|_PRS_CH_CTRL_SIGSEL_USART2RXDATAV
DECL|_PRS_CH_CTRL_SIGSEL_USART2TXC|macro|_PRS_CH_CTRL_SIGSEL_USART2TXC
DECL|_PRS_CH_CTRL_SIGSEL_USBSOFSR|macro|_PRS_CH_CTRL_SIGSEL_USBSOFSR
DECL|_PRS_CH_CTRL_SIGSEL_USBSOF|macro|_PRS_CH_CTRL_SIGSEL_USBSOF
DECL|_PRS_CH_CTRL_SIGSEL_VCMPOUT|macro|_PRS_CH_CTRL_SIGSEL_VCMPOUT
DECL|_PRS_CH_CTRL_SOURCESEL_ACMP0|macro|_PRS_CH_CTRL_SOURCESEL_ACMP0
DECL|_PRS_CH_CTRL_SOURCESEL_ACMP1|macro|_PRS_CH_CTRL_SOURCESEL_ACMP1
DECL|_PRS_CH_CTRL_SOURCESEL_ADC0|macro|_PRS_CH_CTRL_SOURCESEL_ADC0
DECL|_PRS_CH_CTRL_SOURCESEL_BURTC|macro|_PRS_CH_CTRL_SOURCESEL_BURTC
DECL|_PRS_CH_CTRL_SOURCESEL_DAC0|macro|_PRS_CH_CTRL_SOURCESEL_DAC0
DECL|_PRS_CH_CTRL_SOURCESEL_GPIOH|macro|_PRS_CH_CTRL_SOURCESEL_GPIOH
DECL|_PRS_CH_CTRL_SOURCESEL_GPIOL|macro|_PRS_CH_CTRL_SOURCESEL_GPIOL
DECL|_PRS_CH_CTRL_SOURCESEL_LESENSED|macro|_PRS_CH_CTRL_SOURCESEL_LESENSED
DECL|_PRS_CH_CTRL_SOURCESEL_LESENSEH|macro|_PRS_CH_CTRL_SOURCESEL_LESENSEH
DECL|_PRS_CH_CTRL_SOURCESEL_LESENSEL|macro|_PRS_CH_CTRL_SOURCESEL_LESENSEL
DECL|_PRS_CH_CTRL_SOURCESEL_LETIMER0|macro|_PRS_CH_CTRL_SOURCESEL_LETIMER0
DECL|_PRS_CH_CTRL_SOURCESEL_MASK|macro|_PRS_CH_CTRL_SOURCESEL_MASK
DECL|_PRS_CH_CTRL_SOURCESEL_NONE|macro|_PRS_CH_CTRL_SOURCESEL_NONE
DECL|_PRS_CH_CTRL_SOURCESEL_RTC|macro|_PRS_CH_CTRL_SOURCESEL_RTC
DECL|_PRS_CH_CTRL_SOURCESEL_SHIFT|macro|_PRS_CH_CTRL_SOURCESEL_SHIFT
DECL|_PRS_CH_CTRL_SOURCESEL_TIMER0|macro|_PRS_CH_CTRL_SOURCESEL_TIMER0
DECL|_PRS_CH_CTRL_SOURCESEL_TIMER1|macro|_PRS_CH_CTRL_SOURCESEL_TIMER1
DECL|_PRS_CH_CTRL_SOURCESEL_TIMER2|macro|_PRS_CH_CTRL_SOURCESEL_TIMER2
DECL|_PRS_CH_CTRL_SOURCESEL_TIMER3|macro|_PRS_CH_CTRL_SOURCESEL_TIMER3
DECL|_PRS_CH_CTRL_SOURCESEL_UART0|macro|_PRS_CH_CTRL_SOURCESEL_UART0
DECL|_PRS_CH_CTRL_SOURCESEL_UART1|macro|_PRS_CH_CTRL_SOURCESEL_UART1
DECL|_PRS_CH_CTRL_SOURCESEL_USART0|macro|_PRS_CH_CTRL_SOURCESEL_USART0
DECL|_PRS_CH_CTRL_SOURCESEL_USART1|macro|_PRS_CH_CTRL_SOURCESEL_USART1
DECL|_PRS_CH_CTRL_SOURCESEL_USART2|macro|_PRS_CH_CTRL_SOURCESEL_USART2
DECL|_PRS_CH_CTRL_SOURCESEL_USB|macro|_PRS_CH_CTRL_SOURCESEL_USB
DECL|_PRS_CH_CTRL_SOURCESEL_VCMP|macro|_PRS_CH_CTRL_SOURCESEL_VCMP
DECL|_PRS_ROUTE_CH0PEN_DEFAULT|macro|_PRS_ROUTE_CH0PEN_DEFAULT
DECL|_PRS_ROUTE_CH0PEN_MASK|macro|_PRS_ROUTE_CH0PEN_MASK
DECL|_PRS_ROUTE_CH0PEN_SHIFT|macro|_PRS_ROUTE_CH0PEN_SHIFT
DECL|_PRS_ROUTE_CH1PEN_DEFAULT|macro|_PRS_ROUTE_CH1PEN_DEFAULT
DECL|_PRS_ROUTE_CH1PEN_MASK|macro|_PRS_ROUTE_CH1PEN_MASK
DECL|_PRS_ROUTE_CH1PEN_SHIFT|macro|_PRS_ROUTE_CH1PEN_SHIFT
DECL|_PRS_ROUTE_CH2PEN_DEFAULT|macro|_PRS_ROUTE_CH2PEN_DEFAULT
DECL|_PRS_ROUTE_CH2PEN_MASK|macro|_PRS_ROUTE_CH2PEN_MASK
DECL|_PRS_ROUTE_CH2PEN_SHIFT|macro|_PRS_ROUTE_CH2PEN_SHIFT
DECL|_PRS_ROUTE_CH3PEN_DEFAULT|macro|_PRS_ROUTE_CH3PEN_DEFAULT
DECL|_PRS_ROUTE_CH3PEN_MASK|macro|_PRS_ROUTE_CH3PEN_MASK
DECL|_PRS_ROUTE_CH3PEN_SHIFT|macro|_PRS_ROUTE_CH3PEN_SHIFT
DECL|_PRS_ROUTE_LOCATION_DEFAULT|macro|_PRS_ROUTE_LOCATION_DEFAULT
DECL|_PRS_ROUTE_LOCATION_LOC0|macro|_PRS_ROUTE_LOCATION_LOC0
DECL|_PRS_ROUTE_LOCATION_LOC1|macro|_PRS_ROUTE_LOCATION_LOC1
DECL|_PRS_ROUTE_LOCATION_MASK|macro|_PRS_ROUTE_LOCATION_MASK
DECL|_PRS_ROUTE_LOCATION_SHIFT|macro|_PRS_ROUTE_LOCATION_SHIFT
DECL|_PRS_ROUTE_MASK|macro|_PRS_ROUTE_MASK
DECL|_PRS_ROUTE_RESETVALUE|macro|_PRS_ROUTE_RESETVALUE
DECL|_PRS_SWLEVEL_CH0LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH0LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH0LEVEL_MASK|macro|_PRS_SWLEVEL_CH0LEVEL_MASK
DECL|_PRS_SWLEVEL_CH0LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH0LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH10LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH10LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH10LEVEL_MASK|macro|_PRS_SWLEVEL_CH10LEVEL_MASK
DECL|_PRS_SWLEVEL_CH10LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH10LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH11LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH11LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH11LEVEL_MASK|macro|_PRS_SWLEVEL_CH11LEVEL_MASK
DECL|_PRS_SWLEVEL_CH11LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH11LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH1LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH1LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH1LEVEL_MASK|macro|_PRS_SWLEVEL_CH1LEVEL_MASK
DECL|_PRS_SWLEVEL_CH1LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH1LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH2LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH2LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH2LEVEL_MASK|macro|_PRS_SWLEVEL_CH2LEVEL_MASK
DECL|_PRS_SWLEVEL_CH2LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH2LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH3LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH3LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH3LEVEL_MASK|macro|_PRS_SWLEVEL_CH3LEVEL_MASK
DECL|_PRS_SWLEVEL_CH3LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH3LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH4LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH4LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH4LEVEL_MASK|macro|_PRS_SWLEVEL_CH4LEVEL_MASK
DECL|_PRS_SWLEVEL_CH4LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH4LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH5LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH5LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH5LEVEL_MASK|macro|_PRS_SWLEVEL_CH5LEVEL_MASK
DECL|_PRS_SWLEVEL_CH5LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH5LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH6LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH6LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH6LEVEL_MASK|macro|_PRS_SWLEVEL_CH6LEVEL_MASK
DECL|_PRS_SWLEVEL_CH6LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH6LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH7LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH7LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH7LEVEL_MASK|macro|_PRS_SWLEVEL_CH7LEVEL_MASK
DECL|_PRS_SWLEVEL_CH7LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH7LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH8LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH8LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH8LEVEL_MASK|macro|_PRS_SWLEVEL_CH8LEVEL_MASK
DECL|_PRS_SWLEVEL_CH8LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH8LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH9LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH9LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH9LEVEL_MASK|macro|_PRS_SWLEVEL_CH9LEVEL_MASK
DECL|_PRS_SWLEVEL_CH9LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH9LEVEL_SHIFT
DECL|_PRS_SWLEVEL_MASK|macro|_PRS_SWLEVEL_MASK
DECL|_PRS_SWLEVEL_RESETVALUE|macro|_PRS_SWLEVEL_RESETVALUE
DECL|_PRS_SWPULSE_CH0PULSE_DEFAULT|macro|_PRS_SWPULSE_CH0PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH0PULSE_MASK|macro|_PRS_SWPULSE_CH0PULSE_MASK
DECL|_PRS_SWPULSE_CH0PULSE_SHIFT|macro|_PRS_SWPULSE_CH0PULSE_SHIFT
DECL|_PRS_SWPULSE_CH10PULSE_DEFAULT|macro|_PRS_SWPULSE_CH10PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH10PULSE_MASK|macro|_PRS_SWPULSE_CH10PULSE_MASK
DECL|_PRS_SWPULSE_CH10PULSE_SHIFT|macro|_PRS_SWPULSE_CH10PULSE_SHIFT
DECL|_PRS_SWPULSE_CH11PULSE_DEFAULT|macro|_PRS_SWPULSE_CH11PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH11PULSE_MASK|macro|_PRS_SWPULSE_CH11PULSE_MASK
DECL|_PRS_SWPULSE_CH11PULSE_SHIFT|macro|_PRS_SWPULSE_CH11PULSE_SHIFT
DECL|_PRS_SWPULSE_CH1PULSE_DEFAULT|macro|_PRS_SWPULSE_CH1PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH1PULSE_MASK|macro|_PRS_SWPULSE_CH1PULSE_MASK
DECL|_PRS_SWPULSE_CH1PULSE_SHIFT|macro|_PRS_SWPULSE_CH1PULSE_SHIFT
DECL|_PRS_SWPULSE_CH2PULSE_DEFAULT|macro|_PRS_SWPULSE_CH2PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH2PULSE_MASK|macro|_PRS_SWPULSE_CH2PULSE_MASK
DECL|_PRS_SWPULSE_CH2PULSE_SHIFT|macro|_PRS_SWPULSE_CH2PULSE_SHIFT
DECL|_PRS_SWPULSE_CH3PULSE_DEFAULT|macro|_PRS_SWPULSE_CH3PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH3PULSE_MASK|macro|_PRS_SWPULSE_CH3PULSE_MASK
DECL|_PRS_SWPULSE_CH3PULSE_SHIFT|macro|_PRS_SWPULSE_CH3PULSE_SHIFT
DECL|_PRS_SWPULSE_CH4PULSE_DEFAULT|macro|_PRS_SWPULSE_CH4PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH4PULSE_MASK|macro|_PRS_SWPULSE_CH4PULSE_MASK
DECL|_PRS_SWPULSE_CH4PULSE_SHIFT|macro|_PRS_SWPULSE_CH4PULSE_SHIFT
DECL|_PRS_SWPULSE_CH5PULSE_DEFAULT|macro|_PRS_SWPULSE_CH5PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH5PULSE_MASK|macro|_PRS_SWPULSE_CH5PULSE_MASK
DECL|_PRS_SWPULSE_CH5PULSE_SHIFT|macro|_PRS_SWPULSE_CH5PULSE_SHIFT
DECL|_PRS_SWPULSE_CH6PULSE_DEFAULT|macro|_PRS_SWPULSE_CH6PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH6PULSE_MASK|macro|_PRS_SWPULSE_CH6PULSE_MASK
DECL|_PRS_SWPULSE_CH6PULSE_SHIFT|macro|_PRS_SWPULSE_CH6PULSE_SHIFT
DECL|_PRS_SWPULSE_CH7PULSE_DEFAULT|macro|_PRS_SWPULSE_CH7PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH7PULSE_MASK|macro|_PRS_SWPULSE_CH7PULSE_MASK
DECL|_PRS_SWPULSE_CH7PULSE_SHIFT|macro|_PRS_SWPULSE_CH7PULSE_SHIFT
DECL|_PRS_SWPULSE_CH8PULSE_DEFAULT|macro|_PRS_SWPULSE_CH8PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH8PULSE_MASK|macro|_PRS_SWPULSE_CH8PULSE_MASK
DECL|_PRS_SWPULSE_CH8PULSE_SHIFT|macro|_PRS_SWPULSE_CH8PULSE_SHIFT
DECL|_PRS_SWPULSE_CH9PULSE_DEFAULT|macro|_PRS_SWPULSE_CH9PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH9PULSE_MASK|macro|_PRS_SWPULSE_CH9PULSE_MASK
DECL|_PRS_SWPULSE_CH9PULSE_SHIFT|macro|_PRS_SWPULSE_CH9PULSE_SHIFT
DECL|_PRS_SWPULSE_MASK|macro|_PRS_SWPULSE_MASK
DECL|_PRS_SWPULSE_RESETVALUE|macro|_PRS_SWPULSE_RESETVALUE
