// Seed: 2924015225
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input id_3
);
  assign id_1 = 1 == id_0;
endmodule
