INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_send_flow_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_send_flow_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_control_frame_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_control_frame_process
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_header_checksum_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_header_checksum_check
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_packet_send
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_packet_process
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_generation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRC32_generation
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRC32_check
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_send
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/MAC_Send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Send
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/IP_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_send
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_send
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/send_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/receive_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receive_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_ip_protocol_stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_protocol_stack
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_transmit_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_transmit_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sim_1/imports/UDP_IP/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2458] undeclared symbol udp_tx_ready, assumed default net type wire [F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sim_1/imports/UDP_IP/test_top.v:136]
INFO: [VRFC 10-2458] undeclared symbol app_tx_ack, assumed default net type wire [F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sim_1/imports/UDP_IP/test_top.v:137]
INFO: [VRFC 10-2458] undeclared symbol app_rx_data_valid, assumed default net type wire [F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sim_1/imports/UDP_IP/test_top.v:144]
INFO: [VRFC 10-2458] undeclared symbol app_rx_data, assumed default net type wire [F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sim_1/imports/UDP_IP/test_top.v:145]
INFO: [VRFC 10-2458] undeclared symbol app_rx_data_length, assumed default net type wire [F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sim_1/imports/UDP_IP/test_top.v:146]
INFO: [VRFC 10-2458] undeclared symbol app_rx_port_num, assumed default net type wire [F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sim_1/imports/UDP_IP/test_top.v:147]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sim_1/imports/UDP_IP/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_5
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.ip_user_files/ipstatic/c_mux_bit_v12_0_1/hdl/c_mux_bit_v12_0_vh_rfs.vhd" into library c_mux_bit_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_pipereg
INFO: [VRFC 10-307] analyzing entity c_mux_bit_4to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_8to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_16to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_32to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_v12_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.ip_user_files/ipstatic/c_mux_bit_v12_0_1/hdl/c_mux_bit_v12_0.vhd" into library c_mux_bit_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_v12_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.ip_user_files/ipstatic/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd" into library c_shift_ram_v12_0_8
INFO: [VRFC 10-307] analyzing entity flop
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-307] analyzing entity srl_clb
INFO: [VRFC 10-307] analyzing entity c_shift_ram_speedmux
INFO: [VRFC 10-307] analyzing entity c_shift_ram_v12_0_8_legacy
INFO: [VRFC 10-307] analyzing entity c_shift_ram_v12_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.ip_user_files/ipstatic/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0.vhd" into library c_shift_ram_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_shift_ram_v12_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/ip/shift_mac/sim/shift_mac.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_mac
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/ip/shift_ip/sim/shift_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_ip
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/ip/shift/sim/shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.ip_user_files/ipstatic/fifo_generator_v13_0_1/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.ip_user_files/ipstatic/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/ip/mac_tx_frame_info_fifo/sim/mac_tx_frame_info_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mac_tx_frame_info_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/ip/MAC_send_fifo/sim/MAC_send_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_send_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/ip/MAC_RCV_FIFO/sim/MAC_RCV_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_RCV_FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/ip/mac_frame_length_fifo/sim/mac_frame_length_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mac_frame_length_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA_project/vivado/kc705/udp_ip/udp_ip.srcs/sources_1/ip/udp_packet_fifo/sim/udp_packet_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_packet_fifo
