m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/da999/intelFPGA/20.1/modelsim_ase/bin
vand_gate
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1744142805
!i10b 1
!s100 4<l<i?M[fhn7mOb6=?HnQ1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
INXjK`_7GF2h2HO:j[SFoZ3
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 d/home/da999/vOld32/sim/modelsim_projects
w1744142711
8/home/da999/vOld32/rtl/core/alu/logic_circuits/and.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/and.sv
!i122 11
Z5 L0 1 9
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1744142805.000000
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/and.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/and.sv|
!i113 1
Z8 o-work work -sv
Z9 tCvgOpt 0
vcomparator
R0
R1
!i10b 1
!s100 QB5YhTOKe0^Gh]<XT8jT_1
R2
INjl<f@eUaIhSR[d`GLjcW3
R3
S1
R4
w1744142800
8/home/da999/vOld32/rtl/core/alu/logic_circuits/comp.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/comp.sv
!i122 12
L0 1 20
R6
r1
!s85 0
31
R7
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/comp.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/comp.sv|
!i113 1
R8
R9
vleft_rotate
R0
R1
!i10b 1
!s100 ;EMYgh478b?8gUR3`1Tbn2
R2
IZTP0^EnF9HN=8Jz`?eLk13
R3
S1
R4
w1744131274
8/home/da999/vOld32/rtl/core/alu/logic_circuits/left_rotate.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/left_rotate.sv
!i122 13
R5
R6
r1
!s85 0
31
R7
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/left_rotate.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/left_rotate.sv|
!i113 1
R8
R9
vleft_shift
R0
R1
!i10b 1
!s100 O9iZeXEa]cBMl@Na22NTS1
R2
I;;2on1kL4?oZ<]gW]7abI1
R3
S1
R4
w1744131194
8/home/da999/vOld32/rtl/core/alu/logic_circuits/left_shift.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/left_shift.sv
!i122 14
R5
R6
r1
!s85 0
31
R7
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/left_shift.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/left_shift.sv|
!i113 1
R8
R9
vnand_gate
R0
R1
!i10b 1
!s100 zDOC9bM<:IgigfoPkjoJV1
R2
IVTj7^NzAD3=@BMW1BzJld3
R3
S1
R4
w1744142438
8/home/da999/vOld32/rtl/core/alu/logic_circuits/nand.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/nand.sv
!i122 15
Z10 L0 1 8
R6
r1
!s85 0
31
R7
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/nand.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/nand.sv|
!i113 1
R8
R9
vnor_gate
R0
R1
!i10b 1
!s100 Z8LOUniIfZ9];azDlS2f<0
R2
IzX9ePP=N5n:`;`@3=VH]A1
R3
S1
R4
w1744142698
8/home/da999/vOld32/rtl/core/alu/logic_circuits/nor.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/nor.sv
!i122 16
R5
R6
r1
!s85 0
31
R7
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/nor.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/nor.sv|
!i113 1
R8
R9
vor_gate
R0
R1
!i10b 1
!s100 zc:Ya_::TI6SO1BDmV5S<2
R2
IaV>9VGVE6XH=1AH1`LceZ0
R3
S1
R4
w1744142715
8/home/da999/vOld32/rtl/core/alu/logic_circuits/or.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/or.sv
!i122 17
R10
R6
r1
!s85 0
31
R7
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/or.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/or.sv|
!i113 1
R8
R9
vright_rotate
R0
R1
!i10b 1
!s100 1JWF5hM22`@R8KDca7Oba3
R2
Ifd]6QzjR3]TCzVC`@08;>3
R3
S1
R4
w1744131432
8/home/da999/vOld32/rtl/core/alu/logic_circuits/right_rotate.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/right_rotate.sv
!i122 18
R10
R6
r1
!s85 0
31
R7
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/right_rotate.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/right_rotate.sv|
!i113 1
R8
R9
vright_shift
R0
R1
!i10b 1
!s100 L]ETSdEAZTgXzZ?iim1Y01
R2
I5I0IAC@_o1h@[Vb@a>8KM2
R3
S1
R4
w1744131205
8/home/da999/vOld32/rtl/core/alu/logic_circuits/right_shift.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/right_shift.sv
!i122 19
R10
R6
r1
!s85 0
31
R7
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/right_shift.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/right_shift.sv|
!i113 1
R8
R9
vxnor_gate
R0
R1
!i10b 1
!s100 ho0W]3=g<VMzH6TM;4;nm0
R2
IF4:9LoKKE9gI?hZ9:joC31
R3
S1
R4
w1744142732
8/home/da999/vOld32/rtl/core/alu/logic_circuits/xnor.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/xnor.sv
!i122 20
R10
R6
r1
!s85 0
31
R7
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/xnor.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/xnor.sv|
!i113 1
R8
R9
vxor_gate
R0
R1
!i10b 1
!s100 z9EOWlFNcFRi6@QzCK^n_2
R2
IAhbOefgnbhB19Z3:bd>ZL3
R3
S1
R4
w1744142706
8/home/da999/vOld32/rtl/core/alu/logic_circuits/xor.sv
F/home/da999/vOld32/rtl/core/alu/logic_circuits/xor.sv
!i122 21
R10
R6
r1
!s85 0
31
R7
!s107 /home/da999/vOld32/rtl/core/alu/logic_circuits/xor.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/da999/vOld32/rtl/core/alu/logic_circuits/xor.sv|
!i113 1
R8
R9
