
*** Running vivado
    with args -log MEMDesign_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MEMDesign_wrapper.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source MEMDesign_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 485.625 ; gain = 179.223
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top MEMDesign_wrapper -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29800
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1358.117 ; gain = 438.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_wrapper' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign' [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v:13]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_ArrayTop_0_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_ArrayTop_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_ArrayTop_0_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_ArrayTop_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_CADA_LaneSplit_0_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_CADA_LaneSplit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_CADA_LaneSplit_0_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_CADA_LaneSplit_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_blk_mem_gen_0_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_blk_mem_gen_0_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'MEMDesign_blk_mem_gen_0_0' is unconnected for instance 'CONFIG_BLOCKRAM' [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v:202]
WARNING: [Synth 8-7023] instance 'CONFIG_BLOCKRAM' of module 'MEMDesign_blk_mem_gen_0_0' has 8 connections declared, but only 7 given [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v:202]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_CADA_MEMControl_0_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_CADA_MEMControl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_CADA_MEMControl_0_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_CADA_MEMControl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_CONFIG_BLOCKRAM_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_CONFIG_BLOCKRAM_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_CONFIG_BLOCKRAM_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_CONFIG_BLOCKRAM_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'MEMDesign_CONFIG_BLOCKRAM_0' is unconnected for instance 'GCONTROLIN_BRAM' [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v:226]
WARNING: [Synth 8-7023] instance 'GCONTROLIN_BRAM' of module 'MEMDesign_CONFIG_BLOCKRAM_0' has 8 connections declared, but only 7 given [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v:226]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_CONFIG_MEMCONTROL_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_CONFIG_MEMCONTROL_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_CONFIG_MEMCONTROL_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_CONFIG_MEMCONTROL_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_HA_1BM_0_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_HA_1BM_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_HA_1BM_0_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_HA_1BM_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_blk_mem_gen_0_1' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_blk_mem_gen_0_1' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_blk_mem_gen_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'MEMDesign_blk_mem_gen_0_1' is unconnected for instance 'LAYER_1_INPUT_BLOCKRAM' [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v:255]
WARNING: [Synth 8-7023] instance 'LAYER_1_INPUT_BLOCKRAM' of module 'MEMDesign_blk_mem_gen_0_1' has 8 connections declared, but only 7 given [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v:255]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_CADA_MEMControl_0_1' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_CADA_MEMControl_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_CADA_MEMControl_0_1' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_CADA_MEMControl_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_mem_to_array_1_0_2' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_mem_to_array_1_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_mem_to_array_1_0_2' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_mem_to_array_1_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_output_mapper_0_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_output_mapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_output_mapper_0_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_output_mapper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_HA_1BM_0_2' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_HA_1BM_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_HA_1BM_0_2' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_HA_1BM_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_blk_mem_gen_1_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_blk_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_blk_mem_gen_1_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_blk_mem_gen_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'MEMDesign_blk_mem_gen_1_0' is unconnected for instance 'LAYER_2_BLOCKRAM' [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v:297]
WARNING: [Synth 8-7023] instance 'LAYER_2_BLOCKRAM' of module 'MEMDesign_blk_mem_gen_1_0' has 8 connections declared, but only 7 given [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v:297]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_CADA_MEMControl_1_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_CADA_MEMControl_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_CADA_MEMControl_1_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_CADA_MEMControl_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_mem_to_array_2_0_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_mem_to_array_2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_mem_to_array_2_0_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_mem_to_array_2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_output_mapper_2_0_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_output_mapper_2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_output_mapper_2_0_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_output_mapper_2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_HA_1BM_1_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_HA_1BM_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_HA_1BM_1_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_HA_1BM_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_LAYER_2_BLOCKRAM_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_LAYER_2_BLOCKRAM_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_LAYER_2_BLOCKRAM_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_LAYER_2_BLOCKRAM_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'MEMDesign_LAYER_2_BLOCKRAM_0' is unconnected for instance 'LAYER_3_BLOCKRAM' [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v:340]
WARNING: [Synth 8-7023] instance 'LAYER_3_BLOCKRAM' of module 'MEMDesign_LAYER_2_BLOCKRAM_0' has 8 connections declared, but only 7 given [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v:340]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_LAYER_2_VALID_MUX_1' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_LAYER_2_VALID_MUX_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_LAYER_2_VALID_MUX_1' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_LAYER_2_VALID_MUX_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_HA_1BM_2_0' [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_HA_1BM_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_HA_1BM_2_0' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/.Xil/Vivado-34192-DESKTOP-TUIN670/realtime/MEMDesign_HA_1BM_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign' (0#1) [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_wrapper' (0#1) [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1472.945 ; gain = 553.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1472.945 ; gain = 553.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1472.945 ; gain = 553.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1472.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/MEMDesign_blk_mem_gen_0_0/MEMDesign_blk_mem_gen_0_0_in_context.xdc] for cell 'MEMDesign_i/CONFIG_BLOCKRAM'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/MEMDesign_blk_mem_gen_0_0/MEMDesign_blk_mem_gen_0_0_in_context.xdc] for cell 'MEMDesign_i/CONFIG_BLOCKRAM'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/MEMDesign_CADA_MEMControl_0_0/MEMDesign_CADA_MEMControl_0_0_in_context.xdc] for cell 'MEMDesign_i/CONFIG_MEMCONTROL'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/MEMDesign_CADA_MEMControl_0_0/MEMDesign_CADA_MEMControl_0_0_in_context.xdc] for cell 'MEMDesign_i/CONFIG_MEMCONTROL'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/MEMDesign_ArrayTop_0_0/MEMDesign_ArrayTop_0_0_in_context.xdc] for cell 'MEMDesign_i/ARRAYTOP'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/MEMDesign_ArrayTop_0_0/MEMDesign_ArrayTop_0_0_in_context.xdc] for cell 'MEMDesign_i/ARRAYTOP'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/MEMDesign_CADA_LaneSplit_0_0/MEMDesign_CADA_LaneSplit_0_0_in_context.xdc] for cell 'MEMDesign_i/CADA_LaneSplit_0'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/MEMDesign_CADA_LaneSplit_0_0/MEMDesign_CADA_LaneSplit_0_0_in_context.xdc] for cell 'MEMDesign_i/CADA_LaneSplit_0'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/MEMDesign_blk_mem_gen_0_1/MEMDesign_blk_mem_gen_0_1_in_context.xdc] for cell 'MEMDesign_i/LAYER_1_INPUT_BLOCKRAM'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/MEMDesign_blk_mem_gen_0_1/MEMDesign_blk_mem_gen_0_1_in_context.xdc] for cell 'MEMDesign_i/LAYER_1_INPUT_BLOCKRAM'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/MEMDesign_CADA_MEMControl_0_1/MEMDesign_CADA_MEMControl_0_1_in_context.xdc] for cell 'MEMDesign_i/LAYER_1_INPUT_DATA_MEMCONTROL'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/MEMDesign_CADA_MEMControl_0_1/MEMDesign_CADA_MEMControl_0_1_in_context.xdc] for cell 'MEMDesign_i/LAYER_1_INPUT_DATA_MEMCONTROL'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/MEMDesign_mem_to_array_1_0_2/MEMDesign_mem_to_array_1_0_2_in_context.xdc] for cell 'MEMDesign_i/LAYER_1_MEM_TO_ARRAY'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/MEMDesign_mem_to_array_1_0_2/MEMDesign_mem_to_array_1_0_2_in_context.xdc] for cell 'MEMDesign_i/LAYER_1_MEM_TO_ARRAY'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_0/MEMDesign_HA_1BM_0_0/MEMDesign_HA_1BM_1_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_1_CLK_MUX'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_0/MEMDesign_HA_1BM_0_0/MEMDesign_HA_1BM_1_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_1_CLK_MUX'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_output_mapper_0_0/MEMDesign_output_mapper_0_0/MEMDesign_output_mapper_0_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_1_OUTPUT_MAPPER'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_output_mapper_0_0/MEMDesign_output_mapper_0_0/MEMDesign_output_mapper_0_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_1_OUTPUT_MAPPER'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_2_VALID_MUX'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_2_VALID_MUX'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/MEMDesign_CADA_MEMControl_1_0/MEMDesign_CADA_MEMControl_1_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/MEMDesign_CADA_MEMControl_1_0/MEMDesign_CADA_MEMControl_1_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/MEMDesign_blk_mem_gen_1_0/MEMDesign_blk_mem_gen_1_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_2_BLOCKRAM'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/MEMDesign_blk_mem_gen_1_0/MEMDesign_blk_mem_gen_1_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_2_BLOCKRAM'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_mem_to_array_2_0_0/MEMDesign_mem_to_array_2_0_0/MEMDesign_mem_to_array_2_0_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_2_MEM_TO_ARRAY'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_mem_to_array_2_0_0/MEMDesign_mem_to_array_2_0_0/MEMDesign_mem_to_array_2_0_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_2_MEM_TO_ARRAY'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/MEMDesign_HA_1BM_2_0/MEMDesign_HA_1BM_2_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_DATA_MUX'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/MEMDesign_HA_1BM_2_0/MEMDesign_HA_1BM_2_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_DATA_MUX'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_output_mapper_2_0_0/MEMDesign_output_mapper_2_0_0/MEMDesign_output_mapper_2_0_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_2_OUTPUT_MAPPER'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_output_mapper_2_0_0/MEMDesign_output_mapper_2_0_0/MEMDesign_output_mapper_2_0_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_2_OUTPUT_MAPPER'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_LAYER_2_VALID_MUX_1/MEMDesign_LAYER_2_VALID_MUX_1/MEMDesign_HA_1BM_1_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_3_VALID_MUX'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_LAYER_2_VALID_MUX_1/MEMDesign_LAYER_2_VALID_MUX_1/MEMDesign_HA_1BM_1_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_3_VALID_MUX'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL_0/MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL_0/MEMDesign_CADA_MEMControl_1_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_3_INPUT_DATA_MEMCONTROL'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL_0/MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL_0/MEMDesign_CADA_MEMControl_1_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_3_INPUT_DATA_MEMCONTROL'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_LAYER_2_BLOCKRAM_0/MEMDesign_LAYER_2_BLOCKRAM_0/MEMDesign_blk_mem_gen_1_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_3_BLOCKRAM'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_LAYER_2_BLOCKRAM_0/MEMDesign_LAYER_2_BLOCKRAM_0/MEMDesign_blk_mem_gen_1_0_in_context.xdc] for cell 'MEMDesign_i/LAYER_3_BLOCKRAM'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_2/MEMDesign_HA_1BM_0_2/MEMDesign_HA_1BM_0_2_in_context.xdc] for cell 'MEMDesign_i/LAYER_2_3_INPUT_MUX'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_2/MEMDesign_HA_1BM_0_2/MEMDesign_HA_1BM_0_2_in_context.xdc] for cell 'MEMDesign_i/LAYER_2_3_INPUT_MUX'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CONFIG_BLOCKRAM_0/MEMDesign_CONFIG_BLOCKRAM_0/MEMDesign_CONFIG_BLOCKRAM_0_in_context.xdc] for cell 'MEMDesign_i/GCONTROLIN_BRAM'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CONFIG_BLOCKRAM_0/MEMDesign_CONFIG_BLOCKRAM_0/MEMDesign_CONFIG_BLOCKRAM_0_in_context.xdc] for cell 'MEMDesign_i/GCONTROLIN_BRAM'
Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CONFIG_MEMCONTROL_0/MEMDesign_CONFIG_MEMCONTROL_0/MEMDesign_CONFIG_MEMCONTROL_0_in_context.xdc] for cell 'MEMDesign_i/GCONTROLIN_MEM_CONTROL'
Finished Parsing XDC File [c:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CONFIG_MEMCONTROL_0/MEMDesign_CONFIG_MEMCONTROL_0/MEMDesign_CONFIG_MEMCONTROL_0_in_context.xdc] for cell 'MEMDesign_i/GCONTROLIN_MEM_CONTROL'
Parsing XDC File [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1479.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1479.988 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1479.988 ; gain = 560.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1479.988 ; gain = 560.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/CONFIG_BLOCKRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/CONFIG_MEMCONTROL. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/ARRAYTOP. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/CADA_LaneSplit_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/LAYER_1_INPUT_BLOCKRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/LAYER_1_INPUT_DATA_MEMCONTROL. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/LAYER_1_MEM_TO_ARRAY. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/LAYER_1_CLK_MUX. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/LAYER_1_OUTPUT_MAPPER. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/LAYER_2_VALID_MUX. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/LAYER_2_BLOCKRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/LAYER_2_MEM_TO_ARRAY. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/LAYER_DATA_MUX. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/LAYER_2_OUTPUT_MAPPER. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/LAYER_3_VALID_MUX. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/LAYER_3_INPUT_DATA_MEMCONTROL. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/LAYER_3_BLOCKRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/LAYER_2_3_INPUT_MUX. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/GCONTROLIN_BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMDesign_i/GCONTROLIN_MEM_CONTROL. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1479.988 ; gain = 560.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1479.988 ; gain = 560.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1479.988 ; gain = 560.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1479.988 ; gain = 560.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1479.988 ; gain = 560.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1479.988 ; gain = 560.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1479.988 ; gain = 560.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1479.988 ; gain = 560.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1479.988 ; gain = 560.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1479.988 ; gain = 560.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1479.988 ; gain = 560.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1479.988 ; gain = 560.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------+----------+
|      |BlackBox name                             |Instances |
+------+------------------------------------------+----------+
|1     |MEMDesign_ArrayTop_0_0                    |         1|
|2     |MEMDesign_CADA_LaneSplit_0_0              |         1|
|3     |MEMDesign_blk_mem_gen_0_0                 |         1|
|4     |MEMDesign_CADA_MEMControl_0_0             |         1|
|5     |MEMDesign_CONFIG_BLOCKRAM_0               |         1|
|6     |MEMDesign_CONFIG_MEMCONTROL_0             |         1|
|7     |MEMDesign_HA_1BM_0_0                      |         1|
|8     |MEMDesign_blk_mem_gen_0_1                 |         1|
|9     |MEMDesign_CADA_MEMControl_0_1             |         1|
|10    |MEMDesign_mem_to_array_1_0_2              |         1|
|11    |MEMDesign_output_mapper_0_0               |         1|
|12    |MEMDesign_HA_1BM_0_2                      |         1|
|13    |MEMDesign_blk_mem_gen_1_0                 |         1|
|14    |MEMDesign_CADA_MEMControl_1_0             |         1|
|15    |MEMDesign_mem_to_array_2_0_0              |         1|
|16    |MEMDesign_output_mapper_2_0_0             |         1|
|17    |MEMDesign_HA_1BM_1_0                      |         1|
|18    |MEMDesign_LAYER_2_BLOCKRAM_0              |         1|
|19    |MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL_0 |         1|
|20    |MEMDesign_LAYER_2_VALID_MUX_1             |         1|
|21    |MEMDesign_HA_1BM_2_0                      |         1|
+------+------------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |MEMDesign_ArrayTop_0                    |     1|
|2     |MEMDesign_CADA_LaneSplit_0              |     1|
|3     |MEMDesign_CADA_MEMControl_0             |     2|
|5     |MEMDesign_CADA_MEMControl_1             |     1|
|6     |MEMDesign_CONFIG_BLOCKRAM               |     1|
|7     |MEMDesign_CONFIG_MEMCONTROL             |     1|
|8     |MEMDesign_HA_1BM_0                      |     2|
|10    |MEMDesign_HA_1BM_1                      |     1|
|11    |MEMDesign_HA_1BM_2                      |     1|
|12    |MEMDesign_LAYER_2_BLOCKRAM              |     1|
|13    |MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL |     1|
|14    |MEMDesign_LAYER_2_VALID_MUX             |     1|
|15    |MEMDesign_blk_mem_gen_0                 |     2|
|17    |MEMDesign_blk_mem_gen_1                 |     1|
|18    |MEMDesign_mem_to_array_1_0              |     1|
|19    |MEMDesign_mem_to_array_2_0              |     1|
|20    |MEMDesign_output_mapper_0               |     1|
|21    |MEMDesign_output_mapper_2_0             |     1|
|22    |IBUF                                    |   505|
|23    |OBUF                                    |   209|
+------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1479.988 ; gain = 560.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1479.988 ; gain = 553.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1479.988 ; gain = 560.609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1491.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1500.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 1a1e5d27
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1500.324 ; gain = 1005.590
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1500.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Keith/Documents/UCLA/216B/216BProject-keith_project_6_1/ECE216BNew.runs/synth_1/MEMDesign_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MEMDesign_wrapper_utilization_synth.rpt -pb MEMDesign_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 15:22:18 2024...
