	set	NQS 	,	0x100
	set	NQELS 	,	0x8
	set	P_LINK 	,	0x0
	set	P_FLAG	,	0x20
	set	P_FLAG2	,	0x24
	set	SSYS 	,	0x2
	set	P_RLINK ,	0x4
	set	P_SEGPTR ,	0x110
	set	P_ADDR  ,	0x10c
	set	P_PRI   ,	0x9
	set	P_STAT  ,	0xc
	set	P_WCHAN	,	0x40
        set     P_STACKPAGES ,  0x114
        set     P_MSEMPINFO ,   0x100
        set     P_VFORKBUF,     0xfc
	set	SRUN 	,	0x3
        set     MSEM_LOCKID ,   0x0
	set	V_SWTCH ,	0x0
	set	V_INTR  ,	0xc
	set	V_TRAP  ,	0x4
	set	V_SYSCALL  ,	0x8
	set	V_RUNQ  ,	0xb8
        set     KSTACK_PAGES ,  4
        set     KSTACK_RESERVE , 3
	set	UPAGES 	,	1
	set	MSGBUFPTECNT , 1
	set	MCLBYTES  , 4096
	set	NBPG	,	4096
	set	PGSHIFT	,	12
	set	PGOFSET	,	4095
	set	CLSIZE	,	1
	set	CLBYTES	,	4096
	set	PG_REF 	,	8
	set	PG_NS	,	32
	set	PG_V 	,	1
	set	PG_CB 	,	32
	set	PG_CI	,	64
	set	PG_PROT	,	4
	set	NOT_PG_PROT,	0xfffffffb
	set	PG_RO	,	4
	set	PG_RW	,	0
	set	PG_FRAME ,	-4096
	set	PG_INCR ,	4096
	set	SSEGPTR		,	0x203f4000
	set	USEGPTR		,	0x203f4004
	set	PTLB		,	0x203f4008
	set	TLBSELP		,	0x203f4008
	set	MMU_CONTROL	,	0x203f400c
	set	MMU_UMEN	,	0x1
	set	MMU_SMEN	,	0x2
	set	MMU_CEN		,	0x4
	set	MMU_IEN		,	0x20
	set	MMU_FPE		,	0x40
	set	IC_CLR 		,	0x8
	set	IC_CE 		,	0x4
	set	IC_FREEZE	,	0x2
	set	IC_ENABLE	,	0x1
	set	DC_CLR 		,	0x800
	set	DC_CE 		,	0x400
	set	DC_FREEZE	,	0x200
	set	DC_ENABLE	,	0x100
	set	DC_BURST	,	0x1000
	set	DC_WA    	,	0x2000
	set	IC_BURST	,	0x10
	set	MC68040_IC_ENABLE ,	0x8000
	set	MC68040_DC_ENABLE ,	0x80000000
	set	INVALID		,	0x0
	set	PTESIZE		,	4
	set	LPTESIZE	,	2
	set	SG_V		,	0x2
	set	SG_RO   	,	0x4
	set	SG_RW   	,	0x0
	set	SG_FRAME	,	0xfffff000
	set	SG_ISHIFT	,	0x16
	set	SG_PSHIFT	,	0xc
	set	SG_IMASK	,	0xffc00000
	set	SG_PMASK	,	0x3ff000
	set	SEGTABSIZE	,	0x200
	set	SG3_FRAME	,	0xfffffe00
	set	SG3_IMASK	,	0xfe000000
	set	SG3_ISHIFT	,	0x19
	set	SG3_BMASK	,	0x1fc0000
	set	SG3_PMASK	,	0x3f000
	set	SG3_BSHIFT	,	0x12
	set	BLK_FRAME	,	0xffffff00
	set	NBBT		,	0x200
        set     U_QSAVE_PC      ,       0x44
        set     U_QSAVE_A6      ,       0x70
        set     U_QSAVE_SP      ,       0x74
	set	U_RSAVE		,	0xf4
	set	U_PSAVE		,	0x130
	set	EFAULT		,	0xe
	set	PCB_SSWAP	,	0x50a
	set	PCB_FLOAT	,	0x520
	set	PCB_MC68881	,	0x548
	set	PCB_DRAGON_BANK	,	0x68c
	set	PCB_DRAGON_REGS	,	0x68e
	set	PCB_DRAGON_SR	,	0x70e
	set	PCB_DRAGON_CR	,	0x712
	set	DRAGON_STATUS_ADDR	,	0x203c0014
	set	DRAGON_CNTRL_ADDR	,	0x203c0018
	set	DRAGON_BANK_ADDR	,	0x203c0007
	set	DRAGON_BUSY	,	0x203c0010
	set	PCB_FLAGS	,	0x516
	set	PROBE_BIT	,	0x1
	set	POP_STACK_BIT	,	0x0
	set	PROBE_ADDR	,	0x4de
	set	ENOENT		,	0x2
	set	PCB_TRYCHAIN	,	0x512
	set	PCB_ESCAPECODE	,	0x50e
	set	PCB_LOCREGS	,	0x528
	set	TRY_PCTR	,	0x0
	set	TRY_LINK	,	0x4
	set	TRY_REGS	,	0x8
	set	U_SIGCODE	,	0x286
	set	U_PROCP		,	0x0
	set	U_VAPOR_MLIST	,	0x4d6
	set	RESCHED         ,	0x100
	set	NEXT_ISR        ,	0x6
	set	REG_OFFSET      ,	0x0
	set	MASK_OFFSET     ,	0x4
	set	VALUE_OFFSET    ,	0x5
	set	CHAIN_OFFSET    ,	0xe
	set	MISC_OFFSET     ,	0xf
	set	ISR_OFFSET      ,	0xa
	set	TMP_OFFSET      ,	0x10
	set	ISR_STRUCT_SIZE ,	0x14
	set	sw_link		,	0x0
	set	sw_proc		,	0x4
	set	sw_arg		,	0x8
	set	sw_lvl		,	0xc
	set	sw_slvl		,	0xd
	set	SF_GPR_REGS	,	0x30
	set	SF_FLOAT_REGS	,	0x5c
	set	SF_MC68881_REGS	,	0x84
	set	INT_LVL		,	0x28
	set	TRANSFER	,	0x2a
	set	CARD_PTR	,	0x36
	set	OWNER		,	0x4a
	set	DMA_CHAN	,	0x40
	set	INTLOC		,	0x62
	set	INTCOPY		,	0x3a
	set	MY_ADDRESS	,	0x26
	set	COUNT		,	0x5e
	set	BUFFER		,	0x5a
	set	STATE		,	0x20
	set	TFR_CONTROL	,	0x51
	set	TR_COUNT	,	0x1
	set	TR_END		,	0x4
	set	B_QUEUE		,	0x40
	set	B_SC		,	0x30
	set	MARKSTACK	,	0x3a
	set	TIMEFLAG	,	0x3e
	set	CARD		,	0x8
	set	EXTENT		,	0x16
	set	MED_IMSK	,	0x13
	set	MED_STATUS	,	0x17
	set	MED_CTRL	,	0x19
	set	INTSTAT0	,	0x11
	set	DATAIN		,	0x1f
	set	M_8BIT_PROC	,	0x80
	set	M_INT_ENAB	,	0x80
	set	DMA_TFR		,	0x1
	set	SMART_POLL_IDLE	,	0x2
       set     KI_SYS_CLOCK            , 0x0
       set     KI_USR_CLOCK            , 0x1
	set	KI_SWTCH	, 0x218c
	set	KI_RESUME_CSW	, 0x218e
	set	KI_SETRQ	, 0x2195
	set	KI_GETPRECTIME	, 0x2180
	set	KI_SYSCALLS	, 0x2181
       set     KI_CLK_TOS_STACK_PTR, 0x482
       set     KI_CLK_BEGINNING_STACK_ADDRS, 0x4d2
       set     KI_CLK_END_STACK_ADDRS, 0x486
	set	EXCEPTION_STACK_SIZE , 124
