
*** Running vivado
    with args -log pfm_dynamic_hmss_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_hmss_0_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_hmss_0_0.tcl -notrace
INFO: Dispatch client connection id - 37695
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2729.004 ; gain = 0.023 ; free physical = 96847 ; free virtual = 480608
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top pfm_dynamic_hmss_0_0 -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2110125
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3767.293 ; gain = 277.637 ; free physical = 94889 ; free virtual = 478650
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_hmss_0_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/synth/pfm_dynamic_hmss_0_0.v:66]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_axi_apb_bridge_inst_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_axi_apb_bridge_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_axi_apb_bridge_inst_0' (1#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_axi_apb_bridge_inst_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_hbm_inst_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_hbm_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_hbm_inst_0' (2#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_hbm_inst_0_stub.v:6]
WARNING: [Synth 8-7071] port 'AXI_00_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_00_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_00_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_01_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_01_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_01_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_02_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_02_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_02_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_03_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_03_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_03_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_04_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_04_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_04_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_05_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_05_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_05_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_06_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_06_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_06_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_07_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_07_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_07_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_08_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_08_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_08_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_09_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_09_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_09_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_10_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_10_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_10_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_11_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_11_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_11_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_12_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_12_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_12_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_13_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_13_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_13_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_14_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_14_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_14_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_15_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_15_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_15_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_16_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_16_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_16_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_17_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_17_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_17_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_18_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_18_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_18_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_19_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_19_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_19_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_20_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_20_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_20_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_21_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_21_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_21_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_22_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_22_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_22_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_23_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_23_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_23_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_24_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_24_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_24_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_25_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_25_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_25_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_26_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_26_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_26_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_27_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_27_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_27_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_28_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_28_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_28_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_29_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_29_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_29_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_30_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_30_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_30_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_31_RDATA_PARITY' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_31_RID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7071] port 'AXI_31_BID' of module 'bd_5dca_hbm_inst_0' is unconnected for instance 'hbm_inst' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
WARNING: [Synth 8-7023] instance 'hbm_inst' of module 'bd_5dca_hbm_inst_0' has 1084 connections declared, but only 988 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:6261]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_hbm_reset_sync_SLR0_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_hbm_reset_sync_SLR0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_hbm_reset_sync_SLR0_0' (3#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_hbm_reset_sync_SLR0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_5dca_hbm_reset_sync_SLR0_0' is unconnected for instance 'hbm_reset_sync_SLR0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:7250]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_5dca_hbm_reset_sync_SLR0_0' is unconnected for instance 'hbm_reset_sync_SLR0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:7250]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_5dca_hbm_reset_sync_SLR0_0' is unconnected for instance 'hbm_reset_sync_SLR0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:7250]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_5dca_hbm_reset_sync_SLR0_0' is unconnected for instance 'hbm_reset_sync_SLR0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:7250]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'hbm_reset_sync_SLR0' of module 'bd_5dca_hbm_reset_sync_SLR0_0' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:7250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:7257]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_hbm_reset_sync_SLR2_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_hbm_reset_sync_SLR2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_hbm_reset_sync_SLR2_0' (4#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_hbm_reset_sync_SLR2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'hbm_reset_sync_SLR2' of module 'bd_5dca_hbm_reset_sync_SLR2_0' has 10 connections declared, but only 5 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:7257]
INFO: [Synth 8-6157] synthesizing module 'init_logic_imp_156LN22' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:11285]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_init_concat_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_100/synth/bd_5dca_init_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (5#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_init_concat_0' (6#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_100/synth/bd_5dca_init_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_init_reduce_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_init_reduce_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_init_reduce_0' (7#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_init_reduce_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'init_logic_imp_156LN22' (8#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:11285]
INFO: [Synth 8-6157] synthesizing module 'path_0_imp_D0DQII' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:11310]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect1_0_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect1_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect1_0_0' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect1_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice1_0_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice1_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice1_0_0' (10#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice1_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice1_0' of module 'bd_5dca_slice1_0_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:11688]
INFO: [Synth 8-6155] done synthesizing module 'path_0_imp_D0DQII' (11#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:11310]
INFO: [Synth 8-6157] synthesizing module 'path_1_imp_1QSHYAS' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:16525]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect2_1_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect2_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect2_1_0' (12#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect2_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice2_1_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice2_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice2_1_0' (13#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice2_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice2_1' of module 'bd_5dca_slice2_1_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:16903]
INFO: [Synth 8-6155] done synthesizing module 'path_1_imp_1QSHYAS' (14#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:16525]
INFO: [Synth 8-6157] synthesizing module 'path_10_imp_1HUOXYY' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:11757]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect7_10_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect7_10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect7_10_0' (15#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect7_10_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice7_10_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice7_10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice7_10_0' (16#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice7_10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice7_10' of module 'bd_5dca_slice7_10_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:12135]
INFO: [Synth 8-6155] done synthesizing module 'path_10_imp_1HUOXYY' (17#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:11757]
INFO: [Synth 8-6157] synthesizing module 'path_11_imp_43778K' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:12204]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect8_11_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect8_11_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect8_11_0' (18#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect8_11_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice8_11_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice8_11_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice8_11_0' (19#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice8_11_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice8_11' of module 'bd_5dca_slice8_11_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:12582]
INFO: [Synth 8-6155] done synthesizing module 'path_11_imp_43778K' (20#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:12204]
INFO: [Synth 8-6157] synthesizing module 'path_12_imp_ZKKHAF' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:12651]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice0_12_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice0_12_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice0_12_0' (21#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice0_12_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice0_12' of module 'bd_5dca_slice0_12_0' has 80 connections declared, but only 78 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:13144]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice21_12_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice21_12_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice21_12_0' (22#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice21_12_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice21_12' of module 'bd_5dca_slice21_12_0' has 72 connections declared, but only 70 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:13223]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_switch_2to1_12_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_switch_2to1_12_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_switch_2to1_12_0' (23#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_switch_2to1_12_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'switch_2to1_12' of module 'bd_5dca_switch_2to1_12_0' has 107 connections declared, but only 99 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:13294]
INFO: [Synth 8-6155] done synthesizing module 'path_12_imp_ZKKHAF' (24#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:12651]
INFO: [Synth 8-6157] synthesizing module 'path_13_imp_L94V89' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:13396]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect22_13_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect22_13_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect22_13_0' (25#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect22_13_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice22_13_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice22_13_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice22_13_0' (26#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice22_13_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice22_13' of module 'bd_5dca_slice22_13_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:13774]
INFO: [Synth 8-6155] done synthesizing module 'path_13_imp_L94V89' (27#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:13396]
INFO: [Synth 8-6157] synthesizing module 'path_14_imp_JITO1S' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:13843]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect23_14_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect23_14_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect23_14_0' (28#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect23_14_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice23_14_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice23_14_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice23_14_0' (29#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice23_14_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice23_14' of module 'bd_5dca_slice23_14_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:14221]
INFO: [Synth 8-6155] done synthesizing module 'path_14_imp_JITO1S' (30#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:13843]
INFO: [Synth 8-6157] synthesizing module 'path_15_imp_12K2DNI' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:14290]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect24_15_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect24_15_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect24_15_0' (31#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect24_15_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice24_15_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice24_15_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice24_15_0' (32#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice24_15_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice24_15' of module 'bd_5dca_slice24_15_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:14668]
INFO: [Synth 8-6155] done synthesizing module 'path_15_imp_12K2DNI' (33#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:14290]
INFO: [Synth 8-6157] synthesizing module 'path_16_imp_18P6RH' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:14737]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect13_16_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect13_16_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect13_16_0' (34#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect13_16_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice13_16_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice13_16_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice13_16_0' (35#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice13_16_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice13_16' of module 'bd_5dca_slice13_16_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:15115]
INFO: [Synth 8-6155] done synthesizing module 'path_16_imp_18P6RH' (36#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:14737]
INFO: [Synth 8-6157] synthesizing module 'path_17_imp_1JQ00YR' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:15184]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect14_17_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect14_17_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect14_17_0' (37#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect14_17_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice14_17_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice14_17_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice14_17_0' (38#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice14_17_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice14_17' of module 'bd_5dca_slice14_17_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:15562]
INFO: [Synth 8-6155] done synthesizing module 'path_17_imp_1JQ00YR' (39#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:15184]
INFO: [Synth 8-6157] synthesizing module 'path_18_imp_4ZB6FJ' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:15631]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect15_18_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect15_18_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect15_18_0' (40#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect15_18_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice15_18_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice15_18_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice15_18_0' (41#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice15_18_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice15_18' of module 'bd_5dca_slice15_18_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:16009]
INFO: [Synth 8-6155] done synthesizing module 'path_18_imp_4ZB6FJ' (42#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:15631]
INFO: [Synth 8-6157] synthesizing module 'path_19_imp_1PF015D' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:16078]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect16_19_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect16_19_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect16_19_0' (43#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect16_19_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice16_19_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice16_19_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice16_19_0' (44#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice16_19_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice16_19' of module 'bd_5dca_slice16_19_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:16456]
INFO: [Synth 8-6155] done synthesizing module 'path_19_imp_1PF015D' (45#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:16078]
INFO: [Synth 8-6157] synthesizing module 'path_2_imp_U6BEH3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:21442]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect3_2_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect3_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect3_2_0' (46#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect3_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice3_2_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice3_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice3_2_0' (47#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice3_2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice3_2' of module 'bd_5dca_slice3_2_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:21820]
INFO: [Synth 8-6155] done synthesizing module 'path_2_imp_U6BEH3' (48#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:21442]
INFO: [Synth 8-6157] synthesizing module 'path_20_imp_1XT8RPB' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:16972]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect17_20_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect17_20_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect17_20_0' (49#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect17_20_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice17_20_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice17_20_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice17_20_0' (50#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice17_20_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice17_20' of module 'bd_5dca_slice17_20_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:17350]
INFO: [Synth 8-6155] done synthesizing module 'path_20_imp_1XT8RPB' (51#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:16972]
INFO: [Synth 8-6157] synthesizing module 'path_21_imp_FBBGKH' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:17419]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect18_21_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect18_21_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect18_21_0' (52#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect18_21_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice18_21_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice18_21_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice18_21_0' (53#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice18_21_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice18_21' of module 'bd_5dca_slice18_21_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:17797]
INFO: [Synth 8-6155] done synthesizing module 'path_21_imp_FBBGKH' (54#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:17419]
INFO: [Synth 8-6157] synthesizing module 'path_22_imp_1FJCOXU' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:17866]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect19_22_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect19_22_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect19_22_0' (55#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect19_22_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice19_22_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice19_22_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice19_22_0' (56#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice19_22_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice19_22' of module 'bd_5dca_slice19_22_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:18244]
INFO: [Synth 8-6155] done synthesizing module 'path_22_imp_1FJCOXU' (57#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:17866]
INFO: [Synth 8-6157] synthesizing module 'path_23_imp_WHHIHO' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:18313]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect20_23_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect20_23_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect20_23_0' (58#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect20_23_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice20_23_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice20_23_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice20_23_0' (59#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice20_23_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice20_23' of module 'bd_5dca_slice20_23_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:18691]
INFO: [Synth 8-6155] done synthesizing module 'path_23_imp_WHHIHO' (60#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:18313]
INFO: [Synth 8-6157] synthesizing module 'path_24_imp_ZGQW91' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:18760]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect29_24_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect29_24_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect29_24_0' (61#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect29_24_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice29_24_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice29_24_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice29_24_0' (62#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice29_24_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice29_24' of module 'bd_5dca_slice29_24_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:19138]
INFO: [Synth 8-6155] done synthesizing module 'path_24_imp_ZGQW91' (63#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:18760]
INFO: [Synth 8-6157] synthesizing module 'path_25_imp_1DSSZ8B' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:19207]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect30_25_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect30_25_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect30_25_0' (64#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect30_25_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice30_25_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice30_25_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice30_25_0' (65#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice30_25_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice30_25' of module 'bd_5dca_slice30_25_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:19585]
INFO: [Synth 8-6155] done synthesizing module 'path_25_imp_1DSSZ8B' (66#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:19207]
INFO: [Synth 8-6157] synthesizing module 'path_26_imp_H6UVUG' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:19654]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect31_26_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect31_26_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect31_26_0' (67#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect31_26_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice31_26_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice31_26_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice31_26_0' (68#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice31_26_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice31_26' of module 'bd_5dca_slice31_26_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:20032]
INFO: [Synth 8-6155] done synthesizing module 'path_26_imp_H6UVUG' (69#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:19654]
INFO: [Synth 8-6157] synthesizing module 'path_27_imp_1UYZ3FQ' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:20101]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect32_27_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect32_27_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect32_27_0' (70#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect32_27_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice32_27_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice32_27_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice32_27_0' (71#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice32_27_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice32_27' of module 'bd_5dca_slice32_27_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:20479]
INFO: [Synth 8-6155] done synthesizing module 'path_27_imp_1UYZ3FQ' (72#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:20101]
INFO: [Synth 8-6157] synthesizing module 'path_28_imp_B8HQIY' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:20548]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect9_28_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect9_28_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect9_28_0' (73#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect9_28_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice9_28_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice9_28_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice9_28_0' (74#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice9_28_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice9_28' of module 'bd_5dca_slice9_28_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:20926]
INFO: [Synth 8-6155] done synthesizing module 'path_28_imp_B8HQIY' (75#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:20548]
INFO: [Synth 8-6157] synthesizing module 'path_29_imp_1RHQ784' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:20995]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect10_29_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect10_29_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect10_29_0' (76#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect10_29_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice10_29_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice10_29_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice10_29_0' (77#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice10_29_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice10_29' of module 'bd_5dca_slice10_29_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:21373]
INFO: [Synth 8-6155] done synthesizing module 'path_29_imp_1RHQ784' (78#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:20995]
INFO: [Synth 8-6157] synthesizing module 'path_3_imp_18IDHND' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:22783]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect4_3_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect4_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect4_3_0' (79#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect4_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice4_3_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice4_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice4_3_0' (80#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice4_3_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice4_3' of module 'bd_5dca_slice4_3_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:23161]
INFO: [Synth 8-6155] done synthesizing module 'path_3_imp_18IDHND' (81#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:22783]
INFO: [Synth 8-6157] synthesizing module 'path_30_imp_1TQ3UKC' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:21889]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect11_30_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect11_30_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect11_30_0' (82#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect11_30_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice11_30_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice11_30_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice11_30_0' (83#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice11_30_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice11_30' of module 'bd_5dca_slice11_30_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:22267]
INFO: [Synth 8-6155] done synthesizing module 'path_30_imp_1TQ3UKC' (84#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:21889]
INFO: [Synth 8-6157] synthesizing module 'path_31_imp_8YJZDU' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:22336]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect12_31_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect12_31_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect12_31_0' (85#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect12_31_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice12_31_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice12_31_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice12_31_0' (86#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice12_31_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice12_31' of module 'bd_5dca_slice12_31_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:22714]
INFO: [Synth 8-6155] done synthesizing module 'path_31_imp_8YJZDU' (87#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:22336]
INFO: [Synth 8-6157] synthesizing module 'path_4_imp_1BCVI4G' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:23230]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect25_4_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect25_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect25_4_0' (88#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect25_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice25_4_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice25_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice25_4_0' (89#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice25_4_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice25_4' of module 'bd_5dca_slice25_4_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:23608]
INFO: [Synth 8-6155] done synthesizing module 'path_4_imp_1BCVI4G' (90#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:23230]
INFO: [Synth 8-6157] synthesizing module 'path_5_imp_SB0BHA' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:23677]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect26_5_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect26_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect26_5_0' (91#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect26_5_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice26_5_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice26_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice26_5_0' (92#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice26_5_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice26_5' of module 'bd_5dca_slice26_5_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:24055]
INFO: [Synth 8-6155] done synthesizing module 'path_5_imp_SB0BHA' (93#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:23677]
INFO: [Synth 8-6157] synthesizing module 'path_6_imp_1SIT5H9' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:24124]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect27_6_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect27_6_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect27_6_0' (94#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect27_6_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_slice27_6_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice27_6_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice27_6_0' (95#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice27_6_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice27_6' of module 'bd_5dca_slice27_6_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:24502]
INFO: [Synth 8-6155] done synthesizing module 'path_6_imp_1SIT5H9' (96#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:24124]
INFO: [Synth 8-6157] synthesizing module 'path_7_imp_A0VU5F' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:24571]
INFO: [Synth 8-6157] synthesizing module 'bd_5dca_interconnect28_7_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect28_7_0_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect28_7_0' (97#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect28_7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_slice28_7_0' (98#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_slice28_7_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'slice28_7' of module 'bd_5dca_slice28_7_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:24949]
INFO: [Synth 8-6155] done synthesizing module 'path_7_imp_A0VU5F' (99#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:24571]
INFO: [Synth 8-6155] done synthesizing module 'bd_5dca_interconnect5_8_0' (100#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/.Xil/Vivado-2110080-hacc-gpu0/realtime/bd_5dca_interconnect5_8_0_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'slice5_8' of module 'bd_5dca_slice5_8_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:25396]
WARNING: [Synth 8-7023] instance 'slice6_9' of module 'bd_5dca_slice6_9_0' has 68 connections declared, but only 66 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:25843]
WARNING: [Synth 8-7023] instance 'vip_S01' of module 'bd_5dca_vip_S01_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:9516]
WARNING: [Synth 8-7023] instance 'vip_S02' of module 'bd_5dca_vip_S02_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:9573]
WARNING: [Synth 8-7023] instance 'vip_S03' of module 'bd_5dca_vip_S03_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:9630]
WARNING: [Synth 8-7023] instance 'vip_S04' of module 'bd_5dca_vip_S04_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:9687]
WARNING: [Synth 8-7023] instance 'vip_S05' of module 'bd_5dca_vip_S05_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:9744]
WARNING: [Synth 8-7023] instance 'vip_S06' of module 'bd_5dca_vip_S06_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:9801]
WARNING: [Synth 8-7023] instance 'vip_S07' of module 'bd_5dca_vip_S07_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:9858]
WARNING: [Synth 8-7023] instance 'vip_S08' of module 'bd_5dca_vip_S08_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:9915]
WARNING: [Synth 8-7023] instance 'vip_S09' of module 'bd_5dca_vip_S09_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:9972]
WARNING: [Synth 8-7023] instance 'vip_S10' of module 'bd_5dca_vip_S10_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10029]
WARNING: [Synth 8-7023] instance 'vip_S11' of module 'bd_5dca_vip_S11_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10086]
WARNING: [Synth 8-7023] instance 'vip_S12' of module 'bd_5dca_vip_S12_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10143]
WARNING: [Synth 8-7023] instance 'vip_S13' of module 'bd_5dca_vip_S13_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10200]
WARNING: [Synth 8-7023] instance 'vip_S14' of module 'bd_5dca_vip_S14_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10257]
WARNING: [Synth 8-7023] instance 'vip_S15' of module 'bd_5dca_vip_S15_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10314]
WARNING: [Synth 8-7023] instance 'vip_S16' of module 'bd_5dca_vip_S16_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10371]
WARNING: [Synth 8-7023] instance 'vip_S17' of module 'bd_5dca_vip_S17_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10428]
WARNING: [Synth 8-7023] instance 'vip_S18' of module 'bd_5dca_vip_S18_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10485]
WARNING: [Synth 8-7023] instance 'vip_S19' of module 'bd_5dca_vip_S19_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10542]
WARNING: [Synth 8-7023] instance 'vip_S20' of module 'bd_5dca_vip_S20_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10599]
WARNING: [Synth 8-7023] instance 'vip_S22' of module 'bd_5dca_vip_S22_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10656]
WARNING: [Synth 8-7023] instance 'vip_S23' of module 'bd_5dca_vip_S23_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10713]
WARNING: [Synth 8-7023] instance 'vip_S24' of module 'bd_5dca_vip_S24_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10770]
WARNING: [Synth 8-7023] instance 'vip_S25' of module 'bd_5dca_vip_S25_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10827]
WARNING: [Synth 8-7023] instance 'vip_S26' of module 'bd_5dca_vip_S26_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10884]
WARNING: [Synth 8-7023] instance 'vip_S27' of module 'bd_5dca_vip_S27_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10941]
WARNING: [Synth 8-7023] instance 'vip_S28' of module 'bd_5dca_vip_S28_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:10998]
WARNING: [Synth 8-7023] instance 'vip_S29' of module 'bd_5dca_vip_S29_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:11055]
WARNING: [Synth 8-7023] instance 'vip_S30' of module 'bd_5dca_vip_S30_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:11112]
WARNING: [Synth 8-7023] instance 'vip_S31' of module 'bd_5dca_vip_S31_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:11169]
WARNING: [Synth 8-7023] instance 'vip_S32' of module 'bd_5dca_vip_S32_0' has 64 connections declared, but only 56 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/bd_5dca.v:11226]
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3919.074 ; gain = 429.418 ; free physical = 94919 ; free virtual = 478684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3936.887 ; gain = 447.230 ; free physical = 94928 ; free virtual = 478693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3936.887 ; gain = 447.230 ; free physical = 94928 ; free virtual = 478693
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3936.887 ; gain = 0.000 ; free physical = 94837 ; free virtual = 478602
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/bd_5dca_hbm_inst_0/bd_5dca_hbm_inst_0_in_context.xdc] for cell 'inst/hbm_inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4070.105 ; gain = 24.750 ; free physical = 94637 ; free virtual = 478402
WARNING: [Constraints 18-619] A clock with name 'hbm_ref_clk' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/bd_5dca_hbm_inst_0/bd_5dca_hbm_inst_0_in_context.xdc:2]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/bd_5dca_hbm_inst_0/bd_5dca_hbm_inst_0_in_context.xdc] for cell 'inst/hbm_inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0/bd_5dca_hbm_reset_sync_SLR0_0_in_context.xdc] for cell 'inst/hbm_reset_sync_SLR0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0/bd_5dca_hbm_reset_sync_SLR0_0_in_context.xdc] for cell 'inst/hbm_reset_sync_SLR0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0/bd_5dca_hbm_reset_sync_SLR0_0_in_context.xdc] for cell 'inst/hbm_reset_sync_SLR2'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0/bd_5dca_hbm_reset_sync_SLR0_0_in_context.xdc] for cell 'inst/hbm_reset_sync_SLR2'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_5/bd_5dca_vip_S01_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S01'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_5/bd_5dca_vip_S01_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S01'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_8/bd_5dca_vip_S02_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S02'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_8/bd_5dca_vip_S02_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S02'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_11/bd_5dca_vip_S03_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S03'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_11/bd_5dca_vip_S03_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S03'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_14/bd_5dca_vip_S04_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S04'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_14/bd_5dca_vip_S04_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S04'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_17/bd_5dca_vip_S25_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S25'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_17/bd_5dca_vip_S25_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S25'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_20/bd_5dca_vip_S26_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S26'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_20/bd_5dca_vip_S26_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S26'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_23/bd_5dca_vip_S27_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S27'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_23/bd_5dca_vip_S27_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S27'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_26/bd_5dca_vip_S28_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S28'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_26/bd_5dca_vip_S28_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S28'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_29/bd_5dca_vip_S05_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S05'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_29/bd_5dca_vip_S05_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S05'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_32/bd_5dca_vip_S06_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S06'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_32/bd_5dca_vip_S06_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S06'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_35/bd_5dca_vip_S07_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S07'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_35/bd_5dca_vip_S07_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S07'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_38/bd_5dca_vip_S08_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S08'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_38/bd_5dca_vip_S08_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S08'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_44/bd_5dca_vip_S22_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S22'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_44/bd_5dca_vip_S22_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S22'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_47/bd_5dca_vip_S23_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S23'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_47/bd_5dca_vip_S23_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S23'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_50/bd_5dca_vip_S24_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S24'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_50/bd_5dca_vip_S24_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S24'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_53/bd_5dca_vip_S13_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S13'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_53/bd_5dca_vip_S13_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S13'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_56/bd_5dca_vip_S14_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S14'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_56/bd_5dca_vip_S14_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S14'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_59/bd_5dca_vip_S15_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S15'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_59/bd_5dca_vip_S15_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S15'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_62/bd_5dca_vip_S16_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S16'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_62/bd_5dca_vip_S16_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S16'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_65/bd_5dca_vip_S17_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S17'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_65/bd_5dca_vip_S17_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S17'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_68/bd_5dca_vip_S18_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S18'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_68/bd_5dca_vip_S18_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S18'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_71/bd_5dca_vip_S19_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S19'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_71/bd_5dca_vip_S19_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S19'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_74/bd_5dca_vip_S20_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S20'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_74/bd_5dca_vip_S20_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S20'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_77/bd_5dca_vip_S29_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S29'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_77/bd_5dca_vip_S29_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S29'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_80/bd_5dca_vip_S30_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S30'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_80/bd_5dca_vip_S30_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S30'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_83/bd_5dca_vip_S31_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S31'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_83/bd_5dca_vip_S31_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S31'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_86/bd_5dca_vip_S32_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S32'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_86/bd_5dca_vip_S32_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S32'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_89/bd_5dca_vip_S09_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S09'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_89/bd_5dca_vip_S09_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S09'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_92/bd_5dca_vip_S10_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S10'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_92/bd_5dca_vip_S10_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S10'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_95/bd_5dca_vip_S11_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S11'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_95/bd_5dca_vip_S11_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S11'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_98/bd_5dca_vip_S12_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S12'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_98/bd_5dca_vip_S12_0/bd_5dca_vip_S01_0_in_context.xdc] for cell 'inst/vip_S12'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_99/bd_5dca_axi_apb_bridge_inst_0/bd_5dca_axi_apb_bridge_inst_0_in_context.xdc] for cell 'inst/axi_apb_bridge_inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_99/bd_5dca_axi_apb_bridge_inst_0/bd_5dca_axi_apb_bridge_inst_0_in_context.xdc] for cell 'inst/axi_apb_bridge_inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_102/bd_5dca_util_vector_logic_0/bd_5dca_util_vector_logic_0_in_context.xdc] for cell 'inst/util_vector_logic'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_102/bd_5dca_util_vector_logic_0/bd_5dca_util_vector_logic_0_in_context.xdc] for cell 'inst/util_vector_logic'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_3/bd_5dca_interconnect1_0_0/bd_5dca_interconnect1_0_0_in_context.xdc] for cell 'inst/path_0/interconnect1_0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_3/bd_5dca_interconnect1_0_0/bd_5dca_interconnect1_0_0_in_context.xdc] for cell 'inst/path_0/interconnect1_0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_0/slice1_0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_0/slice1_0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_6/bd_5dca_interconnect2_1_0/bd_5dca_interconnect2_1_0_in_context.xdc] for cell 'inst/path_1/interconnect2_1'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_6/bd_5dca_interconnect2_1_0/bd_5dca_interconnect2_1_0_in_context.xdc] for cell 'inst/path_1/interconnect2_1'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_1/slice2_1'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_1/slice2_1'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_9/bd_5dca_interconnect3_2_0/bd_5dca_interconnect3_2_0_in_context.xdc] for cell 'inst/path_2/interconnect3_2'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_9/bd_5dca_interconnect3_2_0/bd_5dca_interconnect3_2_0_in_context.xdc] for cell 'inst/path_2/interconnect3_2'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice3_2_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_2/slice3_2'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice3_2_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_2/slice3_2'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_12/bd_5dca_interconnect4_3_0/bd_5dca_interconnect4_3_0_in_context.xdc] for cell 'inst/path_3/interconnect4_3'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_12/bd_5dca_interconnect4_3_0/bd_5dca_interconnect4_3_0_in_context.xdc] for cell 'inst/path_3/interconnect4_3'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_13/bd_5dca_slice4_3_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_3/slice4_3'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_13/bd_5dca_slice4_3_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_3/slice4_3'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_15/bd_5dca_interconnect25_4_0/bd_5dca_interconnect25_4_0_in_context.xdc] for cell 'inst/path_4/interconnect25_4'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_15/bd_5dca_interconnect25_4_0/bd_5dca_interconnect25_4_0_in_context.xdc] for cell 'inst/path_4/interconnect25_4'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_16/bd_5dca_slice25_4_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_4/slice25_4'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_16/bd_5dca_slice25_4_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_4/slice25_4'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_18/bd_5dca_interconnect26_5_0/bd_5dca_interconnect26_5_0_in_context.xdc] for cell 'inst/path_5/interconnect26_5'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_18/bd_5dca_interconnect26_5_0/bd_5dca_interconnect26_5_0_in_context.xdc] for cell 'inst/path_5/interconnect26_5'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_19/bd_5dca_slice26_5_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_5/slice26_5'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_19/bd_5dca_slice26_5_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_5/slice26_5'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_21/bd_5dca_interconnect27_6_0/bd_5dca_interconnect27_6_0_in_context.xdc] for cell 'inst/path_6/interconnect27_6'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_21/bd_5dca_interconnect27_6_0/bd_5dca_interconnect27_6_0_in_context.xdc] for cell 'inst/path_6/interconnect27_6'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_22/bd_5dca_slice27_6_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_6/slice27_6'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_22/bd_5dca_slice27_6_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_6/slice27_6'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_24/bd_5dca_interconnect28_7_0/bd_5dca_interconnect28_7_0_in_context.xdc] for cell 'inst/path_7/interconnect28_7'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_24/bd_5dca_interconnect28_7_0/bd_5dca_interconnect28_7_0_in_context.xdc] for cell 'inst/path_7/interconnect28_7'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_25/bd_5dca_slice28_7_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_7/slice28_7'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_25/bd_5dca_slice28_7_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_7/slice28_7'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_27/bd_5dca_interconnect5_8_0/bd_5dca_interconnect5_8_0_in_context.xdc] for cell 'inst/path_8/interconnect5_8'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_27/bd_5dca_interconnect5_8_0/bd_5dca_interconnect5_8_0_in_context.xdc] for cell 'inst/path_8/interconnect5_8'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_28/bd_5dca_slice5_8_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_8/slice5_8'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_28/bd_5dca_slice5_8_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_8/slice5_8'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_30/bd_5dca_interconnect6_9_0/bd_5dca_interconnect6_9_0_in_context.xdc] for cell 'inst/path_9/interconnect6_9'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_30/bd_5dca_interconnect6_9_0/bd_5dca_interconnect6_9_0_in_context.xdc] for cell 'inst/path_9/interconnect6_9'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_31/bd_5dca_slice6_9_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_9/slice6_9'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_31/bd_5dca_slice6_9_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_9/slice6_9'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_33/bd_5dca_interconnect7_10_0/bd_5dca_interconnect7_10_0_in_context.xdc] for cell 'inst/path_10/interconnect7_10'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_33/bd_5dca_interconnect7_10_0/bd_5dca_interconnect7_10_0_in_context.xdc] for cell 'inst/path_10/interconnect7_10'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_34/bd_5dca_slice7_10_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_10/slice7_10'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_34/bd_5dca_slice7_10_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_10/slice7_10'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_36/bd_5dca_interconnect8_11_0/bd_5dca_interconnect8_11_0_in_context.xdc] for cell 'inst/path_11/interconnect8_11'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_36/bd_5dca_interconnect8_11_0/bd_5dca_interconnect8_11_0_in_context.xdc] for cell 'inst/path_11/interconnect8_11'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_37/bd_5dca_slice8_11_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_11/slice8_11'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_37/bd_5dca_slice8_11_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_11/slice8_11'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_41/bd_5dca_slice0_12_0/bd_5dca_slice0_12_0_in_context.xdc] for cell 'inst/path_12/slice0_12'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_41/bd_5dca_slice0_12_0/bd_5dca_slice0_12_0_in_context.xdc] for cell 'inst/path_12/slice0_12'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_40/bd_5dca_slice21_12_0/bd_5dca_slice21_12_0_in_context.xdc] for cell 'inst/path_12/slice21_12'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_40/bd_5dca_slice21_12_0/bd_5dca_slice21_12_0_in_context.xdc] for cell 'inst/path_12/slice21_12'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_39/bd_5dca_switch_2to1_12_0/bd_5dca_switch_2to1_12_0_in_context.xdc] for cell 'inst/path_12/switch_2to1_12'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_39/bd_5dca_switch_2to1_12_0/bd_5dca_switch_2to1_12_0_in_context.xdc] for cell 'inst/path_12/switch_2to1_12'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_42/bd_5dca_interconnect22_13_0/bd_5dca_interconnect22_13_0_in_context.xdc] for cell 'inst/path_13/interconnect22_13'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_42/bd_5dca_interconnect22_13_0/bd_5dca_interconnect22_13_0_in_context.xdc] for cell 'inst/path_13/interconnect22_13'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_43/bd_5dca_slice22_13_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_13/slice22_13'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_43/bd_5dca_slice22_13_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_13/slice22_13'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_45/bd_5dca_interconnect23_14_0/bd_5dca_interconnect23_14_0_in_context.xdc] for cell 'inst/path_14/interconnect23_14'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_45/bd_5dca_interconnect23_14_0/bd_5dca_interconnect23_14_0_in_context.xdc] for cell 'inst/path_14/interconnect23_14'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_46/bd_5dca_slice23_14_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_14/slice23_14'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_46/bd_5dca_slice23_14_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_14/slice23_14'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_48/bd_5dca_interconnect24_15_0/bd_5dca_interconnect24_15_0_in_context.xdc] for cell 'inst/path_15/interconnect24_15'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_48/bd_5dca_interconnect24_15_0/bd_5dca_interconnect24_15_0_in_context.xdc] for cell 'inst/path_15/interconnect24_15'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_49/bd_5dca_slice24_15_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_15/slice24_15'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_49/bd_5dca_slice24_15_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_15/slice24_15'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_51/bd_5dca_interconnect13_16_0/bd_5dca_interconnect13_16_0_in_context.xdc] for cell 'inst/path_16/interconnect13_16'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_51/bd_5dca_interconnect13_16_0/bd_5dca_interconnect13_16_0_in_context.xdc] for cell 'inst/path_16/interconnect13_16'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_52/bd_5dca_slice13_16_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_16/slice13_16'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_52/bd_5dca_slice13_16_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_16/slice13_16'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_54/bd_5dca_interconnect14_17_0/bd_5dca_interconnect14_17_0_in_context.xdc] for cell 'inst/path_17/interconnect14_17'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_54/bd_5dca_interconnect14_17_0/bd_5dca_interconnect14_17_0_in_context.xdc] for cell 'inst/path_17/interconnect14_17'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_55/bd_5dca_slice14_17_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_17/slice14_17'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_55/bd_5dca_slice14_17_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_17/slice14_17'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_57/bd_5dca_interconnect15_18_0/bd_5dca_interconnect15_18_0_in_context.xdc] for cell 'inst/path_18/interconnect15_18'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_57/bd_5dca_interconnect15_18_0/bd_5dca_interconnect15_18_0_in_context.xdc] for cell 'inst/path_18/interconnect15_18'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_58/bd_5dca_slice15_18_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_18/slice15_18'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_58/bd_5dca_slice15_18_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_18/slice15_18'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_60/bd_5dca_interconnect16_19_0/bd_5dca_interconnect16_19_0_in_context.xdc] for cell 'inst/path_19/interconnect16_19'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_60/bd_5dca_interconnect16_19_0/bd_5dca_interconnect16_19_0_in_context.xdc] for cell 'inst/path_19/interconnect16_19'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_61/bd_5dca_slice16_19_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_19/slice16_19'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_61/bd_5dca_slice16_19_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_19/slice16_19'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_63/bd_5dca_interconnect17_20_0/bd_5dca_interconnect17_20_0_in_context.xdc] for cell 'inst/path_20/interconnect17_20'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_63/bd_5dca_interconnect17_20_0/bd_5dca_interconnect17_20_0_in_context.xdc] for cell 'inst/path_20/interconnect17_20'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_64/bd_5dca_slice17_20_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_20/slice17_20'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_64/bd_5dca_slice17_20_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_20/slice17_20'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_66/bd_5dca_interconnect18_21_0/bd_5dca_interconnect18_21_0_in_context.xdc] for cell 'inst/path_21/interconnect18_21'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_66/bd_5dca_interconnect18_21_0/bd_5dca_interconnect18_21_0_in_context.xdc] for cell 'inst/path_21/interconnect18_21'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_67/bd_5dca_slice18_21_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_21/slice18_21'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_67/bd_5dca_slice18_21_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_21/slice18_21'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_69/bd_5dca_interconnect19_22_0/bd_5dca_interconnect19_22_0_in_context.xdc] for cell 'inst/path_22/interconnect19_22'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_69/bd_5dca_interconnect19_22_0/bd_5dca_interconnect19_22_0_in_context.xdc] for cell 'inst/path_22/interconnect19_22'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_70/bd_5dca_slice19_22_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_22/slice19_22'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_70/bd_5dca_slice19_22_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_22/slice19_22'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_72/bd_5dca_interconnect20_23_0/bd_5dca_interconnect20_23_0_in_context.xdc] for cell 'inst/path_23/interconnect20_23'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_72/bd_5dca_interconnect20_23_0/bd_5dca_interconnect20_23_0_in_context.xdc] for cell 'inst/path_23/interconnect20_23'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_73/bd_5dca_slice20_23_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_23/slice20_23'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_73/bd_5dca_slice20_23_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_23/slice20_23'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_75/bd_5dca_interconnect29_24_0/bd_5dca_interconnect29_24_0_in_context.xdc] for cell 'inst/path_24/interconnect29_24'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_75/bd_5dca_interconnect29_24_0/bd_5dca_interconnect29_24_0_in_context.xdc] for cell 'inst/path_24/interconnect29_24'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_76/bd_5dca_slice29_24_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_24/slice29_24'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_76/bd_5dca_slice29_24_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_24/slice29_24'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_78/bd_5dca_interconnect30_25_0/bd_5dca_interconnect30_25_0_in_context.xdc] for cell 'inst/path_25/interconnect30_25'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_78/bd_5dca_interconnect30_25_0/bd_5dca_interconnect30_25_0_in_context.xdc] for cell 'inst/path_25/interconnect30_25'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_79/bd_5dca_slice30_25_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_25/slice30_25'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_79/bd_5dca_slice30_25_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_25/slice30_25'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_81/bd_5dca_interconnect31_26_0/bd_5dca_interconnect31_26_0_in_context.xdc] for cell 'inst/path_26/interconnect31_26'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_81/bd_5dca_interconnect31_26_0/bd_5dca_interconnect31_26_0_in_context.xdc] for cell 'inst/path_26/interconnect31_26'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_82/bd_5dca_slice31_26_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_26/slice31_26'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_82/bd_5dca_slice31_26_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_26/slice31_26'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_84/bd_5dca_interconnect32_27_0/bd_5dca_interconnect32_27_0_in_context.xdc] for cell 'inst/path_27/interconnect32_27'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_84/bd_5dca_interconnect32_27_0/bd_5dca_interconnect32_27_0_in_context.xdc] for cell 'inst/path_27/interconnect32_27'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_85/bd_5dca_slice32_27_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_27/slice32_27'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_85/bd_5dca_slice32_27_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_27/slice32_27'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_87/bd_5dca_interconnect9_28_0/bd_5dca_interconnect9_28_0_in_context.xdc] for cell 'inst/path_28/interconnect9_28'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_87/bd_5dca_interconnect9_28_0/bd_5dca_interconnect9_28_0_in_context.xdc] for cell 'inst/path_28/interconnect9_28'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_88/bd_5dca_slice9_28_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_28/slice9_28'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_88/bd_5dca_slice9_28_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_28/slice9_28'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_90/bd_5dca_interconnect10_29_0/bd_5dca_interconnect10_29_0_in_context.xdc] for cell 'inst/path_29/interconnect10_29'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_90/bd_5dca_interconnect10_29_0/bd_5dca_interconnect10_29_0_in_context.xdc] for cell 'inst/path_29/interconnect10_29'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_91/bd_5dca_slice10_29_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_29/slice10_29'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_91/bd_5dca_slice10_29_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_29/slice10_29'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_93/bd_5dca_interconnect11_30_0/bd_5dca_interconnect11_30_0_in_context.xdc] for cell 'inst/path_30/interconnect11_30'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_93/bd_5dca_interconnect11_30_0/bd_5dca_interconnect11_30_0_in_context.xdc] for cell 'inst/path_30/interconnect11_30'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_94/bd_5dca_slice11_30_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_30/slice11_30'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_94/bd_5dca_slice11_30_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_30/slice11_30'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_96/bd_5dca_interconnect12_31_0/bd_5dca_interconnect12_31_0_in_context.xdc] for cell 'inst/path_31/interconnect12_31'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_96/bd_5dca_interconnect12_31_0/bd_5dca_interconnect12_31_0_in_context.xdc] for cell 'inst/path_31/interconnect12_31'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_97/bd_5dca_slice12_31_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_31/slice12_31'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_97/bd_5dca_slice12_31_0/bd_5dca_slice12_11_0_in_context.xdc] for cell 'inst/path_31/slice12_31'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_101/bd_5dca_init_reduce_0/bd_5dca_init_reduce_0_in_context.xdc] for cell 'inst/init_logic/init_reduce'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_101/bd_5dca_init_reduce_0/bd_5dca_init_reduce_0_in_context.xdc] for cell 'inst/init_logic/init_reduce'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4070.105 ; gain = 0.000 ; free physical = 94633 ; free virtual = 478398
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4076.043 ; gain = 5.938 ; free physical = 94649 ; free virtual = 478414
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 4076.043 ; gain = 586.387 ; free physical = 94863 ; free virtual = 478628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 4076.043 ; gain = 586.387 ; free physical = 94863 ; free virtual = 478628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hbm_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hbm_reset_sync_SLR0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hbm_reset_sync_SLR2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S04. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S25. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S26. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S27. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S28. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S05. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S06. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S07. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S08. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S23. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S24. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S13. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S14. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S15. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S16. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S17. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S18. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S19. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S29. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S30. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S31. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S32. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S09. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_apb_bridge_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/util_vector_logic. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_0/interconnect1_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_0/slice1_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_1/interconnect2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_1/slice2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_2/interconnect3_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_2/slice3_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_3/interconnect4_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_3/slice4_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_4/interconnect25_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_4/slice25_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_5/interconnect26_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_5/slice26_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_6/interconnect27_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_6/slice27_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_7/interconnect28_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_7/slice28_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_8/interconnect5_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_8/slice5_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_9/interconnect6_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_9/slice6_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_10/interconnect7_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_10/slice7_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_11/interconnect8_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_11/slice8_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_12/slice0_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_12/slice21_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_12/switch_2to1_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_13/interconnect22_13. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_13/slice22_13. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_14/interconnect23_14. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_14/slice23_14. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_15/interconnect24_15. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_15/slice24_15. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_16/interconnect13_16. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_16/slice13_16. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_17/interconnect14_17. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_17/slice14_17. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_18/interconnect15_18. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_18/slice15_18. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_19/interconnect16_19. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_19/slice16_19. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_20/interconnect17_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_20/slice17_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_21/interconnect18_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_21/slice18_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_22/interconnect19_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_22/slice19_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_23/interconnect20_23. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_23/slice20_23. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_24/interconnect29_24. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_24/slice29_24. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_25/interconnect30_25. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_25/slice30_25. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_26/interconnect31_26. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_26/slice31_26. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_27/interconnect32_27. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_27/slice32_27. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_28/interconnect9_28. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_28/slice9_28. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_29/interconnect10_29. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_29/slice10_29. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_30/interconnect11_30. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_30/slice11_30. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_31/interconnect12_31. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_31/slice12_31. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/init_logic/init_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/init_logic/init_reduce. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 4076.043 ; gain = 586.387 ; free physical = 94851 ; free virtual = 478616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 4076.043 ; gain = 586.387 ; free physical = 94854 ; free virtual = 478623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:06 . Memory (MB): peak = 4076.043 ; gain = 586.387 ; free physical = 94829 ; free virtual = 478617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'hbm_ref_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:21 . Memory (MB): peak = 4325.488 ; gain = 835.832 ; free physical = 94299 ; free virtual = 478087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:22 . Memory (MB): peak = 4340.629 ; gain = 850.973 ; free physical = 94292 ; free virtual = 478080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:24 . Memory (MB): peak = 4428.910 ; gain = 939.254 ; free physical = 94304 ; free virtual = 478092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:32 . Memory (MB): peak = 4428.910 ; gain = 939.254 ; free physical = 94265 ; free virtual = 478053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:32 . Memory (MB): peak = 4428.910 ; gain = 939.254 ; free physical = 94266 ; free virtual = 478054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:33 . Memory (MB): peak = 4428.910 ; gain = 939.254 ; free physical = 94260 ; free virtual = 478048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:33 . Memory (MB): peak = 4428.910 ; gain = 939.254 ; free physical = 94259 ; free virtual = 478047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:33 . Memory (MB): peak = 4428.910 ; gain = 939.254 ; free physical = 94257 ; free virtual = 478045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:34 . Memory (MB): peak = 4428.910 ; gain = 939.254 ; free physical = 94260 ; free virtual = 478048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |bd_5dca_axi_apb_bridge_inst_0 |         1|
|2     |bd_5dca_hbm_inst_0            |         1|
|3     |bd_5dca_hbm_reset_sync_SLR0_0 |         1|
|4     |bd_5dca_hbm_reset_sync_SLR2_0 |         1|
|5     |bd_5dca_util_vector_logic_0   |         1|
|6     |bd_5dca_vip_S01_0             |         1|
|7     |bd_5dca_vip_S02_0             |         1|
|8     |bd_5dca_vip_S03_0             |         1|
|9     |bd_5dca_vip_S04_0             |         1|
|10    |bd_5dca_vip_S05_0             |         1|
|11    |bd_5dca_vip_S06_0             |         1|
|12    |bd_5dca_vip_S07_0             |         1|
|13    |bd_5dca_vip_S08_0             |         1|
|14    |bd_5dca_vip_S09_0             |         1|
|15    |bd_5dca_vip_S10_0             |         1|
|16    |bd_5dca_vip_S11_0             |         1|
|17    |bd_5dca_vip_S12_0             |         1|
|18    |bd_5dca_vip_S13_0             |         1|
|19    |bd_5dca_vip_S14_0             |         1|
|20    |bd_5dca_vip_S15_0             |         1|
|21    |bd_5dca_vip_S16_0             |         1|
|22    |bd_5dca_vip_S17_0             |         1|
|23    |bd_5dca_vip_S18_0             |         1|
|24    |bd_5dca_vip_S19_0             |         1|
|25    |bd_5dca_vip_S20_0             |         1|
|26    |bd_5dca_vip_S22_0             |         1|
|27    |bd_5dca_vip_S23_0             |         1|
|28    |bd_5dca_vip_S24_0             |         1|
|29    |bd_5dca_vip_S25_0             |         1|
|30    |bd_5dca_vip_S26_0             |         1|
|31    |bd_5dca_vip_S27_0             |         1|
|32    |bd_5dca_vip_S28_0             |         1|
|33    |bd_5dca_vip_S29_0             |         1|
|34    |bd_5dca_vip_S30_0             |         1|
|35    |bd_5dca_vip_S31_0             |         1|
|36    |bd_5dca_vip_S32_0             |         1|
|37    |bd_5dca_init_reduce_0         |         1|
|38    |bd_5dca_interconnect1_0_0     |         1|
|39    |bd_5dca_slice1_0_0            |         1|
|40    |bd_5dca_interconnect2_1_0     |         1|
|41    |bd_5dca_slice2_1_0            |         1|
|42    |bd_5dca_interconnect7_10_0    |         1|
|43    |bd_5dca_slice7_10_0           |         1|
|44    |bd_5dca_interconnect8_11_0    |         1|
|45    |bd_5dca_slice8_11_0           |         1|
|46    |bd_5dca_slice0_12_0           |         1|
|47    |bd_5dca_slice21_12_0          |         1|
|48    |bd_5dca_switch_2to1_12_0      |         1|
|49    |bd_5dca_interconnect22_13_0   |         1|
|50    |bd_5dca_slice22_13_0          |         1|
|51    |bd_5dca_interconnect23_14_0   |         1|
|52    |bd_5dca_slice23_14_0          |         1|
|53    |bd_5dca_interconnect24_15_0   |         1|
|54    |bd_5dca_slice24_15_0          |         1|
|55    |bd_5dca_interconnect13_16_0   |         1|
|56    |bd_5dca_slice13_16_0          |         1|
|57    |bd_5dca_interconnect14_17_0   |         1|
|58    |bd_5dca_slice14_17_0          |         1|
|59    |bd_5dca_interconnect15_18_0   |         1|
|60    |bd_5dca_slice15_18_0          |         1|
|61    |bd_5dca_interconnect16_19_0   |         1|
|62    |bd_5dca_slice16_19_0          |         1|
|63    |bd_5dca_interconnect3_2_0     |         1|
|64    |bd_5dca_slice3_2_0            |         1|
|65    |bd_5dca_interconnect17_20_0   |         1|
|66    |bd_5dca_slice17_20_0          |         1|
|67    |bd_5dca_interconnect18_21_0   |         1|
|68    |bd_5dca_slice18_21_0          |         1|
|69    |bd_5dca_interconnect19_22_0   |         1|
|70    |bd_5dca_slice19_22_0          |         1|
|71    |bd_5dca_interconnect20_23_0   |         1|
|72    |bd_5dca_slice20_23_0          |         1|
|73    |bd_5dca_interconnect29_24_0   |         1|
|74    |bd_5dca_slice29_24_0          |         1|
|75    |bd_5dca_interconnect30_25_0   |         1|
|76    |bd_5dca_slice30_25_0          |         1|
|77    |bd_5dca_interconnect31_26_0   |         1|
|78    |bd_5dca_slice31_26_0          |         1|
|79    |bd_5dca_interconnect32_27_0   |         1|
|80    |bd_5dca_slice32_27_0          |         1|
|81    |bd_5dca_interconnect9_28_0    |         1|
|82    |bd_5dca_slice9_28_0           |         1|
|83    |bd_5dca_interconnect10_29_0   |         1|
|84    |bd_5dca_slice10_29_0          |         1|
|85    |bd_5dca_interconnect4_3_0     |         1|
|86    |bd_5dca_slice4_3_0            |         1|
|87    |bd_5dca_interconnect11_30_0   |         1|
|88    |bd_5dca_slice11_30_0          |         1|
|89    |bd_5dca_interconnect12_31_0   |         1|
|90    |bd_5dca_slice12_31_0          |         1|
|91    |bd_5dca_interconnect25_4_0    |         1|
|92    |bd_5dca_slice25_4_0           |         1|
|93    |bd_5dca_interconnect26_5_0    |         1|
|94    |bd_5dca_slice26_5_0           |         1|
|95    |bd_5dca_interconnect27_6_0    |         1|
|96    |bd_5dca_slice27_6_0           |         1|
|97    |bd_5dca_interconnect28_7_0    |         1|
|98    |bd_5dca_slice28_7_0           |         1|
|99    |bd_5dca_interconnect5_8_0     |         1|
|100   |bd_5dca_slice5_8_0            |         1|
|101   |bd_5dca_interconnect6_9_0     |         1|
|102   |bd_5dca_slice6_9_0            |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |bd_5dca_axi_apb_bridge_inst |     1|
|2     |bd_5dca_hbm_inst            |     1|
|3     |bd_5dca_hbm_reset_sync_SLR0 |     1|
|4     |bd_5dca_hbm_reset_sync_SLR2 |     1|
|5     |bd_5dca_init_reduce         |     1|
|6     |bd_5dca_interconnect10_29   |     1|
|7     |bd_5dca_interconnect11_30   |     1|
|8     |bd_5dca_interconnect12_31   |     1|
|9     |bd_5dca_interconnect13_16   |     1|
|10    |bd_5dca_interconnect14_17   |     1|
|11    |bd_5dca_interconnect15_18   |     1|
|12    |bd_5dca_interconnect16_19   |     1|
|13    |bd_5dca_interconnect17_20   |     1|
|14    |bd_5dca_interconnect18_21   |     1|
|15    |bd_5dca_interconnect19_22   |     1|
|16    |bd_5dca_interconnect1_0     |     1|
|17    |bd_5dca_interconnect20_23   |     1|
|18    |bd_5dca_interconnect22_13   |     1|
|19    |bd_5dca_interconnect23_14   |     1|
|20    |bd_5dca_interconnect24_15   |     1|
|21    |bd_5dca_interconnect25_4    |     1|
|22    |bd_5dca_interconnect26_5    |     1|
|23    |bd_5dca_interconnect27_6    |     1|
|24    |bd_5dca_interconnect28_7    |     1|
|25    |bd_5dca_interconnect29_24   |     1|
|26    |bd_5dca_interconnect2_1     |     1|
|27    |bd_5dca_interconnect30_25   |     1|
|28    |bd_5dca_interconnect31_26   |     1|
|29    |bd_5dca_interconnect32_27   |     1|
|30    |bd_5dca_interconnect3_2     |     1|
|31    |bd_5dca_interconnect4_3     |     1|
|32    |bd_5dca_interconnect5_8     |     1|
|33    |bd_5dca_interconnect6_9     |     1|
|34    |bd_5dca_interconnect7_10    |     1|
|35    |bd_5dca_interconnect8_11    |     1|
|36    |bd_5dca_interconnect9_28    |     1|
|37    |bd_5dca_slice0_12           |     1|
|38    |bd_5dca_slice10_29          |     1|
|39    |bd_5dca_slice11_30          |     1|
|40    |bd_5dca_slice12_31          |     1|
|41    |bd_5dca_slice13_16          |     1|
|42    |bd_5dca_slice14_17          |     1|
|43    |bd_5dca_slice15_18          |     1|
|44    |bd_5dca_slice16_19          |     1|
|45    |bd_5dca_slice17_20          |     1|
|46    |bd_5dca_slice18_21          |     1|
|47    |bd_5dca_slice19_22          |     1|
|48    |bd_5dca_slice1_0            |     1|
|49    |bd_5dca_slice20_23          |     1|
|50    |bd_5dca_slice21_12          |     1|
|51    |bd_5dca_slice22_13          |     1|
|52    |bd_5dca_slice23_14          |     1|
|53    |bd_5dca_slice24_15          |     1|
|54    |bd_5dca_slice25_4           |     1|
|55    |bd_5dca_slice26_5           |     1|
|56    |bd_5dca_slice27_6           |     1|
|57    |bd_5dca_slice28_7           |     1|
|58    |bd_5dca_slice29_24          |     1|
|59    |bd_5dca_slice2_1            |     1|
|60    |bd_5dca_slice30_25          |     1|
|61    |bd_5dca_slice31_26          |     1|
|62    |bd_5dca_slice32_27          |     1|
|63    |bd_5dca_slice3_2            |     1|
|64    |bd_5dca_slice4_3            |     1|
|65    |bd_5dca_slice5_8            |     1|
|66    |bd_5dca_slice6_9            |     1|
|67    |bd_5dca_slice7_10           |     1|
|68    |bd_5dca_slice8_11           |     1|
|69    |bd_5dca_slice9_28           |     1|
|70    |bd_5dca_switch_2to1_12      |     1|
|71    |bd_5dca_util_vector_logic   |     1|
|72    |bd_5dca_vip_S01             |     1|
|73    |bd_5dca_vip_S02             |     1|
|74    |bd_5dca_vip_S03             |     1|
|75    |bd_5dca_vip_S04             |     1|
|76    |bd_5dca_vip_S05             |     1|
|77    |bd_5dca_vip_S06             |     1|
|78    |bd_5dca_vip_S07             |     1|
|79    |bd_5dca_vip_S08             |     1|
|80    |bd_5dca_vip_S09             |     1|
|81    |bd_5dca_vip_S10             |     1|
|82    |bd_5dca_vip_S11             |     1|
|83    |bd_5dca_vip_S12             |     1|
|84    |bd_5dca_vip_S13             |     1|
|85    |bd_5dca_vip_S14             |     1|
|86    |bd_5dca_vip_S15             |     1|
|87    |bd_5dca_vip_S16             |     1|
|88    |bd_5dca_vip_S17             |     1|
|89    |bd_5dca_vip_S18             |     1|
|90    |bd_5dca_vip_S19             |     1|
|91    |bd_5dca_vip_S20             |     1|
|92    |bd_5dca_vip_S22             |     1|
|93    |bd_5dca_vip_S23             |     1|
|94    |bd_5dca_vip_S24             |     1|
|95    |bd_5dca_vip_S25             |     1|
|96    |bd_5dca_vip_S26             |     1|
|97    |bd_5dca_vip_S27             |     1|
|98    |bd_5dca_vip_S28             |     1|
|99    |bd_5dca_vip_S29             |     1|
|100   |bd_5dca_vip_S30             |     1|
|101   |bd_5dca_vip_S31             |     1|
|102   |bd_5dca_vip_S32             |     1|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:34 . Memory (MB): peak = 4428.910 ; gain = 939.254 ; free physical = 94260 ; free virtual = 478048
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 4428.910 ; gain = 800.098 ; free physical = 94295 ; free virtual = 478083
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:34 . Memory (MB): peak = 4428.918 ; gain = 939.254 ; free physical = 94392 ; free virtual = 478180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.61 . Memory (MB): peak = 4428.918 ; gain = 0.000 ; free physical = 94332 ; free virtual = 478120
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4556.660 ; gain = 0.000 ; free physical = 94199 ; free virtual = 477987
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fb291556
INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 272 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:02:13 . Memory (MB): peak = 4568.629 ; gain = 1839.625 ; free physical = 94448 ; free virtual = 478236
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 4568.629 ; gain = 0.000 ; free physical = 94395 ; free virtual = 478189
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4568.629 ; gain = 0.000 ; free physical = 94392 ; free virtual = 478189
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_hmss_0_0, cache-ID = 987762b1c45b5c69
INFO: [Coretcl 2-1174] Renamed 137 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_8core_random_8.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 4568.629 ; gain = 0.000 ; free physical = 94438 ; free virtual = 478241
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_hmss_0_0_utilization_synth.rpt -pb pfm_dynamic_hmss_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 19:22:54 2024...
