###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-01)
#  Generated on:      Tue Apr 20 11:46:41 2021
#  Design:            ensc450
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.hold.rpt
###############################################################
Path 1: MET Hold Check with Pin My_DMA/rstart_reg_reg[1]/CK 
Endpoint:   My_DMA/rstart_reg_reg[1]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[1]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[1] | CK ^         |          | 0.000 | clk         |            | 1757.763 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[1] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n303 |            |    1.777 | 0.185 |   0.185 | 
     | My_DMA/U254              |              | OAI22_X1 | 0.031 | My_DMA/n303 |       SPEF |    1.777 | 0.000 |   0.185 | 
     | My_DMA/U254              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n741 |            |    1.304 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[1] |              | DFF_X1   | 0.014 | My_DMA/n741 |       SPEF |    1.304 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin My_DMA/rstart_reg_reg[10]/CK 
Endpoint:   My_DMA/rstart_reg_reg[10]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[10]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[10] | CK ^         |          | 0.000 | clk         |            | 1757.763 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[10] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n312 |            |    1.766 | 0.185 |   0.185 | 
     | My_DMA/U263               |              | OAI22_X1 | 0.031 | My_DMA/n312 |       SPEF |    1.766 | 0.000 |   0.185 | 
     | My_DMA/U263               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n750 |            |    1.355 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[10] |              | DFF_X1   | 0.014 | My_DMA/n750 |       SPEF |    1.355 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin My_DMA/rstart_reg_reg[9]/CK 
Endpoint:   My_DMA/rstart_reg_reg[9]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[9]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[9] | CK ^         |          | 0.000 | clk         |            | 1757.763 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[9] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n311 |            |    1.786 | 0.185 |   0.185 | 
     | My_DMA/U262              |              | OAI22_X1 | 0.032 | My_DMA/n311 |       SPEF |    1.786 | 0.000 |   0.185 | 
     | My_DMA/U262              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n749 |            |    1.330 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[9] |              | DFF_X1   | 0.014 | My_DMA/n749 |       SPEF |    1.330 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin My_DMA/rstart_reg_reg[8]/CK 
Endpoint:   My_DMA/rstart_reg_reg[8]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[8]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[8] | CK ^         |          | 0.000 | clk         |            | 1757.763 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[8] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n310 |            |    1.762 | 0.185 |   0.185 | 
     | My_DMA/U261              |              | OAI22_X1 | 0.031 | My_DMA/n310 |       SPEF |    1.762 | 0.000 |   0.185 | 
     | My_DMA/U261              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n748 |            |    1.405 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[8] |              | DFF_X1   | 0.014 | My_DMA/n748 |       SPEF |    1.405 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin My_DMA/rstart_reg_reg[2]/CK 
Endpoint:   My_DMA/rstart_reg_reg[2]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[2]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[2] | CK ^         |          | 0.000 | clk         |            | 1757.763 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[2] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n304 |            |    1.782 | 0.185 |   0.185 | 
     | My_DMA/U255              |              | OAI22_X1 | 0.031 | My_DMA/n304 |       SPEF |    1.782 | 0.000 |   0.185 | 
     | My_DMA/U255              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n742 |            |    1.381 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[2] |              | DFF_X1   | 0.014 | My_DMA/n742 |       SPEF |    1.381 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin My_DMA/rstart_reg_reg[3]/CK 
Endpoint:   My_DMA/rstart_reg_reg[3]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[3]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[3] | CK ^         |          | 0.000 | clk         |            | 1757.763 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[3] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n305 |            |    1.769 | 0.185 |   0.185 | 
     | My_DMA/U256              |              | OAI22_X1 | 0.031 | My_DMA/n305 |       SPEF |    1.769 | 0.000 |   0.185 | 
     | My_DMA/U256              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n743 |            |    1.402 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[3] |              | DFF_X1   | 0.014 | My_DMA/n743 |       SPEF |    1.402 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin My_DMA/rstart_reg_reg[7]/CK 
Endpoint:   My_DMA/rstart_reg_reg[7]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[7]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[7] | CK ^         |          | 0.000 | clk         |            | 1757.763 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[7] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n309 |            |    1.796 | 0.185 |   0.185 | 
     | My_DMA/U260              |              | OAI22_X1 | 0.032 | My_DMA/n309 |       SPEF |    1.796 | 0.000 |   0.185 | 
     | My_DMA/U260              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n747 |            |    1.328 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[7] |              | DFF_X1   | 0.014 | My_DMA/n747 |       SPEF |    1.328 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin My_DMA/wstart_reg_reg[4]/CK 
Endpoint:   My_DMA/wstart_reg_reg[4]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[4]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[4] | CK ^         |          | 0.000 | clk         |            | 1757.763 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[4] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n236 |            |    1.785 | 0.185 |   0.185 | 
     | My_DMA/U187              |              | OAI22_X1 | 0.032 | My_DMA/n236 |       SPEF |    1.785 | 0.000 |   0.185 | 
     | My_DMA/U187              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n680 |            |    1.386 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[4] |              | DFF_X1   | 0.014 | My_DMA/n680 |       SPEF |    1.386 | 0.000 |   0.218 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin My_DMA/wstart_reg_reg[14]/CK 
Endpoint:   My_DMA/wstart_reg_reg[14]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[14]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[14] | CK ^         |          | 0.000 | clk         |            | 1757.763 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[14] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n246 |            |    1.787 | 0.185 |   0.185 | 
     | My_DMA/U197               |              | OAI22_X1 | 0.032 | My_DMA/n246 |       SPEF |    1.787 | 0.000 |   0.185 | 
     | My_DMA/U197               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n690 |            |    1.379 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[14] |              | DFF_X1   | 0.014 | My_DMA/n690 |       SPEF |    1.379 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin My_DMA/wstart_reg_reg[16]/CK 
Endpoint:   My_DMA/wstart_reg_reg[16]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[16]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[16] | CK ^         |          | 0.000 | clk         |            | 1757.763 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[16] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n248 |            |    1.790 | 0.185 |   0.185 | 
     | My_DMA/U199               |              | OAI22_X1 | 0.032 | My_DMA/n248 |       SPEF |    1.790 | 0.000 |   0.185 | 
     | My_DMA/U199               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n692 |            |    1.385 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[16] |              | DFF_X1   | 0.014 | My_DMA/n692 |       SPEF |    1.385 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 

