{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681614708121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681614708121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 04:11:47 2023 " "Processing started: Sun Apr 16 04:11:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681614708121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681614708121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681614708121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681614708432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681614708433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../../rtl/memory/program_counter.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681614718801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681614718801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../rtl/memory/register_file.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681614718802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681614718802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/program_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/program_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "../../rtl/memory/program_memory.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/program_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681614718803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681614718803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_top " "Found entity 1: memory_top" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681614718804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681614718804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_top " "Elaborating entity \"memory_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681614718861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "../../rtl/memory/memory_top.sv" "pc" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681614718872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory program_memory:pm " "Elaborating entity \"program_memory\" for hierarchy \"program_memory:pm\"" {  } { { "../../rtl/memory/memory_top.sv" "pm" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681614718878 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prog_mem.data_a 0 program_memory.sv(9) " "Net \"prog_mem.data_a\" at program_memory.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/memory/program_memory.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/program_memory.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681614718879 "|memory_top|program_memory:pm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prog_mem.waddr_a 0 program_memory.sv(9) " "Net \"prog_mem.waddr_a\" at program_memory.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/memory/program_memory.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/program_memory.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681614718879 "|memory_top|program_memory:pm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prog_mem.we_a 0 program_memory.sv(9) " "Net \"prog_mem.we_a\" at program_memory.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/memory/program_memory.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/program_memory.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681614718879 "|memory_top|program_memory:pm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf\"" {  } { { "../../rtl/memory/memory_top.sv" "rf" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681614718880 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[0\] VCC " "Pin \"out_port\[0\]\" is stuck at VCC" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681614719325 "|memory_top|out_port[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[1\] VCC " "Pin \"out_port\[1\]\" is stuck at VCC" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681614719325 "|memory_top|out_port[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[2\] VCC " "Pin \"out_port\[2\]\" is stuck at VCC" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681614719325 "|memory_top|out_port[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[3\] VCC " "Pin \"out_port\[3\]\" is stuck at VCC" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681614719325 "|memory_top|out_port[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[4\] VCC " "Pin \"out_port\[4\]\" is stuck at VCC" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681614719325 "|memory_top|out_port[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[5\] VCC " "Pin \"out_port\[5\]\" is stuck at VCC" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681614719325 "|memory_top|out_port[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[6\] VCC " "Pin \"out_port\[6\]\" is stuck at VCC" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681614719325 "|memory_top|out_port[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[7\] VCC " "Pin \"out_port\[7\]\" is stuck at VCC" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681614719325 "|memory_top|out_port[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681614719325 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681614719330 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681614719437 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681614719437 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681614719478 "|memory_top|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681614719478 "|memory_top|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681614719478 "|memory_top|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681614719478 "|memory_top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681614719478 "|memory_top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681614719478 "|memory_top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681614719478 "|memory_top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681614719478 "|memory_top|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ready_in " "No output dependent on input pin \"ready_in\"" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681614719478 "|memory_top|ready_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681614719478 "|memory_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_reset " "No output dependent on input pin \"n_reset\"" {  } { { "../../rtl/memory/memory_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/memory/memory_top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681614719478 "|memory_top|n_reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681614719478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681614719478 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681614719478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681614719478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681614719490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 04:11:59 2023 " "Processing ended: Sun Apr 16 04:11:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681614719490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681614719490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681614719490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681614719490 ""}
