{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662337114404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662337114404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 04 17:18:34 2022 " "Processing started: Sun Sep 04 17:18:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662337114404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662337114404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASCII27Seg -c ASCII27Seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASCII27Seg -c ASCII27Seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662337114404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662337114698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662337114698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deves/documents/modelsim/lab1.v 6 6 " "Found 6 design units, including 6 entities, in source file /users/deves/documents/modelsim/lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASCII27Seg " "Found entity 1: ASCII27Seg" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662337120380 ""} { "Info" "ISGN_ENTITY_NAME" "2 ASCIICodes " "Found entity 2: ASCIICodes" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662337120380 ""} { "Info" "ISGN_ENTITY_NAME" "3 ascii_numb_tb " "Found entity 3: ascii_numb_tb" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662337120380 ""} { "Info" "ISGN_ENTITY_NAME" "4 Dec27Seg " "Found entity 4: Dec27Seg" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662337120380 ""} { "Info" "ISGN_ENTITY_NAME" "5 dec_numb_tb " "Found entity 5: dec_numb_tb" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662337120380 ""} { "Info" "ISGN_ENTITY_NAME" "6 ASCIICodes_tb " "Found entity 6: ASCIICodes_tb" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662337120380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662337120380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ASCIICodes " "Elaborating entity \"ASCIICodes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662337120401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASCII27Seg ASCII27Seg:SevH4 " "Elaborating entity \"ASCII27Seg\" for hierarchy \"ASCII27Seg:SevH4\"" {  } { { "../lab1.v" "SevH4" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662337120403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lab1.v(233) " "Verilog HDL assignment warning at lab1.v(233): truncated value with size 8 to match size of target (7)" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662337120403 "|ASCII27Seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lab1.v(238) " "Verilog HDL assignment warning at lab1.v(238): truncated value with size 8 to match size of target (7)" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662337120403 "|ASCII27Seg"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg4\[0\] VCC " "Pin \"HexSeg4\[0\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg4\[1\] GND " "Pin \"HexSeg4\[1\]\" is stuck at GND" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg4\[2\] GND " "Pin \"HexSeg4\[2\]\" is stuck at GND" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg4\[4\] GND " "Pin \"HexSeg4\[4\]\" is stuck at GND" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg4\[6\] GND " "Pin \"HexSeg4\[6\]\" is stuck at GND" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg3\[1\] VCC " "Pin \"HexSeg3\[1\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg3\[4\] GND " "Pin \"HexSeg3\[4\]\" is stuck at GND" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg3\[6\] GND " "Pin \"HexSeg3\[6\]\" is stuck at GND" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg2\[0\] VCC " "Pin \"HexSeg2\[0\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg2\[1\] VCC " "Pin \"HexSeg2\[1\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg2\[2\] VCC " "Pin \"HexSeg2\[2\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg2\[6\] VCC " "Pin \"HexSeg2\[6\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg1\[0\] VCC " "Pin \"HexSeg1\[0\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg1\[1\] VCC " "Pin \"HexSeg1\[1\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg1\[2\] VCC " "Pin \"HexSeg1\[2\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg1\[6\] VCC " "Pin \"HexSeg1\[6\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg0\[6\] VCC " "Pin \"HexSeg0\[6\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/deves/Documents/ModelSim/lab1.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662337120628 "|ASCIICodes|HexSeg0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1662337120628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662337120709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662337120709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662337120730 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662337120730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662337120730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662337120738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 04 17:18:40 2022 " "Processing ended: Sun Sep 04 17:18:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662337120738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662337120738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662337120738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662337120738 ""}
