---
MainSourceFile:  'D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp'
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1207_1:  '
    FileOffset:      1207
    FilePath:        'D:\Applications\Xilinx\Vitis_HLS\2023.2\common\technology\autopilot\etc\ap_int_base.h'
    Replacements:    
      - FilePath:        'D:\FPGA\SDA\SDA\solution1\.autopilot\db\top.pp.0.cpp'
        Offset:          59634
        Length:          0
        ReplacementText: 'VITIS_LOOP_1207_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        'D:\Applications\Xilinx\Vitis_HLS\2023.2\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'D:\FPGA\SDA\SDA\solution1\.autopilot\db\top.pp.0.cpp'
        Offset:          287322
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        'D:\Applications\Xilinx\Vitis_HLS\2023.2\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'D:\FPGA\SDA\SDA\solution1\.autopilot\db\top.pp.0.cpp'
        Offset:          287786
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        'D:\Applications\Xilinx\Vitis_HLS\2023.2\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'D:\FPGA\SDA\SDA\solution1\.autopilot\db\top.pp.0.cpp'
        Offset:          288251
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1247_1:  '
    FileOffset:      1247
    FilePath:        'D:\Applications\Xilinx\Vitis_HLS\2023.2\common\technology\autopilot\etc\ap_fixed_base.h'
    Replacements:    
      - FilePath:        'D:\FPGA\SDA\SDA\solution1\.autopilot\db\top.pp.0.cpp'
        Offset:          571988
        Length:          0
        ReplacementText: 'VITIS_LOOP_1247_1: '
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, fifo +  is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      85
    FilePath:        top.cpp
    Replacements:    
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_106_1:  '
    FileOffset:      106
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        'D:\FPGA\SDA\SDA\solution1\.autopilot\db\top.pp.0.cpp'
        Offset:          1069953
        Length:          0
        ReplacementText: 'VITIS_LOOP_106_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_113_2:  '
    FileOffset:      113
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        'D:\FPGA\SDA\SDA\solution1\.autopilot\db\top.pp.0.cpp'
        Offset:          1070049
        Length:          0
        ReplacementText: 'VITIS_LOOP_113_2: '
...
