<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/blackparrot/bp_me/src/v/cce/bp_cce_dir_lru_extract.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a>
<a href="#l-65">65</a>
<a href="#l-66">66</a>
<a href="#l-67">67</a>
<a href="#l-68">68</a>
<a href="#l-69">69</a>
<a href="#l-70">70</a>
<a href="#l-71">71</a>
<a href="#l-72">72</a>
<a href="#l-73">73</a>
<a href="#l-74">74</a>
<a href="#l-75">75</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="cm">/**</span>
<a name="l-2"></a><span class="cm"> *</span>
<a name="l-3"></a><span class="cm"> * Name:</span>
<a name="l-4"></a><span class="cm"> *   bp_cce_dir_lru_extract.v</span>
<a name="l-5"></a><span class="cm"> *</span>
<a name="l-6"></a><span class="cm"> * Description:</span>
<a name="l-7"></a><span class="cm"> *   This module extracts information about the LRU entry of the requesting LCE</span>
<a name="l-8"></a><span class="cm"> *</span>
<a name="l-9"></a><span class="cm"> */</span>
<a name="l-10"></a>
<a name="l-11"></a><span class="k">module</span> <span class="n">bp_cce_dir_lru_extract</span>
<a name="l-12"></a>  <span class="kn">import</span> <span class="nn">bp_common_pkg::*</span><span class="p">;</span>
<a name="l-13"></a>  <span class="kn">import</span> <span class="nn">bp_cce_pkg::*</span><span class="p">;</span>
<a name="l-14"></a>  <span class="p">#(</span><span class="k">parameter</span> <span class="n">tag_sets_per_row_p</span>          <span class="o">=</span> <span class="s">&quot;inv&quot;</span>
<a name="l-15"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">row_width_p</span>               <span class="o">=</span> <span class="s">&quot;inv&quot;</span>
<a name="l-16"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">num_lce_p</span>                 <span class="o">=</span> <span class="s">&quot;inv&quot;</span>
<a name="l-17"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">lce_assoc_p</span>               <span class="o">=</span> <span class="s">&quot;inv&quot;</span>
<a name="l-18"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">rows_per_wg_p</span>             <span class="o">=</span> <span class="s">&quot;inv&quot;</span>
<a name="l-19"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">tag_width_p</span>               <span class="o">=</span> <span class="s">&quot;inv&quot;</span>
<a name="l-20"></a>
<a name="l-21"></a>    <span class="p">,</span> <span class="k">localparam</span> <span class="n">lg_num_lce_lp</span>            <span class="o">=</span> <span class="no">`BSG_SAFE_CLOG2</span><span class="p">(</span><span class="n">num_lce_p</span><span class="p">)</span>
<a name="l-22"></a>    <span class="p">,</span> <span class="k">localparam</span> <span class="n">lg_lce_assoc_lp</span>          <span class="o">=</span> <span class="no">`BSG_SAFE_CLOG2</span><span class="p">(</span><span class="n">lce_assoc_p</span><span class="p">)</span>
<a name="l-23"></a>    <span class="p">,</span> <span class="k">localparam</span> <span class="n">lg_tag_sets_per_row_lp</span>   <span class="o">=</span> <span class="no">`BSG_SAFE_CLOG2</span><span class="p">(</span><span class="n">tag_sets_per_row_p</span><span class="p">)</span>
<a name="l-24"></a>    <span class="p">,</span> <span class="k">localparam</span> <span class="n">lg_rows_per_wg_lp</span>        <span class="o">=</span> <span class="no">`BSG_SAFE_CLOG2</span><span class="p">(</span><span class="n">rows_per_wg_p</span><span class="p">)</span>
<a name="l-25"></a>
<a name="l-26"></a>    <span class="p">,</span> <span class="k">localparam</span> <span class="n">lce_wg_offset_lp</span> <span class="o">=</span> <span class="p">(</span><span class="n">rows_per_wg_p</span> <span class="o">==</span> <span class="mh">1</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0</span> <span class="o">:</span> <span class="n">lg_tag_sets_per_row_lp</span>
<a name="l-27"></a>    <span class="p">,</span> <span class="k">localparam</span> <span class="n">lce_wg_bits_lp</span> <span class="o">=</span> <span class="p">(</span><span class="n">rows_per_wg_p</span> <span class="o">==</span> <span class="mh">1</span><span class="p">)</span> <span class="o">?</span> <span class="mh">1</span> <span class="o">:</span> <span class="n">lg_rows_per_wg_lp</span>
<a name="l-28"></a>  <span class="p">)</span>
<a name="l-29"></a>  <span class="p">(</span>
<a name="l-30"></a>   <span class="c1">// input row from directory RAM</span>
<a name="l-31"></a>   <span class="k">input</span> <span class="p">[</span><span class="n">row_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                                        <span class="n">row_i</span>
<a name="l-32"></a>   <span class="p">,</span> <span class="k">input</span>                                                        <span class="n">row_v_i</span>
<a name="l-33"></a>   <span class="c1">// If there are multiple rows per wg, wg_part_i indicates which row is being input</span>
<a name="l-34"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">lg_rows_per_wg_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                                <span class="n">wg_row_i</span>
<a name="l-35"></a>
<a name="l-36"></a>   <span class="c1">// requesting LCE and LRU way for the request</span>
<a name="l-37"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">lg_num_lce_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                                    <span class="n">lce_i</span>
<a name="l-38"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">lg_lce_assoc_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                                  <span class="n">lru_way_i</span>
<a name="l-39"></a>
<a name="l-40"></a>   <span class="p">,</span> <span class="k">output</span> <span class="k">logic</span>                                                 <span class="n">lru_v_o</span>
<a name="l-41"></a>   <span class="p">,</span> <span class="k">output</span> <span class="k">logic</span>                                                 <span class="n">lru_cached_excl_o</span>
<a name="l-42"></a>   <span class="p">,</span> <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="n">tag_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                               <span class="n">lru_tag_o</span>
<a name="l-43"></a>
<a name="l-44"></a>  <span class="p">);</span>
<a name="l-45"></a>
<a name="l-46"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-47"></a>    <span class="k">logic</span> <span class="p">[</span><span class="n">tag_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">tag</span><span class="p">;</span>
<a name="l-48"></a>    <span class="k">logic</span> <span class="p">[</span><span class="no">`bp_coh_bits</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">state</span><span class="p">;</span>
<a name="l-49"></a>  <span class="p">}</span> <span class="n">dir_entry_s</span><span class="p">;</span>
<a name="l-50"></a>
<a name="l-51"></a>  <span class="c1">// Directory RAM row cast</span>
<a name="l-52"></a>  <span class="n">dir_entry_s</span> <span class="p">[</span><span class="n">tag_sets_per_row_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">lce_assoc_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">row</span><span class="p">;</span>
<a name="l-53"></a>  <span class="k">assign</span> <span class="n">row</span> <span class="o">=</span> <span class="n">row_i</span><span class="p">;</span>
<a name="l-54"></a>
<a name="l-55"></a>  <span class="c1">// LRU information is valid if the input row is valid and...</span>
<a name="l-56"></a>  <span class="c1">// If only one row in directory per wg, then output is valid.</span>
<a name="l-57"></a>  <span class="c1">// If more than one row per wg, then the current row from directory must be the row that</span>
<a name="l-58"></a>  <span class="c1">// holds the tag set for the requesting lce (lce_i).</span>
<a name="l-59"></a>  <span class="k">assign</span> <span class="n">lru_v_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">row_v_i</span><span class="p">)</span> 
<a name="l-60"></a>                   <span class="o">?</span> <span class="p">(</span><span class="n">rows_per_wg_p</span> <span class="o">==</span> <span class="mh">1</span><span class="p">)</span>
<a name="l-61"></a>                     <span class="o">?</span> <span class="mh">1</span><span class="mb">&#39;b1</span>
<a name="l-62"></a>                     <span class="o">:</span> <span class="p">(</span><span class="n">lce_i</span><span class="p">[</span><span class="n">lce_wg_offset_lp</span><span class="o">+:</span><span class="n">lce_wg_bits_lp</span><span class="p">]</span> <span class="o">==</span> <span class="n">wg_row_i</span><span class="p">)</span>
<a name="l-63"></a>                       <span class="o">?</span> <span class="mh">1</span><span class="mb">&#39;b1</span>
<a name="l-64"></a>                       <span class="o">:</span> <span class="mh">1</span><span class="mb">&#39;b0</span>
<a name="l-65"></a>                   <span class="o">:</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-66"></a>
<a name="l-67"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">`bp_coh_bits</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">lru_coh_state</span><span class="p">;</span>
<a name="l-68"></a>  <span class="k">assign</span> <span class="n">lru_coh_state</span> <span class="o">=</span> <span class="p">(</span><span class="n">row_v_i</span><span class="p">)</span>
<a name="l-69"></a>                         <span class="o">?</span> <span class="n">row</span><span class="p">[</span><span class="n">lce_i</span><span class="p">[</span><span class="mh">0</span><span class="o">+:</span><span class="n">lg_tag_sets_per_row_lp</span><span class="p">]][</span><span class="n">lru_way_i</span><span class="p">].</span><span class="n">state</span>
<a name="l-70"></a>                         <span class="o">:</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-71"></a>  <span class="k">assign</span> <span class="n">lru_cached_excl_o</span> <span class="o">=</span> <span class="o">|</span><span class="n">lru_coh_state</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lru_coh_state</span><span class="p">[</span><span class="no">`bp_coh_shared_bit</span><span class="p">];</span>
<a name="l-72"></a>  <span class="k">assign</span> <span class="n">lru_tag_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">row_v_i</span><span class="p">)</span>
<a name="l-73"></a>                     <span class="o">?</span> <span class="n">row</span><span class="p">[</span><span class="n">lce_i</span><span class="p">[</span><span class="mh">0</span><span class="o">+:</span><span class="n">lg_tag_sets_per_row_lp</span><span class="p">]][</span><span class="n">lru_way_i</span><span class="p">].</span><span class="n">tag</span>
<a name="l-74"></a>                     <span class="o">:</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-75"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>