xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../XGK/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../XGK/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
ROM_SINE.v,verilog,xil_defaultlib,../../../../DDS.srcs/sources_1/ip/ROM_SINE/sim/ROM_SINE.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
