# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Phase3_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:52 on Dec 21,2023
# vcom -reportprogress 300 -2008 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vho 
# ** Error: (vcom-7) Failed to open design unit file "D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vho" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 13:22:52 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Phase3_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vho}"
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/simulation/modelsim/Phase3.vho
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:00 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/simulation/modelsim/Phase3.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity TopWiMax_wrapper
# -- Compiling architecture structure of TopWiMax_wrapper
# End time: 13:23:01 on Dec 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main/PLL_main_0002.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:11 on Dec 21,2023
# vlog -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main/PLL_main_0002.v 
# -- Compiling module PLL_main_0002
# 
# Top level modules:
# 	PLL_main_0002
# End time: 13:23:11 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main_sim/PLL_main.vho
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:13 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main_sim/PLL_main.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL_main
# -- Compiling architecture RTL of PLL_main
# End time: 13:23:13 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/RAMs/FEC_RAM_2PORTS.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:16 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/RAMs/FEC_RAM_2PORTS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity FEC_RAM_2PORTS
# -- Compiling architecture SYN of FEC_RAM_2PORTS
# End time: 13:23:16 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/RAMs/INTER_RAM_2port.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:17 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/RAMs/INTER_RAM_2port.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity INTER_RAM_2PORT
# -- Compiling architecture SYN of INTER_RAM_2PORT
# End time: 13:23:17 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:20 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity FEC
# -- Compiling architecture FEC_rtl of FEC
# End time: 13:23:20 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/INTER.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:20 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/INTER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity INTER
# -- Compiling architecture INTER_RTL of INTER
# End time: 13:23:20 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/MODU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:22 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/MODU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity MODU
# -- Compiling architecture MODU_rtl of MODU
# End time: 13:23:22 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:23 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PLL_main
# -- Compiling architecture rtl of PLL_main
# End time: 13:23:23 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:26 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PLL_main
# -- Compiling architecture rtl of PLL_main
# End time: 13:23:26 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/MODU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:28 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/MODU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity MODU
# -- Compiling architecture MODU_rtl of MODU
# End time: 13:23:28 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/randi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:29 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# -- Compiling architecture randi_rtl of randi
# End time: 13:23:29 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/randi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:30 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# -- Compiling architecture randi_rtl of randi
# End time: 13:23:30 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/Test_Pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:30 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/Test_Pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package Test_Pack
# -- Compiling package body Test_Pack
# -- Loading package Test_Pack
# End time: 13:23:30 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:33 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity TopWiMax_3
# -- Compiling architecture TopWiMax_RTL of TopWiMax_3
# End time: 13:23:33 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:34 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper
# -- Compiling architecture TopWiMax_wrapper_RTL of TopWiMax_wrapper
# End time: 13:23:34 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:36 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper_tb
# -- Compiling architecture TopWiMax_wrapper_tb_rtl of TopWiMax_wrapper_tb
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(44): near "<": syntax error
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(45): near "<": syntax error
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(46): near "<": syntax error
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(47): near "<": syntax error
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(159): VHDL Compiler exiting
# End time: 13:23:36 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# Modified modelsim.ini
# Error: Acs sdne.
# noLÆ K u mdl_mg 4HÂomdl_mg  5
  4Îlmg y2	t mdl_0Ê mdli.n_ok_no<¶lmdl_mg  9þa 8²l!aÂzH¦H
# 
#        Unable to replace existing ini file (modelsim.ini).  File can not be renamed.
# Modified modelsim.ini
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:48 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper_tb
# -- Compiling architecture TopWiMax_wrapper_tb_rtl of TopWiMax_wrapper_tb
# End time: 13:23:48 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_wrapper_tb
# vsim work.topwimax_wrapper_tb 
# Start time: 13:23:52 on Dec 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_wrapper_tb(topwimax_wrapper_tb_rtl)
# Loading work.topwimax_wrapper(topwimax_wrapper_rtl)
# Loading work.pll_main(rtl)
# Loading work.PLL_main_0002
# ** Error: (vsim-3033) D:/AUC/ASIC/Project/Phase3_Submission/PLL_main/PLL_main_0002.v(81): Instantiation of 'altera_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/pll1_wrap/pll_main_inst File: D:/AUC/ASIC/Project/Phase3_Submission/PLL_main/PLL_main_0002.v
#         Searched libraries:
#             D:/AUC/ASIC/Project/Phase3_Submission/simulation/modelsim/rtl_work
# Loading work.topwimax_3(topwimax_rtl)
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# Error loading design
# End time: 13:23:53 on Dec 21,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:59 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PLL_main
# -- Compiling architecture rtl of PLL_main
# End time: 13:23:59 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main_sim/PLL_main.vho
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:24:06 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main_sim/PLL_main.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL_main
# -- Compiling architecture RTL of PLL_main
# End time: 13:24:06 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_wrapper_tb
# vsim work.topwimax_wrapper_tb 
# Start time: 13:24:08 on Dec 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_wrapper_tb(topwimax_wrapper_tb_rtl)
# Loading work.topwimax_wrapper(topwimax_wrapper_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.topwimax_3(topwimax_rtl)
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 12050 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/clk_50 \
sim:/topwimax_wrapper_tb/reset \
sim:/topwimax_wrapper_tb/en \
sim:/topwimax_wrapper_tb/load \
sim:/topwimax_wrapper_tb/rand_led \
sim:/topwimax_wrapper_tb/fec_led \
sim:/topwimax_wrapper_tb/int_led \
sim:/topwimax_wrapper_tb/mod_led \
sim:/topwimax_wrapper_tb/rand_valid_alias_signal \
sim:/topwimax_wrapper_tb/fec_valid_alias_signal \
sim:/topwimax_wrapper_tb/int_valid_alias_signal \
sim:/topwimax_wrapper_tb/mod_valid_alias_signal
run 2 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:19 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper
# -- Compiling architecture TopWiMax_wrapper_RTL of TopWiMax_wrapper
# End time: 13:28:19 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:20 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper_tb
# -- Compiling architecture TopWiMax_wrapper_tb_rtl of TopWiMax_wrapper_tb
# End time: 13:28:20 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_wrapper_tb
# End time: 13:28:24 on Dec 21,2023, Elapsed time: 0:04:16
# Errors: 5, Warnings: 2
# vsim work.topwimax_wrapper_tb 
# Start time: 13:28:24 on Dec 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_wrapper_tb(topwimax_wrapper_tb_rtl)
# Loading work.topwimax_wrapper(topwimax_wrapper_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.topwimax_3(topwimax_rtl)
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 12112 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/clk_50 \
sim:/topwimax_wrapper_tb/reset \
sim:/topwimax_wrapper_tb/en \
sim:/topwimax_wrapper_tb/load \
sim:/topwimax_wrapper_tb/rand_led \
sim:/topwimax_wrapper_tb/fec_led \
sim:/topwimax_wrapper_tb/int_led \
sim:/topwimax_wrapper_tb/mod_led \
sim:/topwimax_wrapper_tb/rand_valid_alias_signal \
sim:/topwimax_wrapper_tb/fec_valid_alias_signal \
sim:/topwimax_wrapper_tb/int_valid_alias_signal \
sim:/topwimax_wrapper_tb/mod_valid_alias_signal


run 25 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Error: Randomizer test failed
#    Time: 111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Randomizer test failed
#    Time: 12191 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Randomizer test failed
#    Time: 24251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/MODU_Output1_Q
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/MODU_Output2_I
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/RANDI_Output_data_test_signal
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/FEC_output_data_test_signal
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/INTER_Output_data_test_signal
restart
run 50 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Error: Randomizer test failed
#    Time: 111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Randomizer test failed
#    Time: 12191 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Randomizer test failed
#    Time: 24251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/RANDI_Output_data_test_signal
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:00 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper_tb
# -- Compiling architecture TopWiMax_wrapper_tb_rtl of TopWiMax_wrapper_tb
# End time: 13:42:00 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:02 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper_tb
# -- Compiling architecture TopWiMax_wrapper_tb_rtl of TopWiMax_wrapper_tb
# End time: 13:42:02 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_wrapper_tb
# End time: 13:42:05 on Dec 21,2023, Elapsed time: 0:13:41
# Errors: 14, Warnings: 3
# vsim work.topwimax_wrapper_tb 
# Start time: 13:42:05 on Dec 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_wrapper_tb(topwimax_wrapper_tb_rtl)
# Loading work.topwimax_wrapper(topwimax_wrapper_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.topwimax_3(topwimax_rtl)
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 12113 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/clk_50 \
sim:/topwimax_wrapper_tb/reset \
sim:/topwimax_wrapper_tb/en \
sim:/topwimax_wrapper_tb/load \
sim:/topwimax_wrapper_tb/rand_led \
sim:/topwimax_wrapper_tb/fec_led \
sim:/topwimax_wrapper_tb/int_led \
sim:/topwimax_wrapper_tb/mod_led \
sim:/topwimax_wrapper_tb/rand_valid_alias_signal \
sim:/topwimax_wrapper_tb/fec_valid_alias_signal \
sim:/topwimax_wrapper_tb/int_valid_alias_signal \
sim:/topwimax_wrapper_tb/mod_valid_alias_signal
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/MODU_Output1_Q \
sim:/topwimax_wrapper_tb/Wimaxwrap/MODU_Output2_I
run 30 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Error: Randomizer test failed
#    Time: 111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Randomizer test failed
#    Time: 12171 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Randomizer test failed
#    Time: 24251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/RANDI_Output_data_test_signal
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/FEC_output_data_test_signal
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/INTER_Output_data_test_signal
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:56 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper
# -- Compiling architecture TopWiMax_wrapper_RTL of TopWiMax_wrapper
# End time: 13:47:56 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:57 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper_tb
# -- Compiling architecture TopWiMax_wrapper_tb_rtl of TopWiMax_wrapper_tb
# End time: 13:47:57 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_wrapper_tb
# End time: 13:48:03 on Dec 21,2023, Elapsed time: 0:05:58
# Errors: 7, Warnings: 2
# vsim work.topwimax_wrapper_tb 
# Start time: 13:48:03 on Dec 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_wrapper_tb(topwimax_wrapper_tb_rtl)
# Loading work.topwimax_wrapper(topwimax_wrapper_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.topwimax_3(topwimax_rtl)
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 12109 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/clk_50 \
sim:/topwimax_wrapper_tb/reset \
sim:/topwimax_wrapper_tb/en \
sim:/topwimax_wrapper_tb/load \
sim:/topwimax_wrapper_tb/rand_led \
sim:/topwimax_wrapper_tb/fec_led \
sim:/topwimax_wrapper_tb/int_led \
sim:/topwimax_wrapper_tb/mod_led \
sim:/topwimax_wrapper_tb/rand_valid_alias_signal \
sim:/topwimax_wrapper_tb/fec_valid_alias_signal \
sim:/topwimax_wrapper_tb/int_valid_alias_signal \
sim:/topwimax_wrapper_tb/mod_valid_alias_signal
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/RANDI_Output_data_test_signal \
sim:/topwimax_wrapper_tb/Wimaxwrap/FEC_output_data_test_signal \
sim:/topwimax_wrapper_tb/Wimaxwrap/INTER_Output_data_test_signal
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/MODU_Output1_Q \
sim:/topwimax_wrapper_tb/Wimaxwrap/MODU_Output2_I
run 30 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Error: Randomizer test failed
#    Time: 111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Randomizer test failed
#    Time: 12191 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Randomizer test failed
#    Time: 24251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/RANDI_Counter2
restart
run 300 ns
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Error: Randomizer test failed
#    Time: 111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
run 1000 ns
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/RANDI_Flag
restart
run 20 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Error: Randomizer test failed
#    Time: 111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Randomizer test failed
#    Time: 12191 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:51 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper
# -- Compiling architecture TopWiMax_wrapper_RTL of TopWiMax_wrapper
# End time: 13:58:51 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:52 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper_tb
# -- Compiling architecture TopWiMax_wrapper_tb_rtl of TopWiMax_wrapper_tb
# End time: 13:58:52 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_wrapper_tb
# End time: 13:58:54 on Dec 21,2023, Elapsed time: 0:10:51
# Errors: 18, Warnings: 4
# vsim work.topwimax_wrapper_tb 
# Start time: 13:58:54 on Dec 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_wrapper_tb(topwimax_wrapper_tb_rtl)
# Loading work.topwimax_wrapper(topwimax_wrapper_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.topwimax_3(topwimax_rtl)
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 12109 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/clk_50 \
sim:/topwimax_wrapper_tb/reset \
sim:/topwimax_wrapper_tb/en \
sim:/topwimax_wrapper_tb/load \
sim:/topwimax_wrapper_tb/rand_led \
sim:/topwimax_wrapper_tb/fec_led \
sim:/topwimax_wrapper_tb/int_led \
sim:/topwimax_wrapper_tb/mod_led \
sim:/topwimax_wrapper_tb/rand_valid_alias_signal \
sim:/topwimax_wrapper_tb/fec_valid_alias_signal \
sim:/topwimax_wrapper_tb/int_valid_alias_signal \
sim:/topwimax_wrapper_tb/mod_valid_alias_signal
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/RANDI_Counter2
run 1000 ns
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Error: Randomizer test failed
#    Time: 111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
run 1000 ns
run 10 us
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:58 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper
# -- Compiling architecture TopWiMax_wrapper_RTL of TopWiMax_wrapper
# End time: 13:59:58 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:59 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper_tb
# -- Compiling architecture TopWiMax_wrapper_tb_rtl of TopWiMax_wrapper_tb
# End time: 13:59:59 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_wrapper_tb
# End time: 14:00:02 on Dec 21,2023, Elapsed time: 0:01:08
# Errors: 5, Warnings: 2
# vsim work.topwimax_wrapper_tb 
# Start time: 14:00:02 on Dec 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_wrapper_tb(topwimax_wrapper_tb_rtl)
# Loading work.topwimax_wrapper(topwimax_wrapper_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.topwimax_3(topwimax_rtl)
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 12109 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/clk_50 \
sim:/topwimax_wrapper_tb/reset \
sim:/topwimax_wrapper_tb/en \
sim:/topwimax_wrapper_tb/load \
sim:/topwimax_wrapper_tb/rand_led \
sim:/topwimax_wrapper_tb/fec_led \
sim:/topwimax_wrapper_tb/int_led \
sim:/topwimax_wrapper_tb/mod_led \
sim:/topwimax_wrapper_tb/rand_valid_alias_signal \
sim:/topwimax_wrapper_tb/fec_valid_alias_signal \
sim:/topwimax_wrapper_tb/int_valid_alias_signal \
sim:/topwimax_wrapper_tb/mod_valid_alias_signal
run 100 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Error: Randomizer test failed
#    Time: 111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 4051 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 4171 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 4391 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 4691 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 4851 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 5111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 5251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 5471 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 5831 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 5891 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 6311 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 6491 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 6631 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 6691 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 7031 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 7091 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 7251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 7351 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 7511 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 7591 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 7731 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 7811 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 7911 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 8351 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 8611 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 8731 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 8851 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 8911 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 9151 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 9311 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 9431 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 9511 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 9711 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 9771 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 9831 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 10091 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 10211 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 10311 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 10451 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 10611 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 10711 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 11231 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 11591 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 11691 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 11791 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 11891 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 11991 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Randomizer test failed
#    Time: 12191 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 16131 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 16251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 16471 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 16771 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 16931 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 17191 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 17331 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 17551 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 17911 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 17971 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 18391 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 18571 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 18711 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 18771 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 19111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 19171 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 19331 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 19431 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 19591 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 19671 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 19811 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 19891 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 19991 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 20431 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 20691 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 20811 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 20931 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 20991 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 21231 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 21391 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 21511 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 21591 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 21791 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 21851 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 21911 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 22171 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 22291 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 22391 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 22531 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 22691 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 22791 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 23311 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 23671 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 23771 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 23871 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 23971 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 24071 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Randomizer test failed
#    Time: 24251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 28191 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 28311 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 28531 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 28831 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 28991 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 29251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 29391 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 29611 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 29971 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 30031 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 30451 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 30631 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 30771 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 30831 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 31171 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 31231 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 31391 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 31491 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 31651 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 31731 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 31871 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 31951 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 32051 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 32491 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 32751 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 32871 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 32991 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 33051 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 33291 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 33451 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 33571 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 33651 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 33851 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 33911 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 33971 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 34231 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 34351 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 34451 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 34591 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 34751 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 34851 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 35371 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 35731 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 35831 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 35931 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 36031 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 36131 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 36331 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 36511 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 36671 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 36931 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 37071 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 37291 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 37651 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 37711 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 38131 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 38311 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 38451 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 38511 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 38851 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 38911 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 39071 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 39171 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 39331 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 39411 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 39551 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 39631 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 39731 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 40171 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 40431 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 40551 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 40671 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 40731 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 40971 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 41131 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 41251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 41331 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 41531 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 41591 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 41651 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 41911 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 42031 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 42131 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 42271 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 42431 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 42531 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 43051 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 43411 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 43511 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 43611 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 43711 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 43811 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 44011 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 44191 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 44351 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 44611 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 44751 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 44971 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 45331 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 45391 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 45811 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 45991 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 46131 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 46191 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 46531 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 46591 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 46751 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 46851 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 47011 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 47091 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 47231 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 47311 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 47411 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 47851 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 48111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 48231 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 48351 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 48411 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 48651 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 48811 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 48931 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 49011 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 49211 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 49271 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 49331 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 49591 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 49711 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 49811 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 49951 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 50111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 50211 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 50731 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 51091 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 51191 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 51291 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 51391 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 51491 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 51691 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 51871 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 52031 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 52291 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 52431 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 52651 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 53011 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 53071 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 53491 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 53671 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 53811 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 53871 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 54211 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 54271 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 54431 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 54531 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 54691 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 54771 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 54911 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 54991 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 55091 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 55531 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 55791 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 55911 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 56031 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 56091 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 56331 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 56491 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 56611 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 56691 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 56891 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 56951 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 57011 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 57271 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 57391 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 57491 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 57631 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 57791 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 57891 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 58411 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 58771 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 58871 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 58971 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 59071 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 59171 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 59371 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 59551 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 59711 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 59971 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 60111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 60331 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 60691 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 60751 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 61171 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 61351 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 61491 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 61551 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 61891 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 61951 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 62111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 62211 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 62371 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 62451 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 62591 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 62671 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 62771 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 63211 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 63471 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 63591 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 63711 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 63771 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 64011 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 64171 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 64291 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 64371 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 64571 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 64631 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 64691 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 64951 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 65071 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 65171 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 65311 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 65471 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 65571 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 66091 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 66451 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 66551 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 66651 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 66751 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 66851 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 67051 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 67231 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 67391 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 67651 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 67791 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 68011 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 68371 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 68431 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 68851 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 69031 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 69171 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 69231 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 69571 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 69631 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 69791 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 69891 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 70051 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 70131 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 70271 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 70351 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 70451 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 70891 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 71151 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 71271 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 71391 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 71451 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 71691 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 71851 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 71971 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 72051 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 72251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 72311 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 72371 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 72631 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 72751 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 72851 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 72991 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 73151 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 73251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 73771 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 74131 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 74231 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 74331 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 74431 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 74531 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 74731 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 74911 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 75071 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 75331 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 75471 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 75691 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 76051 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 76111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 76531 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 76711 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 76851 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 76911 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 77251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 77311 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 77471 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 77571 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 77731 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 77811 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 77951 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 78031 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 78131 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 78571 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 78831 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 78951 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 79071 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 79131 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 79371 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 79531 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 79651 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 79731 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 79931 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 79991 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 80051 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 80311 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 80431 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 80531 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 80671 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 80831 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 80931 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 81451 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 81811 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 81911 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 82011 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 82111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 82211 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 82411 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 82591 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 82751 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 83011 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 83151 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 83371 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 83731 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 83791 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 84211 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 84391 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 84531 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 84591 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 84931 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 84991 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 85151 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 85251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 85411 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 85491 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 85631 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 85711 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 85811 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 86251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 86511 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 86631 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 86751 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 86811 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 87051 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 87211 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 87331 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 87411 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 87611 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 87671 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 87731 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 87991 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 88111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 88211 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 88351 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 88511 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 88611 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 89131 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 89491 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 89591 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 89691 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 89791 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 89891 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 90091 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 90271 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 90431 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 90691 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 90831 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 91051 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 91411 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 91471 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 91891 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 92071 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 92211 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 92271 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 92611 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 92671 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 92831 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 92931 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 93091 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 93171 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 93311 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 93391 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 93491 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 93931 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 94191 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 94311 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 94431 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 94491 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 94731 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 94891 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 95011 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 95091 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 95291 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 95351 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 95411 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 95671 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 95791 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 95891 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 96031 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 96191 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 96291 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 96811 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 97171 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 97271 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 97371 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 97471 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 97571 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 97771 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 97951 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 98111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 98371 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 98511 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 98731 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 99091 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 99151 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 99571 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 99751 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 99891 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 99951 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
vcom -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd D:/AUC/ASIC/Project/Phase3_Submission/simulation/modelsim/Phase3.vho
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:11 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd D:/AUC/ASIC/Project/Phase3_Submission/simulation/modelsim/Phase3.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper
# -- Compiling architecture TopWiMax_wrapper_RTL of TopWiMax_wrapper
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity TopWiMax_wrapper
# -- Compiling architecture structure of TopWiMax_wrapper
# End time: 14:01:11 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:12 on Dec 21,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper_tb
# -- Compiling architecture TopWiMax_wrapper_tb_rtl of TopWiMax_wrapper_tb
# End time: 14:01:13 on Dec 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.topwimax_wrapper_tb
# End time: 14:01:25 on Dec 21,2023, Elapsed time: 0:01:23
# Errors: 520, Warnings: 2
# vsim work.topwimax_wrapper_tb 
# Start time: 14:01:25 on Dec 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_wrapper_tb(topwimax_wrapper_tb_rtl)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.topwimax_wrapper(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_pll_refclk_select(behavior)
# Loading cyclonev.cyclonev_fractional_pll(behavior)
# End time: 14:01:29 on Dec 21,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
