.include "macros.inc"

.section .text1, "ax"  # 0x80006A00 - 0x80406260
.global GetTRKConnected
GetTRKConnected:
/* 80017774 000135B4  80 6D E3 44 */	lwz r3, IsTRKConnected-_SDA_BASE_(r13)
/* 80017778 000135B8  4E 80 00 20 */	blr 

.global TRK_DoConnect
TRK_DoConnect:
/* 8001777C 000135BC  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 80017780 000135C0  7C 08 02 A6 */	mflr r0
/* 80017784 000135C4  38 80 00 00 */	li r4, 0
/* 80017788 000135C8  38 A0 00 40 */	li r5, 0x40
/* 8001778C 000135CC  90 01 00 54 */	stw r0, 0x54(r1)
/* 80017790 000135D0  38 00 00 01 */	li r0, 1
/* 80017794 000135D4  38 61 00 08 */	addi r3, r1, 8
/* 80017798 000135D8  90 0D E3 44 */	stw r0, IsTRKConnected-_SDA_BASE_(r13)
/* 8001779C 000135DC  4B FF E0 31 */	bl TRK_memset
/* 800177A0 000135E0  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 800177A4 000135E4  38 00 00 80 */	li r0, 0x80
/* 800177A8 000135E8  38 80 00 40 */	li r4, 0x40
/* 800177AC 000135EC  38 A0 00 00 */	li r5, 0
/* 800177B0 000135F0  38 C3 00 01 */	addi r6, r3, 1
/* 800177B4 000135F4  98 01 00 0C */	stb r0, 0xc(r1)
/* 800177B8 000135F8  38 06 00 01 */	addi r0, r6, 1
/* 800177BC 000135FC  38 61 00 08 */	addi r3, r1, 8
/* 800177C0 00013600  90 81 00 08 */	stw r4, 8(r1)
/* 800177C4 00013604  38 80 00 40 */	li r4, 0x40
/* 800177C8 00013608  98 A1 00 10 */	stb r5, 0x10(r1)
/* 800177CC 0001360C  90 C1 00 14 */	stw r6, 0x14(r1)
/* 800177D0 00013610  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 800177D4 00013614  4B FF E8 2D */	bl TRK_WriteUARTN
/* 800177D8 00013618  80 01 00 54 */	lwz r0, 0x54(r1)
/* 800177DC 0001361C  38 60 00 00 */	li r3, 0
/* 800177E0 00013620  7C 08 03 A6 */	mtlr r0
/* 800177E4 00013624  38 21 00 50 */	addi r1, r1, 0x50
/* 800177E8 00013628  4E 80 00 20 */	blr 

.global TRKDoDisconnect
TRKDoDisconnect:
/* 800177EC 0001362C  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 800177F0 00013630  7C 08 02 A6 */	mflr r0
/* 800177F4 00013634  38 80 00 00 */	li r4, 0
/* 800177F8 00013638  38 A0 00 40 */	li r5, 0x40
/* 800177FC 0001363C  90 01 00 64 */	stw r0, 0x64(r1)
/* 80017800 00013640  38 61 00 18 */	addi r3, r1, 0x18
/* 80017804 00013644  93 E1 00 5C */	stw r31, 0x5c(r1)
/* 80017808 00013648  3B E0 00 00 */	li r31, 0
/* 8001780C 0001364C  93 ED E3 44 */	stw r31, IsTRKConnected-_SDA_BASE_(r13)
/* 80017810 00013650  4B FF DF BD */	bl TRK_memset
/* 80017814 00013654  80 8D E3 40 */	lwz r4, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017818 00013658  38 00 00 80 */	li r0, 0x80
/* 8001781C 0001365C  38 60 00 40 */	li r3, 0x40
/* 80017820 00013660  90 61 00 18 */	stw r3, 0x18(r1)
/* 80017824 00013664  38 A4 00 01 */	addi r5, r4, 1
/* 80017828 00013668  38 80 00 40 */	li r4, 0x40
/* 8001782C 0001366C  98 01 00 1C */	stb r0, 0x1c(r1)
/* 80017830 00013670  38 05 00 01 */	addi r0, r5, 1
/* 80017834 00013674  38 61 00 18 */	addi r3, r1, 0x18
/* 80017838 00013678  9B E1 00 20 */	stb r31, 0x20(r1)
/* 8001783C 0001367C  90 A1 00 24 */	stw r5, 0x24(r1)
/* 80017840 00013680  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017844 00013684  4B FF E7 BD */	bl TRK_WriteUARTN
/* 80017848 00013688  38 61 00 08 */	addi r3, r1, 8
/* 8001784C 0001368C  38 80 00 01 */	li r4, 1
/* 80017850 00013690  4B FF EA 8D */	bl TRKConstructEvent
/* 80017854 00013694  38 61 00 08 */	addi r3, r1, 8
/* 80017858 00013698  4B FF E9 B9 */	bl TRKPostEvent
/* 8001785C 0001369C  83 E1 00 5C */	lwz r31, 0x5c(r1)
/* 80017860 000136A0  38 60 00 00 */	li r3, 0
/* 80017864 000136A4  80 01 00 64 */	lwz r0, 0x64(r1)
/* 80017868 000136A8  7C 08 03 A6 */	mtlr r0
/* 8001786C 000136AC  38 21 00 60 */	addi r1, r1, 0x60
/* 80017870 000136B0  4E 80 00 20 */	blr 

.global TRKDoReset
TRKDoReset:
/* 80017874 000136B4  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 80017878 000136B8  7C 08 02 A6 */	mflr r0
/* 8001787C 000136BC  38 80 00 00 */	li r4, 0
/* 80017880 000136C0  38 A0 00 40 */	li r5, 0x40
/* 80017884 000136C4  90 01 00 54 */	stw r0, 0x54(r1)
/* 80017888 000136C8  38 61 00 08 */	addi r3, r1, 8
/* 8001788C 000136CC  4B FF DF 41 */	bl TRK_memset
/* 80017890 000136D0  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017894 000136D4  38 00 00 80 */	li r0, 0x80
/* 80017898 000136D8  38 80 00 40 */	li r4, 0x40
/* 8001789C 000136DC  38 A0 00 00 */	li r5, 0
/* 800178A0 000136E0  38 C3 00 01 */	addi r6, r3, 1
/* 800178A4 000136E4  98 01 00 0C */	stb r0, 0xc(r1)
/* 800178A8 000136E8  38 06 00 01 */	addi r0, r6, 1
/* 800178AC 000136EC  38 61 00 08 */	addi r3, r1, 8
/* 800178B0 000136F0  90 81 00 08 */	stw r4, 8(r1)
/* 800178B4 000136F4  38 80 00 40 */	li r4, 0x40
/* 800178B8 000136F8  98 A1 00 10 */	stb r5, 0x10(r1)
/* 800178BC 000136FC  90 C1 00 14 */	stw r6, 0x14(r1)
/* 800178C0 00013700  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 800178C4 00013704  4B FF E7 3D */	bl TRK_WriteUARTN
/* 800178C8 00013708  4B FF E4 61 */	bl __TRKreset
/* 800178CC 0001370C  80 01 00 54 */	lwz r0, 0x54(r1)
/* 800178D0 00013710  38 60 00 00 */	li r3, 0
/* 800178D4 00013714  7C 08 03 A6 */	mtlr r0
/* 800178D8 00013718  38 21 00 50 */	addi r1, r1, 0x50
/* 800178DC 0001371C  4E 80 00 20 */	blr 

.global TRKDoOverride
TRKDoOverride:
/* 800178E0 00013720  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 800178E4 00013724  7C 08 02 A6 */	mflr r0
/* 800178E8 00013728  38 80 00 00 */	li r4, 0
/* 800178EC 0001372C  38 A0 00 40 */	li r5, 0x40
/* 800178F0 00013730  90 01 00 54 */	stw r0, 0x54(r1)
/* 800178F4 00013734  38 61 00 08 */	addi r3, r1, 8
/* 800178F8 00013738  4B FF DE D5 */	bl TRK_memset
/* 800178FC 0001373C  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017900 00013740  38 00 00 80 */	li r0, 0x80
/* 80017904 00013744  38 80 00 40 */	li r4, 0x40
/* 80017908 00013748  38 A0 00 00 */	li r5, 0
/* 8001790C 0001374C  38 C3 00 01 */	addi r6, r3, 1
/* 80017910 00013750  98 01 00 0C */	stb r0, 0xc(r1)
/* 80017914 00013754  38 06 00 01 */	addi r0, r6, 1
/* 80017918 00013758  38 61 00 08 */	addi r3, r1, 8
/* 8001791C 0001375C  90 81 00 08 */	stw r4, 8(r1)
/* 80017920 00013760  38 80 00 40 */	li r4, 0x40
/* 80017924 00013764  98 A1 00 10 */	stb r5, 0x10(r1)
/* 80017928 00013768  90 C1 00 14 */	stw r6, 0x14(r1)
/* 8001792C 0001376C  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017930 00013770  4B FF E6 D1 */	bl TRK_WriteUARTN
/* 80017934 00013774  4B FF E2 79 */	bl __TRK_copy_vectors
/* 80017938 00013778  80 01 00 54 */	lwz r0, 0x54(r1)
/* 8001793C 0001377C  38 60 00 00 */	li r3, 0
/* 80017940 00013780  7C 08 03 A6 */	mtlr r0
/* 80017944 00013784  38 21 00 50 */	addi r1, r1, 0x50
/* 80017948 00013788  4E 80 00 20 */	blr 

.global TRKDoReadMemory
TRKDoReadMemory:
/* 8001794C 0001378C  54 2B 06 FE */	clrlwi r11, r1, 0x1b
/* 80017950 00013790  7C 2C 0B 78 */	mr r12, r1
/* 80017954 00013794  21 6B F6 C0 */	subfic r11, r11, -2368
/* 80017958 00013798  7C 21 59 6E */	stwux r1, r1, r11
/* 8001795C 0001379C  7C 08 02 A6 */	mflr r0
/* 80017960 000137A0  90 0C 00 04 */	stw r0, 4(r12)
/* 80017964 000137A4  93 EC FF FC */	stw r31, -4(r12)
/* 80017968 000137A8  3B E0 00 00 */	li r31, 0
/* 8001796C 000137AC  93 CC FF F8 */	stw r30, -8(r12)
/* 80017970 000137B0  93 AC FF F4 */	stw r29, -0xc(r12)
/* 80017974 000137B4  93 8C FF F0 */	stw r28, -0x10(r12)
/* 80017978 000137B8  7C 7C 1B 78 */	mr r28, r3
/* 8001797C 000137BC  8B C3 00 14 */	lbz r30, 0x14(r3)
/* 80017980 000137C0  83 A3 00 1C */	lwz r29, 0x1c(r3)
/* 80017984 000137C4  57 C0 07 BD */	rlwinm. r0, r30, 0, 0x1e, 0x1e
/* 80017988 000137C8  A0 63 00 18 */	lhz r3, 0x18(r3)
/* 8001798C 000137CC  41 82 00 54 */	beq lbl_800179E0
/* 80017990 000137D0  38 61 00 68 */	addi r3, r1, 0x68
/* 80017994 000137D4  38 80 00 00 */	li r4, 0
/* 80017998 000137D8  38 A0 00 40 */	li r5, 0x40
/* 8001799C 000137DC  4B FF DE 31 */	bl TRK_memset
/* 800179A0 000137E0  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 800179A4 000137E4  38 00 00 80 */	li r0, 0x80
/* 800179A8 000137E8  38 80 00 40 */	li r4, 0x40
/* 800179AC 000137EC  38 A0 00 12 */	li r5, 0x12
/* 800179B0 000137F0  38 C3 00 01 */	addi r6, r3, 1
/* 800179B4 000137F4  98 01 00 6C */	stb r0, 0x6c(r1)
/* 800179B8 000137F8  38 06 00 01 */	addi r0, r6, 1
/* 800179BC 000137FC  38 61 00 68 */	addi r3, r1, 0x68
/* 800179C0 00013800  90 81 00 68 */	stw r4, 0x68(r1)
/* 800179C4 00013804  38 80 00 40 */	li r4, 0x40
/* 800179C8 00013808  98 A1 00 70 */	stb r5, 0x70(r1)
/* 800179CC 0001380C  90 C1 00 74 */	stw r6, 0x74(r1)
/* 800179D0 00013810  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 800179D4 00013814  4B FF E6 2D */	bl TRK_WriteUARTN
/* 800179D8 00013818  38 60 00 00 */	li r3, 0
/* 800179DC 0001381C  48 00 01 80 */	b lbl_80017B5C
lbl_800179E0:
/* 800179E0 00013820  2C 1F 00 00 */	cmpwi r31, 0
/* 800179E4 00013824  40 82 00 CC */	bne lbl_80017AB0
/* 800179E8 00013828  57 C0 07 39 */	rlwinm. r0, r30, 0, 0x1c, 0x1c
/* 800179EC 0001382C  90 61 00 20 */	stw r3, 0x20(r1)
/* 800179F0 00013830  41 82 00 0C */	beq lbl_800179FC
/* 800179F4 00013834  38 C0 00 00 */	li r6, 0
/* 800179F8 00013838  48 00 00 08 */	b lbl_80017A00
lbl_800179FC:
/* 800179FC 0001383C  38 C0 00 01 */	li r6, 1
lbl_80017A00:
/* 80017A00 00013840  7F A4 EB 78 */	mr r4, r29
/* 80017A04 00013844  38 61 01 00 */	addi r3, r1, 0x100
/* 80017A08 00013848  38 A1 00 20 */	addi r5, r1, 0x20
/* 80017A0C 0001384C  38 E0 00 01 */	li r7, 1
/* 80017A10 00013850  48 00 10 39 */	bl TRKTargetAccessMemory
/* 80017A14 00013854  7C 7F 1B 78 */	mr r31, r3
/* 80017A18 00013858  7F 83 E3 78 */	mr r3, r28
/* 80017A1C 0001385C  38 80 00 00 */	li r4, 0
/* 80017A20 00013860  4B FF F6 51 */	bl TRKResetBuffer
/* 80017A24 00013864  2C 1F 00 00 */	cmpwi r31, 0
/* 80017A28 00013868  40 82 00 88 */	bne lbl_80017AB0
/* 80017A2C 0001386C  38 61 00 A8 */	addi r3, r1, 0xa8
/* 80017A30 00013870  38 80 00 00 */	li r4, 0
/* 80017A34 00013874  38 A0 00 40 */	li r5, 0x40
/* 80017A38 00013878  4B FF DD 95 */	bl TRK_memset
/* 80017A3C 0001387C  80 CD E3 40 */	lwz r6, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017A40 00013880  38 E0 00 80 */	li r7, 0x80
/* 80017A44 00013884  80 81 00 20 */	lwz r4, 0x20(r1)
/* 80017A48 00013888  7F 83 E3 78 */	mr r3, r28
/* 80017A4C 0001388C  38 06 00 01 */	addi r0, r6, 1
/* 80017A50 00013890  9B E1 00 B0 */	stb r31, 0xb0(r1)
/* 80017A54 00013894  38 A4 00 40 */	addi r5, r4, 0x40
/* 80017A58 00013898  38 81 00 A8 */	addi r4, r1, 0xa8
/* 80017A5C 0001389C  90 A1 00 A8 */	stw r5, 0xa8(r1)
/* 80017A60 000138A0  38 A0 00 40 */	li r5, 0x40
/* 80017A64 000138A4  98 E1 00 AC */	stb r7, 0xac(r1)
/* 80017A68 000138A8  90 C1 00 B4 */	stw r6, 0xb4(r1)
/* 80017A6C 000138AC  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017A70 000138B0  4B FF F6 59 */	bl TRK_AppendBuffer
/* 80017A74 000138B4  57 C0 06 73 */	rlwinm. r0, r30, 0, 0x19, 0x19
/* 80017A78 000138B8  41 82 00 24 */	beq lbl_80017A9C
/* 80017A7C 000138BC  57 A0 06 FE */	clrlwi r0, r29, 0x1b
/* 80017A80 000138C0  38 81 01 00 */	addi r4, r1, 0x100
/* 80017A84 000138C4  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 80017A88 000138C8  7F 83 E3 78 */	mr r3, r28
/* 80017A8C 000138CC  7C 84 02 14 */	add r4, r4, r0
/* 80017A90 000138D0  4B FF F6 39 */	bl TRK_AppendBuffer
/* 80017A94 000138D4  7C 7F 1B 78 */	mr r31, r3
/* 80017A98 000138D8  48 00 00 18 */	b lbl_80017AB0
lbl_80017A9C:
/* 80017A9C 000138DC  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 80017AA0 000138E0  7F 83 E3 78 */	mr r3, r28
/* 80017AA4 000138E4  38 81 01 00 */	addi r4, r1, 0x100
/* 80017AA8 000138E8  4B FF F6 21 */	bl TRK_AppendBuffer
/* 80017AAC 000138EC  7C 7F 1B 78 */	mr r31, r3
lbl_80017AB0:
/* 80017AB0 000138F0  2C 1F 00 00 */	cmpwi r31, 0
/* 80017AB4 000138F4  41 82 00 A0 */	beq lbl_80017B54
/* 80017AB8 000138F8  38 1F F9 00 */	addi r0, r31, -1792
/* 80017ABC 000138FC  28 00 00 06 */	cmplwi r0, 6
/* 80017AC0 00013900  41 81 00 44 */	bgt lbl_80017B04
/* 80017AC4 00013904  3C 60 80 42 */	lis r3, $$2781@ha
/* 80017AC8 00013908  54 00 10 3A */	slwi r0, r0, 2
/* 80017ACC 0001390C  38 63 1D 28 */	addi r3, r3, $$2781@l
/* 80017AD0 00013910  7C 63 00 2E */	lwzx r3, r3, r0
/* 80017AD4 00013914  7C 69 03 A6 */	mtctr r3
/* 80017AD8 00013918  4E 80 04 20 */	bctr 
/* 80017ADC 0001391C  3B E0 00 15 */	li r31, 0x15
/* 80017AE0 00013920  48 00 00 28 */	b lbl_80017B08
/* 80017AE4 00013924  3B E0 00 13 */	li r31, 0x13
/* 80017AE8 00013928  48 00 00 20 */	b lbl_80017B08
/* 80017AEC 0001392C  3B E0 00 21 */	li r31, 0x21
/* 80017AF0 00013930  48 00 00 18 */	b lbl_80017B08
/* 80017AF4 00013934  3B E0 00 22 */	li r31, 0x22
/* 80017AF8 00013938  48 00 00 10 */	b lbl_80017B08
/* 80017AFC 0001393C  3B E0 00 20 */	li r31, 0x20
/* 80017B00 00013940  48 00 00 08 */	b lbl_80017B08
lbl_80017B04:
/* 80017B04 00013944  3B E0 00 03 */	li r31, 3
lbl_80017B08:
/* 80017B08 00013948  38 61 00 28 */	addi r3, r1, 0x28
/* 80017B0C 0001394C  38 80 00 00 */	li r4, 0
/* 80017B10 00013950  38 A0 00 40 */	li r5, 0x40
/* 80017B14 00013954  4B FF DC B9 */	bl TRK_memset
/* 80017B18 00013958  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017B1C 0001395C  38 00 00 80 */	li r0, 0x80
/* 80017B20 00013960  38 80 00 40 */	li r4, 0x40
/* 80017B24 00013964  90 81 00 28 */	stw r4, 0x28(r1)
/* 80017B28 00013968  38 A3 00 01 */	addi r5, r3, 1
/* 80017B2C 0001396C  38 61 00 28 */	addi r3, r1, 0x28
/* 80017B30 00013970  98 01 00 2C */	stb r0, 0x2c(r1)
/* 80017B34 00013974  38 05 00 01 */	addi r0, r5, 1
/* 80017B38 00013978  38 80 00 40 */	li r4, 0x40
/* 80017B3C 0001397C  9B E1 00 30 */	stb r31, 0x30(r1)
/* 80017B40 00013980  90 A1 00 34 */	stw r5, 0x34(r1)
/* 80017B44 00013984  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017B48 00013988  4B FF E4 B9 */	bl TRK_WriteUARTN
/* 80017B4C 0001398C  38 60 00 00 */	li r3, 0
/* 80017B50 00013990  48 00 00 0C */	b lbl_80017B5C
lbl_80017B54:
/* 80017B54 00013994  7F 83 E3 78 */	mr r3, r28
/* 80017B58 00013998  4B FF F3 AD */	bl TRK_MessageSend
lbl_80017B5C:
/* 80017B5C 0001399C  81 41 00 00 */	lwz r10, 0(r1)
/* 80017B60 000139A0  80 0A 00 04 */	lwz r0, 4(r10)
/* 80017B64 000139A4  83 EA FF FC */	lwz r31, -4(r10)
/* 80017B68 000139A8  83 CA FF F8 */	lwz r30, -8(r10)
/* 80017B6C 000139AC  83 AA FF F4 */	lwz r29, -0xc(r10)
/* 80017B70 000139B0  83 8A FF F0 */	lwz r28, -0x10(r10)
/* 80017B74 000139B4  7C 08 03 A6 */	mtlr r0
/* 80017B78 000139B8  7D 41 53 78 */	mr r1, r10
/* 80017B7C 000139BC  4E 80 00 20 */	blr 

.global TRKDoWriteMemory
TRKDoWriteMemory:
/* 80017B80 000139C0  54 2B 06 FE */	clrlwi r11, r1, 0x1b
/* 80017B84 000139C4  7C 2C 0B 78 */	mr r12, r1
/* 80017B88 000139C8  21 6B F6 C0 */	subfic r11, r11, -2368
/* 80017B8C 000139CC  7C 21 59 6E */	stwux r1, r1, r11
/* 80017B90 000139D0  7C 08 02 A6 */	mflr r0
/* 80017B94 000139D4  90 0C 00 04 */	stw r0, 4(r12)
/* 80017B98 000139D8  93 EC FF FC */	stw r31, -4(r12)
/* 80017B9C 000139DC  3B E0 00 00 */	li r31, 0
/* 80017BA0 000139E0  93 CC FF F8 */	stw r30, -8(r12)
/* 80017BA4 000139E4  93 AC FF F4 */	stw r29, -0xc(r12)
/* 80017BA8 000139E8  93 8C FF F0 */	stw r28, -0x10(r12)
/* 80017BAC 000139EC  7C 7C 1B 78 */	mr r28, r3
/* 80017BB0 000139F0  8B C3 00 14 */	lbz r30, 0x14(r3)
/* 80017BB4 000139F4  83 A3 00 1C */	lwz r29, 0x1c(r3)
/* 80017BB8 000139F8  57 C0 07 BD */	rlwinm. r0, r30, 0, 0x1e, 0x1e
/* 80017BBC 000139FC  A0 03 00 18 */	lhz r0, 0x18(r3)
/* 80017BC0 00013A00  41 82 00 54 */	beq lbl_80017C14
/* 80017BC4 00013A04  38 61 00 68 */	addi r3, r1, 0x68
/* 80017BC8 00013A08  38 80 00 00 */	li r4, 0
/* 80017BCC 00013A0C  38 A0 00 40 */	li r5, 0x40
/* 80017BD0 00013A10  4B FF DB FD */	bl TRK_memset
/* 80017BD4 00013A14  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017BD8 00013A18  38 00 00 80 */	li r0, 0x80
/* 80017BDC 00013A1C  38 80 00 40 */	li r4, 0x40
/* 80017BE0 00013A20  38 A0 00 12 */	li r5, 0x12
/* 80017BE4 00013A24  38 C3 00 01 */	addi r6, r3, 1
/* 80017BE8 00013A28  98 01 00 6C */	stb r0, 0x6c(r1)
/* 80017BEC 00013A2C  38 06 00 01 */	addi r0, r6, 1
/* 80017BF0 00013A30  38 61 00 68 */	addi r3, r1, 0x68
/* 80017BF4 00013A34  90 81 00 68 */	stw r4, 0x68(r1)
/* 80017BF8 00013A38  38 80 00 40 */	li r4, 0x40
/* 80017BFC 00013A3C  98 A1 00 70 */	stb r5, 0x70(r1)
/* 80017C00 00013A40  90 C1 00 74 */	stw r6, 0x74(r1)
/* 80017C04 00013A44  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017C08 00013A48  4B FF E3 F9 */	bl TRK_WriteUARTN
/* 80017C0C 00013A4C  38 60 00 00 */	li r3, 0
/* 80017C10 00013A50  48 00 01 5C */	b lbl_80017D6C
lbl_80017C14:
/* 80017C14 00013A54  2C 1F 00 00 */	cmpwi r31, 0
/* 80017C18 00013A58  40 82 00 A8 */	bne lbl_80017CC0
/* 80017C1C 00013A5C  90 01 00 20 */	stw r0, 0x20(r1)
/* 80017C20 00013A60  38 80 00 40 */	li r4, 0x40
/* 80017C24 00013A64  4B FF F4 75 */	bl TRK_SetBufferPosition
/* 80017C28 00013A68  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 80017C2C 00013A6C  7F 83 E3 78 */	mr r3, r28
/* 80017C30 00013A70  38 81 01 00 */	addi r4, r1, 0x100
/* 80017C34 00013A74  4B FF F5 39 */	bl TRK_ReadBuffer
/* 80017C38 00013A78  57 C0 07 39 */	rlwinm. r0, r30, 0, 0x1c, 0x1c
/* 80017C3C 00013A7C  41 82 00 0C */	beq lbl_80017C48
/* 80017C40 00013A80  38 C0 00 00 */	li r6, 0
/* 80017C44 00013A84  48 00 00 08 */	b lbl_80017C4C
lbl_80017C48:
/* 80017C48 00013A88  38 C0 00 01 */	li r6, 1
lbl_80017C4C:
/* 80017C4C 00013A8C  7F A4 EB 78 */	mr r4, r29
/* 80017C50 00013A90  38 61 01 00 */	addi r3, r1, 0x100
/* 80017C54 00013A94  38 A1 00 20 */	addi r5, r1, 0x20
/* 80017C58 00013A98  38 E0 00 00 */	li r7, 0
/* 80017C5C 00013A9C  48 00 0D ED */	bl TRKTargetAccessMemory
/* 80017C60 00013AA0  7C 7F 1B 78 */	mr r31, r3
/* 80017C64 00013AA4  7F 83 E3 78 */	mr r3, r28
/* 80017C68 00013AA8  38 80 00 00 */	li r4, 0
/* 80017C6C 00013AAC  4B FF F4 05 */	bl TRKResetBuffer
/* 80017C70 00013AB0  2C 1F 00 00 */	cmpwi r31, 0
/* 80017C74 00013AB4  40 82 00 4C */	bne lbl_80017CC0
/* 80017C78 00013AB8  38 61 00 A8 */	addi r3, r1, 0xa8
/* 80017C7C 00013ABC  38 80 00 00 */	li r4, 0
/* 80017C80 00013AC0  38 A0 00 40 */	li r5, 0x40
/* 80017C84 00013AC4  4B FF DB 49 */	bl TRK_memset
/* 80017C88 00013AC8  80 CD E3 40 */	lwz r6, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017C8C 00013ACC  38 00 00 40 */	li r0, 0x40
/* 80017C90 00013AD0  38 80 00 80 */	li r4, 0x80
/* 80017C94 00013AD4  90 01 00 A8 */	stw r0, 0xa8(r1)
/* 80017C98 00013AD8  38 06 00 01 */	addi r0, r6, 1
/* 80017C9C 00013ADC  7F 83 E3 78 */	mr r3, r28
/* 80017CA0 00013AE0  98 81 00 AC */	stb r4, 0xac(r1)
/* 80017CA4 00013AE4  38 81 00 A8 */	addi r4, r1, 0xa8
/* 80017CA8 00013AE8  38 A0 00 40 */	li r5, 0x40
/* 80017CAC 00013AEC  9B E1 00 B0 */	stb r31, 0xb0(r1)
/* 80017CB0 00013AF0  90 C1 00 B4 */	stw r6, 0xb4(r1)
/* 80017CB4 00013AF4  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017CB8 00013AF8  4B FF F4 11 */	bl TRK_AppendBuffer
/* 80017CBC 00013AFC  7C 7F 1B 78 */	mr r31, r3
lbl_80017CC0:
/* 80017CC0 00013B00  2C 1F 00 00 */	cmpwi r31, 0
/* 80017CC4 00013B04  41 82 00 A0 */	beq lbl_80017D64
/* 80017CC8 00013B08  38 1F F9 00 */	addi r0, r31, -1792
/* 80017CCC 00013B0C  28 00 00 06 */	cmplwi r0, 6
/* 80017CD0 00013B10  41 81 00 44 */	bgt lbl_80017D14
/* 80017CD4 00013B14  3C 60 80 42 */	lis r3, $$2826@ha
/* 80017CD8 00013B18  54 00 10 3A */	slwi r0, r0, 2
/* 80017CDC 00013B1C  38 63 1D 44 */	addi r3, r3, $$2826@l
/* 80017CE0 00013B20  7C 63 00 2E */	lwzx r3, r3, r0
/* 80017CE4 00013B24  7C 69 03 A6 */	mtctr r3
/* 80017CE8 00013B28  4E 80 04 20 */	bctr 
/* 80017CEC 00013B2C  3B E0 00 15 */	li r31, 0x15
/* 80017CF0 00013B30  48 00 00 28 */	b lbl_80017D18
/* 80017CF4 00013B34  3B E0 00 13 */	li r31, 0x13
/* 80017CF8 00013B38  48 00 00 20 */	b lbl_80017D18
/* 80017CFC 00013B3C  3B E0 00 21 */	li r31, 0x21
/* 80017D00 00013B40  48 00 00 18 */	b lbl_80017D18
/* 80017D04 00013B44  3B E0 00 22 */	li r31, 0x22
/* 80017D08 00013B48  48 00 00 10 */	b lbl_80017D18
/* 80017D0C 00013B4C  3B E0 00 20 */	li r31, 0x20
/* 80017D10 00013B50  48 00 00 08 */	b lbl_80017D18
lbl_80017D14:
/* 80017D14 00013B54  3B E0 00 03 */	li r31, 3
lbl_80017D18:
/* 80017D18 00013B58  38 61 00 28 */	addi r3, r1, 0x28
/* 80017D1C 00013B5C  38 80 00 00 */	li r4, 0
/* 80017D20 00013B60  38 A0 00 40 */	li r5, 0x40
/* 80017D24 00013B64  4B FF DA A9 */	bl TRK_memset
/* 80017D28 00013B68  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017D2C 00013B6C  38 00 00 80 */	li r0, 0x80
/* 80017D30 00013B70  38 80 00 40 */	li r4, 0x40
/* 80017D34 00013B74  90 81 00 28 */	stw r4, 0x28(r1)
/* 80017D38 00013B78  38 A3 00 01 */	addi r5, r3, 1
/* 80017D3C 00013B7C  38 61 00 28 */	addi r3, r1, 0x28
/* 80017D40 00013B80  98 01 00 2C */	stb r0, 0x2c(r1)
/* 80017D44 00013B84  38 05 00 01 */	addi r0, r5, 1
/* 80017D48 00013B88  38 80 00 40 */	li r4, 0x40
/* 80017D4C 00013B8C  9B E1 00 30 */	stb r31, 0x30(r1)
/* 80017D50 00013B90  90 A1 00 34 */	stw r5, 0x34(r1)
/* 80017D54 00013B94  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017D58 00013B98  4B FF E2 A9 */	bl TRK_WriteUARTN
/* 80017D5C 00013B9C  38 60 00 00 */	li r3, 0
/* 80017D60 00013BA0  48 00 00 0C */	b lbl_80017D6C
lbl_80017D64:
/* 80017D64 00013BA4  7F 83 E3 78 */	mr r3, r28
/* 80017D68 00013BA8  4B FF F1 9D */	bl TRK_MessageSend
lbl_80017D6C:
/* 80017D6C 00013BAC  81 41 00 00 */	lwz r10, 0(r1)
/* 80017D70 00013BB0  80 0A 00 04 */	lwz r0, 4(r10)
/* 80017D74 00013BB4  83 EA FF FC */	lwz r31, -4(r10)
/* 80017D78 00013BB8  83 CA FF F8 */	lwz r30, -8(r10)
/* 80017D7C 00013BBC  83 AA FF F4 */	lwz r29, -0xc(r10)
/* 80017D80 00013BC0  83 8A FF F0 */	lwz r28, -0x10(r10)
/* 80017D84 00013BC4  7C 08 03 A6 */	mtlr r0
/* 80017D88 00013BC8  7D 41 53 78 */	mr r1, r10
/* 80017D8C 00013BCC  4E 80 00 20 */	blr 

.global TRKDoReadRegisters
TRKDoReadRegisters:
/* 80017D90 00013BD0  94 21 FF 20 */	stwu r1, -0xe0(r1)
/* 80017D94 00013BD4  7C 08 02 A6 */	mflr r0
/* 80017D98 00013BD8  90 01 00 E4 */	stw r0, 0xe4(r1)
/* 80017D9C 00013BDC  93 E1 00 DC */	stw r31, 0xdc(r1)
/* 80017DA0 00013BE0  7C 7F 1B 78 */	mr r31, r3
/* 80017DA4 00013BE4  A0 83 00 18 */	lhz r4, 0x18(r3)
/* 80017DA8 00013BE8  A0 03 00 1C */	lhz r0, 0x1c(r3)
/* 80017DAC 00013BEC  7C 04 00 40 */	cmplw r4, r0
/* 80017DB0 00013BF0  40 81 00 54 */	ble lbl_80017E04
/* 80017DB4 00013BF4  38 61 00 50 */	addi r3, r1, 0x50
/* 80017DB8 00013BF8  38 80 00 00 */	li r4, 0
/* 80017DBC 00013BFC  38 A0 00 40 */	li r5, 0x40
/* 80017DC0 00013C00  4B FF DA 0D */	bl TRK_memset
/* 80017DC4 00013C04  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017DC8 00013C08  38 00 00 80 */	li r0, 0x80
/* 80017DCC 00013C0C  38 80 00 40 */	li r4, 0x40
/* 80017DD0 00013C10  38 A0 00 14 */	li r5, 0x14
/* 80017DD4 00013C14  38 C3 00 01 */	addi r6, r3, 1
/* 80017DD8 00013C18  98 01 00 54 */	stb r0, 0x54(r1)
/* 80017DDC 00013C1C  38 06 00 01 */	addi r0, r6, 1
/* 80017DE0 00013C20  38 61 00 50 */	addi r3, r1, 0x50
/* 80017DE4 00013C24  90 81 00 50 */	stw r4, 0x50(r1)
/* 80017DE8 00013C28  38 80 00 40 */	li r4, 0x40
/* 80017DEC 00013C2C  98 A1 00 58 */	stb r5, 0x58(r1)
/* 80017DF0 00013C30  90 C1 00 5C */	stw r6, 0x5c(r1)
/* 80017DF4 00013C34  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017DF8 00013C38  4B FF E2 09 */	bl TRK_WriteUARTN
/* 80017DFC 00013C3C  38 60 00 00 */	li r3, 0
/* 80017E00 00013C40  48 00 01 78 */	b lbl_80017F78
lbl_80017E04:
/* 80017E04 00013C44  80 AD E3 40 */	lwz r5, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017E08 00013C48  38 00 00 80 */	li r0, 0x80
/* 80017E0C 00013C4C  38 C0 04 68 */	li r6, 0x468
/* 80017E10 00013C50  98 01 00 94 */	stb r0, 0x94(r1)
/* 80017E14 00013C54  38 05 00 01 */	addi r0, r5, 1
/* 80017E18 00013C58  38 80 00 00 */	li r4, 0
/* 80017E1C 00013C5C  90 C1 00 90 */	stw r6, 0x90(r1)
/* 80017E20 00013C60  90 A1 00 9C */	stw r5, 0x9c(r1)
/* 80017E24 00013C64  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017E28 00013C68  4B FF F2 49 */	bl TRKResetBuffer
/* 80017E2C 00013C6C  7F E3 FB 78 */	mr r3, r31
/* 80017E30 00013C70  38 81 00 90 */	addi r4, r1, 0x90
/* 80017E34 00013C74  38 A0 00 40 */	li r5, 0x40
/* 80017E38 00013C78  4B FF F5 89 */	bl TRKAppendBuffer_ui8
/* 80017E3C 00013C7C  7F E5 FB 78 */	mr r5, r31
/* 80017E40 00013C80  38 C1 00 08 */	addi r6, r1, 8
/* 80017E44 00013C84  38 60 00 00 */	li r3, 0
/* 80017E48 00013C88  38 80 00 24 */	li r4, 0x24
/* 80017E4C 00013C8C  38 E0 00 01 */	li r7, 1
/* 80017E50 00013C90  48 00 0D 49 */	bl TRKTargetAccessDefault
/* 80017E54 00013C94  2C 03 00 00 */	cmpwi r3, 0
/* 80017E58 00013C98  40 82 00 1C */	bne lbl_80017E74
/* 80017E5C 00013C9C  7F E5 FB 78 */	mr r5, r31
/* 80017E60 00013CA0  38 C1 00 08 */	addi r6, r1, 8
/* 80017E64 00013CA4  38 60 00 00 */	li r3, 0
/* 80017E68 00013CA8  38 80 00 21 */	li r4, 0x21
/* 80017E6C 00013CAC  38 E0 00 01 */	li r7, 1
/* 80017E70 00013CB0  48 00 0E 21 */	bl TRKTargetAccessFP
lbl_80017E74:
/* 80017E74 00013CB4  2C 03 00 00 */	cmpwi r3, 0
/* 80017E78 00013CB8  40 82 00 1C */	bne lbl_80017E94
/* 80017E7C 00013CBC  7F E5 FB 78 */	mr r5, r31
/* 80017E80 00013CC0  38 C1 00 08 */	addi r6, r1, 8
/* 80017E84 00013CC4  38 60 00 00 */	li r3, 0
/* 80017E88 00013CC8  38 80 00 60 */	li r4, 0x60
/* 80017E8C 00013CCC  38 E0 00 01 */	li r7, 1
/* 80017E90 00013CD0  48 00 0F 3D */	bl TRKTargetAccessExtended1
lbl_80017E94:
/* 80017E94 00013CD4  2C 03 00 00 */	cmpwi r3, 0
/* 80017E98 00013CD8  40 82 00 1C */	bne lbl_80017EB4
/* 80017E9C 00013CDC  7F E5 FB 78 */	mr r5, r31
/* 80017EA0 00013CE0  38 C1 00 08 */	addi r6, r1, 8
/* 80017EA4 00013CE4  38 60 00 00 */	li r3, 0
/* 80017EA8 00013CE8  38 80 00 1F */	li r4, 0x1f
/* 80017EAC 00013CEC  38 E0 00 01 */	li r7, 1
/* 80017EB0 00013CF0  48 00 10 81 */	bl TRKTargetAccessExtended2
lbl_80017EB4:
/* 80017EB4 00013CF4  2C 03 00 00 */	cmpwi r3, 0
/* 80017EB8 00013CF8  41 82 00 B8 */	beq lbl_80017F70
/* 80017EBC 00013CFC  2C 03 07 03 */	cmpwi r3, 0x703
/* 80017EC0 00013D00  41 82 00 30 */	beq lbl_80017EF0
/* 80017EC4 00013D04  2C 03 07 01 */	cmpwi r3, 0x701
/* 80017EC8 00013D08  41 82 00 30 */	beq lbl_80017EF8
/* 80017ECC 00013D0C  2C 03 07 02 */	cmpwi r3, 0x702
/* 80017ED0 00013D10  41 82 00 30 */	beq lbl_80017F00
/* 80017ED4 00013D14  2C 03 07 04 */	cmpwi r3, 0x704
/* 80017ED8 00013D18  41 82 00 30 */	beq lbl_80017F08
/* 80017EDC 00013D1C  2C 03 07 05 */	cmpwi r3, 0x705
/* 80017EE0 00013D20  41 82 00 30 */	beq lbl_80017F10
/* 80017EE4 00013D24  2C 03 07 06 */	cmpwi r3, 0x706
/* 80017EE8 00013D28  41 82 00 30 */	beq lbl_80017F18
/* 80017EEC 00013D2C  48 00 00 34 */	b lbl_80017F20
lbl_80017EF0:
/* 80017EF0 00013D30  3B E0 00 12 */	li r31, 0x12
/* 80017EF4 00013D34  48 00 00 30 */	b lbl_80017F24
lbl_80017EF8:
/* 80017EF8 00013D38  3B E0 00 14 */	li r31, 0x14
/* 80017EFC 00013D3C  48 00 00 28 */	b lbl_80017F24
lbl_80017F00:
/* 80017F00 00013D40  3B E0 00 15 */	li r31, 0x15
/* 80017F04 00013D44  48 00 00 20 */	b lbl_80017F24
lbl_80017F08:
/* 80017F08 00013D48  3B E0 00 21 */	li r31, 0x21
/* 80017F0C 00013D4C  48 00 00 18 */	b lbl_80017F24
lbl_80017F10:
/* 80017F10 00013D50  3B E0 00 22 */	li r31, 0x22
/* 80017F14 00013D54  48 00 00 10 */	b lbl_80017F24
lbl_80017F18:
/* 80017F18 00013D58  3B E0 00 20 */	li r31, 0x20
/* 80017F1C 00013D5C  48 00 00 08 */	b lbl_80017F24
lbl_80017F20:
/* 80017F20 00013D60  3B E0 00 03 */	li r31, 3
lbl_80017F24:
/* 80017F24 00013D64  38 61 00 10 */	addi r3, r1, 0x10
/* 80017F28 00013D68  38 80 00 00 */	li r4, 0
/* 80017F2C 00013D6C  38 A0 00 40 */	li r5, 0x40
/* 80017F30 00013D70  4B FF D8 9D */	bl TRK_memset
/* 80017F34 00013D74  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017F38 00013D78  38 00 00 80 */	li r0, 0x80
/* 80017F3C 00013D7C  38 80 00 40 */	li r4, 0x40
/* 80017F40 00013D80  90 81 00 10 */	stw r4, 0x10(r1)
/* 80017F44 00013D84  38 A3 00 01 */	addi r5, r3, 1
/* 80017F48 00013D88  38 61 00 10 */	addi r3, r1, 0x10
/* 80017F4C 00013D8C  98 01 00 14 */	stb r0, 0x14(r1)
/* 80017F50 00013D90  38 05 00 01 */	addi r0, r5, 1
/* 80017F54 00013D94  38 80 00 40 */	li r4, 0x40
/* 80017F58 00013D98  9B E1 00 18 */	stb r31, 0x18(r1)
/* 80017F5C 00013D9C  90 A1 00 1C */	stw r5, 0x1c(r1)
/* 80017F60 00013DA0  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017F64 00013DA4  4B FF E0 9D */	bl TRK_WriteUARTN
/* 80017F68 00013DA8  38 60 00 00 */	li r3, 0
/* 80017F6C 00013DAC  48 00 00 0C */	b lbl_80017F78
lbl_80017F70:
/* 80017F70 00013DB0  7F E3 FB 78 */	mr r3, r31
/* 80017F74 00013DB4  4B FF EF 91 */	bl TRK_MessageSend
lbl_80017F78:
/* 80017F78 00013DB8  80 01 00 E4 */	lwz r0, 0xe4(r1)
/* 80017F7C 00013DBC  83 E1 00 DC */	lwz r31, 0xdc(r1)
/* 80017F80 00013DC0  7C 08 03 A6 */	mtlr r0
/* 80017F84 00013DC4  38 21 00 E0 */	addi r1, r1, 0xe0
/* 80017F88 00013DC8  4E 80 00 20 */	blr 

.global TRKDoWriteRegisters
TRKDoWriteRegisters:
/* 80017F8C 00013DCC  94 21 FF 20 */	stwu r1, -0xe0(r1)
/* 80017F90 00013DD0  7C 08 02 A6 */	mflr r0
/* 80017F94 00013DD4  38 80 00 00 */	li r4, 0
/* 80017F98 00013DD8  90 01 00 E4 */	stw r0, 0xe4(r1)
/* 80017F9C 00013DDC  93 E1 00 DC */	stw r31, 0xdc(r1)
/* 80017FA0 00013DE0  93 C1 00 D8 */	stw r30, 0xd8(r1)
/* 80017FA4 00013DE4  93 A1 00 D4 */	stw r29, 0xd4(r1)
/* 80017FA8 00013DE8  93 81 00 D0 */	stw r28, 0xd0(r1)
/* 80017FAC 00013DEC  7C 7C 1B 78 */	mr r28, r3
/* 80017FB0 00013DF0  8B E3 00 14 */	lbz r31, 0x14(r3)
/* 80017FB4 00013DF4  A3 C3 00 18 */	lhz r30, 0x18(r3)
/* 80017FB8 00013DF8  A3 A3 00 1C */	lhz r29, 0x1c(r3)
/* 80017FBC 00013DFC  4B FF F0 DD */	bl TRK_SetBufferPosition
/* 80017FC0 00013E00  7C 1E E8 40 */	cmplw r30, r29
/* 80017FC4 00013E04  40 81 00 54 */	ble lbl_80018018
/* 80017FC8 00013E08  38 61 00 50 */	addi r3, r1, 0x50
/* 80017FCC 00013E0C  38 80 00 00 */	li r4, 0
/* 80017FD0 00013E10  38 A0 00 40 */	li r5, 0x40
/* 80017FD4 00013E14  4B FF D7 F9 */	bl TRK_memset
/* 80017FD8 00013E18  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 80017FDC 00013E1C  38 00 00 80 */	li r0, 0x80
/* 80017FE0 00013E20  38 80 00 40 */	li r4, 0x40
/* 80017FE4 00013E24  38 A0 00 14 */	li r5, 0x14
/* 80017FE8 00013E28  38 C3 00 01 */	addi r6, r3, 1
/* 80017FEC 00013E2C  98 01 00 54 */	stb r0, 0x54(r1)
/* 80017FF0 00013E30  38 06 00 01 */	addi r0, r6, 1
/* 80017FF4 00013E34  38 61 00 50 */	addi r3, r1, 0x50
/* 80017FF8 00013E38  90 81 00 50 */	stw r4, 0x50(r1)
/* 80017FFC 00013E3C  38 80 00 40 */	li r4, 0x40
/* 80018000 00013E40  98 A1 00 58 */	stb r5, 0x58(r1)
/* 80018004 00013E44  90 C1 00 5C */	stw r6, 0x5c(r1)
/* 80018008 00013E48  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 8001800C 00013E4C  4B FF DF F5 */	bl TRK_WriteUARTN
/* 80018010 00013E50  38 60 00 00 */	li r3, 0
/* 80018014 00013E54  48 00 01 F8 */	b lbl_8001820C
lbl_80018018:
/* 80018018 00013E58  7F 83 E3 78 */	mr r3, r28
/* 8001801C 00013E5C  38 80 00 40 */	li r4, 0x40
/* 80018020 00013E60  4B FF F0 79 */	bl TRK_SetBufferPosition
/* 80018024 00013E64  2C 1F 00 00 */	cmpwi r31, 0
/* 80018028 00013E68  41 82 00 20 */	beq lbl_80018048
/* 8001802C 00013E6C  2C 1F 00 01 */	cmpwi r31, 1
/* 80018030 00013E70  41 82 00 38 */	beq lbl_80018068
/* 80018034 00013E74  2C 1F 00 02 */	cmpwi r31, 2
/* 80018038 00013E78  41 82 00 50 */	beq lbl_80018088
/* 8001803C 00013E7C  2C 1F 00 03 */	cmpwi r31, 3
/* 80018040 00013E80  41 82 00 68 */	beq lbl_800180A8
/* 80018044 00013E84  48 00 00 84 */	b lbl_800180C8
lbl_80018048:
/* 80018048 00013E88  7F C3 F3 78 */	mr r3, r30
/* 8001804C 00013E8C  7F A4 EB 78 */	mr r4, r29
/* 80018050 00013E90  7F 85 E3 78 */	mr r5, r28
/* 80018054 00013E94  38 C1 00 08 */	addi r6, r1, 8
/* 80018058 00013E98  38 E0 00 00 */	li r7, 0
/* 8001805C 00013E9C  48 00 0B 3D */	bl TRKTargetAccessDefault
/* 80018060 00013EA0  7C 7F 1B 78 */	mr r31, r3
/* 80018064 00013EA4  48 00 00 68 */	b lbl_800180CC
lbl_80018068:
/* 80018068 00013EA8  7F C3 F3 78 */	mr r3, r30
/* 8001806C 00013EAC  7F A4 EB 78 */	mr r4, r29
/* 80018070 00013EB0  7F 85 E3 78 */	mr r5, r28
/* 80018074 00013EB4  38 C1 00 08 */	addi r6, r1, 8
/* 80018078 00013EB8  38 E0 00 00 */	li r7, 0
/* 8001807C 00013EBC  48 00 0C 15 */	bl TRKTargetAccessFP
/* 80018080 00013EC0  7C 7F 1B 78 */	mr r31, r3
/* 80018084 00013EC4  48 00 00 48 */	b lbl_800180CC
lbl_80018088:
/* 80018088 00013EC8  7F C3 F3 78 */	mr r3, r30
/* 8001808C 00013ECC  7F A4 EB 78 */	mr r4, r29
/* 80018090 00013ED0  7F 85 E3 78 */	mr r5, r28
/* 80018094 00013ED4  38 C1 00 08 */	addi r6, r1, 8
/* 80018098 00013ED8  38 E0 00 00 */	li r7, 0
/* 8001809C 00013EDC  48 00 0D 31 */	bl TRKTargetAccessExtended1
/* 800180A0 00013EE0  7C 7F 1B 78 */	mr r31, r3
/* 800180A4 00013EE4  48 00 00 28 */	b lbl_800180CC
lbl_800180A8:
/* 800180A8 00013EE8  7F C3 F3 78 */	mr r3, r30
/* 800180AC 00013EEC  7F A4 EB 78 */	mr r4, r29
/* 800180B0 00013EF0  7F 85 E3 78 */	mr r5, r28
/* 800180B4 00013EF4  38 C1 00 08 */	addi r6, r1, 8
/* 800180B8 00013EF8  38 E0 00 00 */	li r7, 0
/* 800180BC 00013EFC  48 00 0E 75 */	bl TRKTargetAccessExtended2
/* 800180C0 00013F00  7C 7F 1B 78 */	mr r31, r3
/* 800180C4 00013F04  48 00 00 08 */	b lbl_800180CC
lbl_800180C8:
/* 800180C8 00013F08  3B E0 07 03 */	li r31, 0x703
lbl_800180CC:
/* 800180CC 00013F0C  7F 83 E3 78 */	mr r3, r28
/* 800180D0 00013F10  38 80 00 00 */	li r4, 0
/* 800180D4 00013F14  4B FF EF 9D */	bl TRKResetBuffer
/* 800180D8 00013F18  2C 1F 00 00 */	cmpwi r31, 0
/* 800180DC 00013F1C  40 82 00 4C */	bne lbl_80018128
/* 800180E0 00013F20  38 61 00 90 */	addi r3, r1, 0x90
/* 800180E4 00013F24  38 80 00 00 */	li r4, 0
/* 800180E8 00013F28  38 A0 00 40 */	li r5, 0x40
/* 800180EC 00013F2C  4B FF D6 E1 */	bl TRK_memset
/* 800180F0 00013F30  80 CD E3 40 */	lwz r6, g_CurrentSequence-_SDA_BASE_(r13)
/* 800180F4 00013F34  38 00 00 40 */	li r0, 0x40
/* 800180F8 00013F38  38 80 00 80 */	li r4, 0x80
/* 800180FC 00013F3C  90 01 00 90 */	stw r0, 0x90(r1)
/* 80018100 00013F40  38 06 00 01 */	addi r0, r6, 1
/* 80018104 00013F44  7F 83 E3 78 */	mr r3, r28
/* 80018108 00013F48  98 81 00 94 */	stb r4, 0x94(r1)
/* 8001810C 00013F4C  38 81 00 90 */	addi r4, r1, 0x90
/* 80018110 00013F50  38 A0 00 40 */	li r5, 0x40
/* 80018114 00013F54  9B E1 00 98 */	stb r31, 0x98(r1)
/* 80018118 00013F58  90 C1 00 9C */	stw r6, 0x9c(r1)
/* 8001811C 00013F5C  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 80018120 00013F60  4B FF EF A9 */	bl TRK_AppendBuffer
/* 80018124 00013F64  7C 7F 1B 78 */	mr r31, r3
lbl_80018128:
/* 80018128 00013F68  2C 1F 07 02 */	cmpwi r31, 0x702
/* 8001812C 00013F6C  41 82 00 68 */	beq lbl_80018194
/* 80018130 00013F70  40 80 00 28 */	bge lbl_80018158
/* 80018134 00013F74  2C 1F 03 02 */	cmpwi r31, 0x302
/* 80018138 00013F78  41 82 00 54 */	beq lbl_8001818C
/* 8001813C 00013F7C  40 80 00 10 */	bge lbl_8001814C
/* 80018140 00013F80  2C 1F 00 00 */	cmpwi r31, 0
/* 80018144 00013F84  41 82 00 C0 */	beq lbl_80018204
/* 80018148 00013F88  48 00 00 6C */	b lbl_800181B4
lbl_8001814C:
/* 8001814C 00013F8C  2C 1F 07 01 */	cmpwi r31, 0x701
/* 80018150 00013F90  40 80 00 34 */	bge lbl_80018184
/* 80018154 00013F94  48 00 00 60 */	b lbl_800181B4
lbl_80018158:
/* 80018158 00013F98  2C 1F 07 05 */	cmpwi r31, 0x705
/* 8001815C 00013F9C  41 82 00 48 */	beq lbl_800181A4
/* 80018160 00013FA0  40 80 00 10 */	bge lbl_80018170
/* 80018164 00013FA4  2C 1F 07 04 */	cmpwi r31, 0x704
/* 80018168 00013FA8  40 80 00 34 */	bge lbl_8001819C
/* 8001816C 00013FAC  48 00 00 10 */	b lbl_8001817C
lbl_80018170:
/* 80018170 00013FB0  2C 1F 07 07 */	cmpwi r31, 0x707
/* 80018174 00013FB4  40 80 00 40 */	bge lbl_800181B4
/* 80018178 00013FB8  48 00 00 34 */	b lbl_800181AC
lbl_8001817C:
/* 8001817C 00013FBC  3B E0 00 12 */	li r31, 0x12
/* 80018180 00013FC0  48 00 00 38 */	b lbl_800181B8
lbl_80018184:
/* 80018184 00013FC4  3B E0 00 14 */	li r31, 0x14
/* 80018188 00013FC8  48 00 00 30 */	b lbl_800181B8
lbl_8001818C:
/* 8001818C 00013FCC  3B E0 00 02 */	li r31, 2
/* 80018190 00013FD0  48 00 00 28 */	b lbl_800181B8
lbl_80018194:
/* 80018194 00013FD4  3B E0 00 15 */	li r31, 0x15
/* 80018198 00013FD8  48 00 00 20 */	b lbl_800181B8
lbl_8001819C:
/* 8001819C 00013FDC  3B E0 00 21 */	li r31, 0x21
/* 800181A0 00013FE0  48 00 00 18 */	b lbl_800181B8
lbl_800181A4:
/* 800181A4 00013FE4  3B E0 00 22 */	li r31, 0x22
/* 800181A8 00013FE8  48 00 00 10 */	b lbl_800181B8
lbl_800181AC:
/* 800181AC 00013FEC  3B E0 00 20 */	li r31, 0x20
/* 800181B0 00013FF0  48 00 00 08 */	b lbl_800181B8
lbl_800181B4:
/* 800181B4 00013FF4  3B E0 00 03 */	li r31, 3
lbl_800181B8:
/* 800181B8 00013FF8  38 61 00 10 */	addi r3, r1, 0x10
/* 800181BC 00013FFC  38 80 00 00 */	li r4, 0
/* 800181C0 00014000  38 A0 00 40 */	li r5, 0x40
/* 800181C4 00014004  4B FF D6 09 */	bl TRK_memset
/* 800181C8 00014008  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 800181CC 0001400C  38 00 00 80 */	li r0, 0x80
/* 800181D0 00014010  38 80 00 40 */	li r4, 0x40
/* 800181D4 00014014  90 81 00 10 */	stw r4, 0x10(r1)
/* 800181D8 00014018  38 A3 00 01 */	addi r5, r3, 1
/* 800181DC 0001401C  38 61 00 10 */	addi r3, r1, 0x10
/* 800181E0 00014020  98 01 00 14 */	stb r0, 0x14(r1)
/* 800181E4 00014024  38 05 00 01 */	addi r0, r5, 1
/* 800181E8 00014028  38 80 00 40 */	li r4, 0x40
/* 800181EC 0001402C  9B E1 00 18 */	stb r31, 0x18(r1)
/* 800181F0 00014030  90 A1 00 1C */	stw r5, 0x1c(r1)
/* 800181F4 00014034  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 800181F8 00014038  4B FF DE 09 */	bl TRK_WriteUARTN
/* 800181FC 0001403C  38 60 00 00 */	li r3, 0
/* 80018200 00014040  48 00 00 0C */	b lbl_8001820C
lbl_80018204:
/* 80018204 00014044  7F 83 E3 78 */	mr r3, r28
/* 80018208 00014048  4B FF EC FD */	bl TRK_MessageSend
lbl_8001820C:
/* 8001820C 0001404C  80 01 00 E4 */	lwz r0, 0xe4(r1)
/* 80018210 00014050  83 E1 00 DC */	lwz r31, 0xdc(r1)
/* 80018214 00014054  83 C1 00 D8 */	lwz r30, 0xd8(r1)
/* 80018218 00014058  83 A1 00 D4 */	lwz r29, 0xd4(r1)
/* 8001821C 0001405C  83 81 00 D0 */	lwz r28, 0xd0(r1)
/* 80018220 00014060  7C 08 03 A6 */	mtlr r0
/* 80018224 00014064  38 21 00 E0 */	addi r1, r1, 0xe0
/* 80018228 00014068  4E 80 00 20 */	blr 

.global TRKDoContinue
TRKDoContinue:
/* 8001822C 0001406C  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 80018230 00014070  7C 08 02 A6 */	mflr r0
/* 80018234 00014074  90 01 00 94 */	stw r0, 0x94(r1)
/* 80018238 00014078  48 00 19 85 */	bl TRKTargetStopped
/* 8001823C 0001407C  2C 03 00 00 */	cmpwi r3, 0
/* 80018240 00014080  40 82 00 54 */	bne lbl_80018294
/* 80018244 00014084  38 61 00 48 */	addi r3, r1, 0x48
/* 80018248 00014088  38 80 00 00 */	li r4, 0
/* 8001824C 0001408C  38 A0 00 40 */	li r5, 0x40
/* 80018250 00014090  4B FF D5 7D */	bl TRK_memset
/* 80018254 00014094  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 80018258 00014098  38 00 00 80 */	li r0, 0x80
/* 8001825C 0001409C  38 80 00 40 */	li r4, 0x40
/* 80018260 000140A0  38 A0 00 16 */	li r5, 0x16
/* 80018264 000140A4  38 C3 00 01 */	addi r6, r3, 1
/* 80018268 000140A8  98 01 00 4C */	stb r0, 0x4c(r1)
/* 8001826C 000140AC  38 06 00 01 */	addi r0, r6, 1
/* 80018270 000140B0  38 61 00 48 */	addi r3, r1, 0x48
/* 80018274 000140B4  90 81 00 48 */	stw r4, 0x48(r1)
/* 80018278 000140B8  38 80 00 40 */	li r4, 0x40
/* 8001827C 000140BC  98 A1 00 50 */	stb r5, 0x50(r1)
/* 80018280 000140C0  90 C1 00 54 */	stw r6, 0x54(r1)
/* 80018284 000140C4  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 80018288 000140C8  4B FF DD 79 */	bl TRK_WriteUARTN
/* 8001828C 000140CC  38 60 00 00 */	li r3, 0
/* 80018290 000140D0  48 00 00 50 */	b lbl_800182E0
lbl_80018294:
/* 80018294 000140D4  38 61 00 08 */	addi r3, r1, 8
/* 80018298 000140D8  38 80 00 00 */	li r4, 0
/* 8001829C 000140DC  38 A0 00 40 */	li r5, 0x40
/* 800182A0 000140E0  4B FF D5 2D */	bl TRK_memset
/* 800182A4 000140E4  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 800182A8 000140E8  38 00 00 80 */	li r0, 0x80
/* 800182AC 000140EC  38 80 00 40 */	li r4, 0x40
/* 800182B0 000140F0  38 A0 00 00 */	li r5, 0
/* 800182B4 000140F4  38 C3 00 01 */	addi r6, r3, 1
/* 800182B8 000140F8  98 01 00 0C */	stb r0, 0xc(r1)
/* 800182BC 000140FC  38 06 00 01 */	addi r0, r6, 1
/* 800182C0 00014100  38 61 00 08 */	addi r3, r1, 8
/* 800182C4 00014104  90 81 00 08 */	stw r4, 8(r1)
/* 800182C8 00014108  38 80 00 40 */	li r4, 0x40
/* 800182CC 0001410C  98 A1 00 10 */	stb r5, 0x10(r1)
/* 800182D0 00014110  90 C1 00 14 */	stw r6, 0x14(r1)
/* 800182D4 00014114  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 800182D8 00014118  4B FF DD 29 */	bl TRK_WriteUARTN
/* 800182DC 0001411C  4B FF E8 CD */	bl TRKTargetContinue
lbl_800182E0:
/* 800182E0 00014120  80 01 00 94 */	lwz r0, 0x94(r1)
/* 800182E4 00014124  7C 08 03 A6 */	mtlr r0
/* 800182E8 00014128  38 21 00 90 */	addi r1, r1, 0x90
/* 800182EC 0001412C  4E 80 00 20 */	blr 

.global TRKDoStep
TRKDoStep:
/* 800182F0 00014130  94 21 FE A0 */	stwu r1, -0x160(r1)
/* 800182F4 00014134  7C 08 02 A6 */	mflr r0
/* 800182F8 00014138  38 80 00 00 */	li r4, 0
/* 800182FC 0001413C  90 01 01 64 */	stw r0, 0x164(r1)
/* 80018300 00014140  93 E1 01 5C */	stw r31, 0x15c(r1)
/* 80018304 00014144  93 C1 01 58 */	stw r30, 0x158(r1)
/* 80018308 00014148  7C 7E 1B 78 */	mr r30, r3
/* 8001830C 0001414C  93 A1 01 54 */	stw r29, 0x154(r1)
/* 80018310 00014150  93 81 01 50 */	stw r28, 0x150(r1)
/* 80018314 00014154  4B FF ED 85 */	bl TRK_SetBufferPosition
/* 80018318 00014158  8B FE 00 14 */	lbz r31, 0x14(r30)
/* 8001831C 0001415C  83 BE 00 1C */	lwz r29, 0x1c(r30)
/* 80018320 00014160  2C 1F 00 00 */	cmpwi r31, 0
/* 80018324 00014164  83 9E 00 20 */	lwz r28, 0x20(r30)
/* 80018328 00014168  41 82 00 20 */	beq lbl_80018348
/* 8001832C 0001416C  2C 1F 00 10 */	cmpwi r31, 0x10
/* 80018330 00014170  41 82 00 18 */	beq lbl_80018348
/* 80018334 00014174  2C 1F 00 01 */	cmpwi r31, 1
/* 80018338 00014178  41 82 00 6C */	beq lbl_800183A4
/* 8001833C 0001417C  2C 1F 00 11 */	cmpwi r31, 0x11
/* 80018340 00014180  41 82 00 64 */	beq lbl_800183A4
/* 80018344 00014184  48 00 00 C4 */	b lbl_80018408
lbl_80018348:
/* 80018348 00014188  8B DE 00 18 */	lbz r30, 0x18(r30)
/* 8001834C 0001418C  28 1E 00 01 */	cmplwi r30, 1
/* 80018350 00014190  40 80 01 08 */	bge lbl_80018458
/* 80018354 00014194  38 61 01 08 */	addi r3, r1, 0x108
/* 80018358 00014198  38 80 00 00 */	li r4, 0
/* 8001835C 0001419C  38 A0 00 40 */	li r5, 0x40
/* 80018360 000141A0  4B FF D4 6D */	bl TRK_memset
/* 80018364 000141A4  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 80018368 000141A8  38 00 00 80 */	li r0, 0x80
/* 8001836C 000141AC  38 80 00 40 */	li r4, 0x40
/* 80018370 000141B0  38 A0 00 11 */	li r5, 0x11
/* 80018374 000141B4  38 C3 00 01 */	addi r6, r3, 1
/* 80018378 000141B8  98 01 01 0C */	stb r0, 0x10c(r1)
/* 8001837C 000141BC  38 06 00 01 */	addi r0, r6, 1
/* 80018380 000141C0  38 61 01 08 */	addi r3, r1, 0x108
/* 80018384 000141C4  90 81 01 08 */	stw r4, 0x108(r1)
/* 80018388 000141C8  38 80 00 40 */	li r4, 0x40
/* 8001838C 000141CC  98 A1 01 10 */	stb r5, 0x110(r1)
/* 80018390 000141D0  90 C1 01 14 */	stw r6, 0x114(r1)
/* 80018394 000141D4  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 80018398 000141D8  4B FF DC 69 */	bl TRK_WriteUARTN
/* 8001839C 000141DC  38 60 00 00 */	li r3, 0
/* 800183A0 000141E0  48 00 01 B4 */	b lbl_80018554
lbl_800183A4:
/* 800183A4 000141E4  48 00 16 15 */	bl TRKTargetGetPC
/* 800183A8 000141E8  7C 03 E8 40 */	cmplw r3, r29
/* 800183AC 000141EC  41 80 00 0C */	blt lbl_800183B8
/* 800183B0 000141F0  7C 03 E0 40 */	cmplw r3, r28
/* 800183B4 000141F4  40 81 00 A4 */	ble lbl_80018458
lbl_800183B8:
/* 800183B8 000141F8  38 61 00 C8 */	addi r3, r1, 0xc8
/* 800183BC 000141FC  38 80 00 00 */	li r4, 0
/* 800183C0 00014200  38 A0 00 40 */	li r5, 0x40
/* 800183C4 00014204  4B FF D4 09 */	bl TRK_memset
/* 800183C8 00014208  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 800183CC 0001420C  38 00 00 80 */	li r0, 0x80
/* 800183D0 00014210  38 80 00 40 */	li r4, 0x40
/* 800183D4 00014214  38 A0 00 11 */	li r5, 0x11
/* 800183D8 00014218  38 C3 00 01 */	addi r6, r3, 1
/* 800183DC 0001421C  98 01 00 CC */	stb r0, 0xcc(r1)
/* 800183E0 00014220  38 06 00 01 */	addi r0, r6, 1
/* 800183E4 00014224  38 61 00 C8 */	addi r3, r1, 0xc8
/* 800183E8 00014228  90 81 00 C8 */	stw r4, 0xc8(r1)
/* 800183EC 0001422C  38 80 00 40 */	li r4, 0x40
/* 800183F0 00014230  98 A1 00 D0 */	stb r5, 0xd0(r1)
/* 800183F4 00014234  90 C1 00 D4 */	stw r6, 0xd4(r1)
/* 800183F8 00014238  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 800183FC 0001423C  4B FF DC 05 */	bl TRK_WriteUARTN
/* 80018400 00014240  38 60 00 00 */	li r3, 0
/* 80018404 00014244  48 00 01 50 */	b lbl_80018554
lbl_80018408:
/* 80018408 00014248  38 61 00 88 */	addi r3, r1, 0x88
/* 8001840C 0001424C  38 80 00 00 */	li r4, 0
/* 80018410 00014250  38 A0 00 40 */	li r5, 0x40
/* 80018414 00014254  4B FF D3 B9 */	bl TRK_memset
/* 80018418 00014258  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 8001841C 0001425C  38 00 00 80 */	li r0, 0x80
/* 80018420 00014260  38 80 00 40 */	li r4, 0x40
/* 80018424 00014264  38 A0 00 12 */	li r5, 0x12
/* 80018428 00014268  38 C3 00 01 */	addi r6, r3, 1
/* 8001842C 0001426C  98 01 00 8C */	stb r0, 0x8c(r1)
/* 80018430 00014270  38 06 00 01 */	addi r0, r6, 1
/* 80018434 00014274  38 61 00 88 */	addi r3, r1, 0x88
/* 80018438 00014278  90 81 00 88 */	stw r4, 0x88(r1)
/* 8001843C 0001427C  38 80 00 40 */	li r4, 0x40
/* 80018440 00014280  98 A1 00 90 */	stb r5, 0x90(r1)
/* 80018444 00014284  90 C1 00 94 */	stw r6, 0x94(r1)
/* 80018448 00014288  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 8001844C 0001428C  4B FF DB B5 */	bl TRK_WriteUARTN
/* 80018450 00014290  38 60 00 00 */	li r3, 0
/* 80018454 00014294  48 00 01 00 */	b lbl_80018554
lbl_80018458:
/* 80018458 00014298  48 00 17 65 */	bl TRKTargetStopped
/* 8001845C 0001429C  2C 03 00 00 */	cmpwi r3, 0
/* 80018460 000142A0  40 82 00 54 */	bne lbl_800184B4
/* 80018464 000142A4  38 61 00 48 */	addi r3, r1, 0x48
/* 80018468 000142A8  38 80 00 00 */	li r4, 0
/* 8001846C 000142AC  38 A0 00 40 */	li r5, 0x40
/* 80018470 000142B0  4B FF D3 5D */	bl TRK_memset
/* 80018474 000142B4  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 80018478 000142B8  38 00 00 80 */	li r0, 0x80
/* 8001847C 000142BC  38 80 00 40 */	li r4, 0x40
/* 80018480 000142C0  38 A0 00 16 */	li r5, 0x16
/* 80018484 000142C4  38 C3 00 01 */	addi r6, r3, 1
/* 80018488 000142C8  98 01 00 4C */	stb r0, 0x4c(r1)
/* 8001848C 000142CC  38 06 00 01 */	addi r0, r6, 1
/* 80018490 000142D0  38 61 00 48 */	addi r3, r1, 0x48
/* 80018494 000142D4  90 81 00 48 */	stw r4, 0x48(r1)
/* 80018498 000142D8  38 80 00 40 */	li r4, 0x40
/* 8001849C 000142DC  98 A1 00 50 */	stb r5, 0x50(r1)
/* 800184A0 000142E0  90 C1 00 54 */	stw r6, 0x54(r1)
/* 800184A4 000142E4  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 800184A8 000142E8  4B FF DB 59 */	bl TRK_WriteUARTN
/* 800184AC 000142EC  38 60 00 00 */	li r3, 0
/* 800184B0 000142F0  48 00 00 A4 */	b lbl_80018554
lbl_800184B4:
/* 800184B4 000142F4  38 61 00 08 */	addi r3, r1, 8
/* 800184B8 000142F8  38 80 00 00 */	li r4, 0
/* 800184BC 000142FC  38 A0 00 40 */	li r5, 0x40
/* 800184C0 00014300  4B FF D3 0D */	bl TRK_memset
/* 800184C4 00014304  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 800184C8 00014308  38 00 00 80 */	li r0, 0x80
/* 800184CC 0001430C  38 80 00 40 */	li r4, 0x40
/* 800184D0 00014310  38 A0 00 00 */	li r5, 0
/* 800184D4 00014314  38 C3 00 01 */	addi r6, r3, 1
/* 800184D8 00014318  98 01 00 0C */	stb r0, 0xc(r1)
/* 800184DC 0001431C  38 06 00 01 */	addi r0, r6, 1
/* 800184E0 00014320  38 61 00 08 */	addi r3, r1, 8
/* 800184E4 00014324  90 81 00 08 */	stw r4, 8(r1)
/* 800184E8 00014328  38 80 00 40 */	li r4, 0x40
/* 800184EC 0001432C  98 A1 00 10 */	stb r5, 0x10(r1)
/* 800184F0 00014330  90 C1 00 14 */	stw r6, 0x14(r1)
/* 800184F4 00014334  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 800184F8 00014338  4B FF DB 09 */	bl TRK_WriteUARTN
/* 800184FC 0001433C  2C 1F 00 00 */	cmpwi r31, 0
/* 80018500 00014340  38 60 00 00 */	li r3, 0
/* 80018504 00014344  41 82 00 20 */	beq lbl_80018524
/* 80018508 00014348  2C 1F 00 10 */	cmpwi r31, 0x10
/* 8001850C 0001434C  41 82 00 18 */	beq lbl_80018524
/* 80018510 00014350  2C 1F 00 01 */	cmpwi r31, 1
/* 80018514 00014354  41 82 00 28 */	beq lbl_8001853C
/* 80018518 00014358  2C 1F 00 11 */	cmpwi r31, 0x11
/* 8001851C 0001435C  41 82 00 20 */	beq lbl_8001853C
/* 80018520 00014360  48 00 00 34 */	b lbl_80018554
lbl_80018524:
/* 80018524 00014364  38 1F FF F0 */	addi r0, r31, -16
/* 80018528 00014368  7F C3 F3 78 */	mr r3, r30
/* 8001852C 0001436C  7C 00 00 34 */	cntlzw r0, r0
/* 80018530 00014370  54 04 D9 7E */	srwi r4, r0, 5
/* 80018534 00014374  48 00 13 89 */	bl TRKTargetSingleStep
/* 80018538 00014378  48 00 00 1C */	b lbl_80018554
lbl_8001853C:
/* 8001853C 0001437C  38 1F FF EF */	addi r0, r31, -17
/* 80018540 00014380  7F A3 EB 78 */	mr r3, r29
/* 80018544 00014384  7C 00 00 34 */	cntlzw r0, r0
/* 80018548 00014388  7F 84 E3 78 */	mr r4, r28
/* 8001854C 0001438C  54 05 D9 7E */	srwi r5, r0, 5
/* 80018550 00014390  48 00 13 F5 */	bl TRKTargetStepOutOfRange
lbl_80018554:
/* 80018554 00014394  80 01 01 64 */	lwz r0, 0x164(r1)
/* 80018558 00014398  83 E1 01 5C */	lwz r31, 0x15c(r1)
/* 8001855C 0001439C  83 C1 01 58 */	lwz r30, 0x158(r1)
/* 80018560 000143A0  83 A1 01 54 */	lwz r29, 0x154(r1)
/* 80018564 000143A4  83 81 01 50 */	lwz r28, 0x150(r1)
/* 80018568 000143A8  7C 08 03 A6 */	mtlr r0
/* 8001856C 000143AC  38 21 01 60 */	addi r1, r1, 0x160
/* 80018570 000143B0  4E 80 00 20 */	blr 

.global TRKDoStop
TRKDoStop:
/* 80018574 000143B4  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 80018578 000143B8  7C 08 02 A6 */	mflr r0
/* 8001857C 000143BC  90 01 00 54 */	stw r0, 0x54(r1)
/* 80018580 000143C0  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 80018584 000143C4  48 00 16 59 */	bl TRKTargetStop
/* 80018588 000143C8  2C 03 00 00 */	cmpwi r3, 0
/* 8001858C 000143CC  41 82 00 20 */	beq lbl_800185AC
/* 80018590 000143D0  2C 03 07 04 */	cmpwi r3, 0x704
/* 80018594 000143D4  41 82 00 20 */	beq lbl_800185B4
/* 80018598 000143D8  2C 03 07 05 */	cmpwi r3, 0x705
/* 8001859C 000143DC  41 82 00 20 */	beq lbl_800185BC
/* 800185A0 000143E0  2C 03 07 06 */	cmpwi r3, 0x706
/* 800185A4 000143E4  41 82 00 20 */	beq lbl_800185C4
/* 800185A8 000143E8  48 00 00 24 */	b lbl_800185CC
lbl_800185AC:
/* 800185AC 000143EC  3B E0 00 00 */	li r31, 0
/* 800185B0 000143F0  48 00 00 20 */	b lbl_800185D0
lbl_800185B4:
/* 800185B4 000143F4  3B E0 00 21 */	li r31, 0x21
/* 800185B8 000143F8  48 00 00 18 */	b lbl_800185D0
lbl_800185BC:
/* 800185BC 000143FC  3B E0 00 22 */	li r31, 0x22
/* 800185C0 00014400  48 00 00 10 */	b lbl_800185D0
lbl_800185C4:
/* 800185C4 00014404  3B E0 00 20 */	li r31, 0x20
/* 800185C8 00014408  48 00 00 08 */	b lbl_800185D0
lbl_800185CC:
/* 800185CC 0001440C  3B E0 00 01 */	li r31, 1
lbl_800185D0:
/* 800185D0 00014410  38 61 00 08 */	addi r3, r1, 8
/* 800185D4 00014414  38 80 00 00 */	li r4, 0
/* 800185D8 00014418  38 A0 00 40 */	li r5, 0x40
/* 800185DC 0001441C  4B FF D1 F1 */	bl TRK_memset
/* 800185E0 00014420  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 800185E4 00014424  38 00 00 80 */	li r0, 0x80
/* 800185E8 00014428  38 80 00 40 */	li r4, 0x40
/* 800185EC 0001442C  90 81 00 08 */	stw r4, 8(r1)
/* 800185F0 00014430  38 A3 00 01 */	addi r5, r3, 1
/* 800185F4 00014434  38 61 00 08 */	addi r3, r1, 8
/* 800185F8 00014438  98 01 00 0C */	stb r0, 0xc(r1)
/* 800185FC 0001443C  38 05 00 01 */	addi r0, r5, 1
/* 80018600 00014440  38 80 00 40 */	li r4, 0x40
/* 80018604 00014444  9B E1 00 10 */	stb r31, 0x10(r1)
/* 80018608 00014448  90 A1 00 14 */	stw r5, 0x14(r1)
/* 8001860C 0001444C  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 80018610 00014450  4B FF D9 F1 */	bl TRK_WriteUARTN
/* 80018614 00014454  83 E1 00 4C */	lwz r31, 0x4c(r1)
/* 80018618 00014458  38 60 00 00 */	li r3, 0
/* 8001861C 0001445C  80 01 00 54 */	lwz r0, 0x54(r1)
/* 80018620 00014460  7C 08 03 A6 */	mtlr r0
/* 80018624 00014464  38 21 00 50 */	addi r1, r1, 0x50
/* 80018628 00014468  4E 80 00 20 */	blr 

.global TRKDoSetOption
TRKDoSetOption:
/* 8001862C 0001446C  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 80018630 00014470  7C 08 02 A6 */	mflr r0
/* 80018634 00014474  90 01 00 54 */	stw r0, 0x54(r1)
/* 80018638 00014478  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 8001863C 0001447C  93 C1 00 48 */	stw r30, 0x48(r1)
/* 80018640 00014480  88 03 00 14 */	lbz r0, 0x14(r3)
/* 80018644 00014484  8B C3 00 18 */	lbz r30, 0x18(r3)
/* 80018648 00014488  28 00 00 01 */	cmplwi r0, 1
/* 8001864C 0001448C  40 82 00 48 */	bne lbl_80018694
/* 80018650 00014490  3F E0 80 42 */	lis r31, $$2stringBase0@ha
/* 80018654 00014494  38 7F 1D 60 */	addi r3, r31, $$2stringBase0@l
/* 80018658 00014498  4C C6 31 82 */	crclr 6
/* 8001865C 0001449C  48 00 53 35 */	bl OSReport
/* 80018660 000144A0  2C 1E 00 00 */	cmpwi r30, 0
/* 80018664 000144A4  41 82 00 18 */	beq lbl_8001867C
/* 80018668 000144A8  38 7F 1D 60 */	addi r3, r31, 0x1d60
/* 8001866C 000144AC  38 63 00 1F */	addi r3, r3, 0x1f
/* 80018670 000144B0  4C C6 31 82 */	crclr 6
/* 80018674 000144B4  48 00 53 1D */	bl OSReport
/* 80018678 000144B8  48 00 00 14 */	b lbl_8001868C
lbl_8001867C:
/* 8001867C 000144BC  38 7F 1D 60 */	addi r3, r31, 0x1d60
/* 80018680 000144C0  38 63 00 27 */	addi r3, r3, 0x27
/* 80018684 000144C4  4C C6 31 82 */	crclr 6
/* 80018688 000144C8  48 00 53 09 */	bl OSReport
lbl_8001868C:
/* 8001868C 000144CC  7F C3 F3 78 */	mr r3, r30
/* 80018690 000144D0  48 00 1A 09 */	bl SetUseSerialIO
lbl_80018694:
/* 80018694 000144D4  38 61 00 08 */	addi r3, r1, 8
/* 80018698 000144D8  38 80 00 00 */	li r4, 0
/* 8001869C 000144DC  38 A0 00 40 */	li r5, 0x40
/* 800186A0 000144E0  4B FF D1 2D */	bl TRK_memset
/* 800186A4 000144E4  80 6D E3 40 */	lwz r3, g_CurrentSequence-_SDA_BASE_(r13)
/* 800186A8 000144E8  38 00 00 80 */	li r0, 0x80
/* 800186AC 000144EC  38 80 00 40 */	li r4, 0x40
/* 800186B0 000144F0  38 A0 00 00 */	li r5, 0
/* 800186B4 000144F4  38 C3 00 01 */	addi r6, r3, 1
/* 800186B8 000144F8  98 01 00 0C */	stb r0, 0xc(r1)
/* 800186BC 000144FC  38 06 00 01 */	addi r0, r6, 1
/* 800186C0 00014500  38 61 00 08 */	addi r3, r1, 8
/* 800186C4 00014504  90 81 00 08 */	stw r4, 8(r1)
/* 800186C8 00014508  38 80 00 40 */	li r4, 0x40
/* 800186CC 0001450C  98 A1 00 10 */	stb r5, 0x10(r1)
/* 800186D0 00014510  90 C1 00 14 */	stw r6, 0x14(r1)
/* 800186D4 00014514  90 0D E3 40 */	stw r0, g_CurrentSequence-_SDA_BASE_(r13)
/* 800186D8 00014518  4B FF D9 29 */	bl TRK_WriteUARTN
/* 800186DC 0001451C  83 E1 00 4C */	lwz r31, 0x4c(r1)
/* 800186E0 00014520  38 60 00 00 */	li r3, 0
/* 800186E4 00014524  83 C1 00 48 */	lwz r30, 0x48(r1)
/* 800186E8 00014528  80 01 00 54 */	lwz r0, 0x54(r1)
/* 800186EC 0001452C  7C 08 03 A6 */	mtlr r0
/* 800186F0 00014530  38 21 00 50 */	addi r1, r1, 0x50
/* 800186F4 00014534  4E 80 00 20 */	blr 

.section .data5, "wa"  # 0x80421040 - 0x80496700
.global $$2781
$$2781:
	.incbin "baserom.dol", 0x41DE28, 0x1C
.global $$2826
$$2826:
	.incbin "baserom.dol", 0x41DE44, 0x1C
.global $$2stringBase0
$$2stringBase0:
	.incbin "baserom.dol", 0x41DE60, 0x30

.section .bss, "wa"  # 0x80496700 - 0x805643FC
.global g_CurrentSequence
g_CurrentSequence:
	.skip 0x4
.global IsTRKConnected
IsTRKConnected:
	.skip 0x4
