// Seed: 447770867
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input wor id_2,
    input tri1 id_3,
    input wand id_4,
    output supply0 id_5,
    input wor id_6,
    output wor id_7,
    input tri0 id_8,
    input tri0 id_9,
    output wand id_10,
    output wand id_11,
    output supply0 id_12
);
  id_14 :
  assert property (@(posedge 1'b0) 1'b0)
  else $display(1'b0 & ~id_6, id_6);
  assign module_1.id_23 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    output supply0 id_5,
    input tri id_6,
    input tri id_7,
    input uwire id_8,
    input supply0 id_9,
    output wand id_10,
    input tri0 id_11,
    input wor id_12,
    input wire id_13,
    input supply0 id_14,
    output tri1 id_15,
    input wire id_16,
    input uwire id_17,
    output tri0 id_18,
    input uwire id_19,
    output tri1 id_20,
    input tri1 id_21,
    output supply1 id_22,
    input wor id_23,
    input uwire id_24,
    output tri1 id_25,
    output tri id_26,
    input wor id_27,
    input tri1 id_28,
    input uwire id_29,
    input tri id_30,
    input tri id_31,
    input wor id_32
);
  wire id_34;
  module_0 modCall_1 (
      id_32,
      id_19,
      id_28,
      id_21,
      id_14,
      id_4,
      id_31,
      id_10,
      id_24,
      id_17,
      id_10,
      id_5,
      id_20
  );
  tri0 id_35 = id_2;
  wire id_36 = ~id_9;
endmodule
