
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ce4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002df0  08002df0  00012df0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e14  08002e14  00020054  2**0
                  CONTENTS
  4 .ARM          00000000  08002e14  08002e14  00020054  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e14  08002e14  00020054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e14  08002e14  00012e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e18  08002e18  00012e18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000054  20000000  08002e1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  20000054  08002e70  00020054  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000108  08002e70  00020108  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097d9  00000000  00000000  0002007d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bbe  00000000  00000000  00029856  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a90  00000000  00000000  0002b418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000970  00000000  00000000  0002bea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016ee0  00000000  00000000  0002c818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c250  00000000  00000000  000436f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082504  00000000  00000000  0004f948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1e4c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002928  00000000  00000000  000d1ea0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000054 	.word	0x20000054
 8000128:	00000000 	.word	0x00000000
 800012c:	08002dd8 	.word	0x08002dd8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000058 	.word	0x20000058
 8000148:	08002dd8 	.word	0x08002dd8

0800014c <IsModeButtonPressed>:
int KeyReg3[3] = {NORMAL_STATE};
int Time = 200;
int ButtonFlag[3] = {0};


int IsModeButtonPressed(int pos){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(ButtonFlag[pos] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <IsModeButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <IsModeButtonPressed+0x22>
		ButtonFlag[pos] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <IsModeButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <IsModeButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000070 	.word	0x20000070

08000180 <MODEProcess>:

void MODEProcess(int idx){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	ButtonFlag[idx] = 1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <MODEProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	20000070 	.word	0x20000070

080001a0 <getKeyInput1>:
void getKeyInput1(){
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
	for (int i = 0; i < 3; i++){
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e073      	b.n	8000294 <getKeyInput1+0xf4>
		KeyReg0[i] = KeyReg1[i];
 80001ac:	4a3d      	ldr	r2, [pc, #244]	; (80002a4 <getKeyInput1+0x104>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	493c      	ldr	r1, [pc, #240]	; (80002a8 <getKeyInput1+0x108>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 80001bc:	4a3b      	ldr	r2, [pc, #236]	; (80002ac <getKeyInput1+0x10c>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	4937      	ldr	r1, [pc, #220]	; (80002a4 <getKeyInput1+0x104>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg2[i] = (i == 0) ? HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7) :
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	d106      	bne.n	80001e0 <getKeyInput1+0x40>
 80001d2:	2180      	movs	r1, #128	; 0x80
 80001d4:	4836      	ldr	r0, [pc, #216]	; (80002b0 <getKeyInput1+0x110>)
 80001d6:	f001 fdd3 	bl	8001d80 <HAL_GPIO_ReadPin>
 80001da:	4603      	mov	r3, r0
 80001dc:	461a      	mov	r2, r3
 80001de:	e011      	b.n	8000204 <getKeyInput1+0x64>
		             (i == 1) ? HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8) :
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	d107      	bne.n	80001f6 <getKeyInput1+0x56>
 80001e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001ea:	4831      	ldr	r0, [pc, #196]	; (80002b0 <getKeyInput1+0x110>)
 80001ec:	f001 fdc8 	bl	8001d80 <HAL_GPIO_ReadPin>
 80001f0:	4603      	mov	r3, r0
 80001f2:	461a      	mov	r2, r3
 80001f4:	e006      	b.n	8000204 <getKeyInput1+0x64>
		             HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9);
 80001f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001fa:	482d      	ldr	r0, [pc, #180]	; (80002b0 <getKeyInput1+0x110>)
 80001fc:	f001 fdc0 	bl	8001d80 <HAL_GPIO_ReadPin>
 8000200:	4603      	mov	r3, r0
		             (i == 1) ? HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8) :
 8000202:	461a      	mov	r2, r3
		KeyReg2[i] = (i == 0) ? HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7) :
 8000204:	4929      	ldr	r1, [pc, #164]	; (80002ac <getKeyInput1+0x10c>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])){
 800020c:	4a26      	ldr	r2, [pc, #152]	; (80002a8 <getKeyInput1+0x108>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000214:	4923      	ldr	r1, [pc, #140]	; (80002a4 <getKeyInput1+0x104>)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800021c:	429a      	cmp	r2, r3
 800021e:	d136      	bne.n	800028e <getKeyInput1+0xee>
 8000220:	4a20      	ldr	r2, [pc, #128]	; (80002a4 <getKeyInput1+0x104>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000228:	4920      	ldr	r1, [pc, #128]	; (80002ac <getKeyInput1+0x10c>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000230:	429a      	cmp	r2, r3
 8000232:	d12c      	bne.n	800028e <getKeyInput1+0xee>
			if(KeyReg3[i] != KeyReg2[i]){
 8000234:	4a1f      	ldr	r2, [pc, #124]	; (80002b4 <getKeyInput1+0x114>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800023c:	491b      	ldr	r1, [pc, #108]	; (80002ac <getKeyInput1+0x10c>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000244:	429a      	cmp	r2, r3
 8000246:	d014      	beq.n	8000272 <getKeyInput1+0xd2>
				KeyReg3[i] = KeyReg2[i];
 8000248:	4a18      	ldr	r2, [pc, #96]	; (80002ac <getKeyInput1+0x10c>)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000250:	4918      	ldr	r1, [pc, #96]	; (80002b4 <getKeyInput1+0x114>)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(KeyReg2[i] == PRESSED_STATE){
 8000258:	4a14      	ldr	r2, [pc, #80]	; (80002ac <getKeyInput1+0x10c>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d114      	bne.n	800028e <getKeyInput1+0xee>
					MODEProcess(i);
 8000264:	6878      	ldr	r0, [r7, #4]
 8000266:	f7ff ff8b 	bl	8000180 <MODEProcess>
					Time = 200;
 800026a:	4b13      	ldr	r3, [pc, #76]	; (80002b8 <getKeyInput1+0x118>)
 800026c:	22c8      	movs	r2, #200	; 0xc8
 800026e:	601a      	str	r2, [r3, #0]
 8000270:	e00d      	b.n	800028e <getKeyInput1+0xee>
				}
			}
			else{
				Time--;
 8000272:	4b11      	ldr	r3, [pc, #68]	; (80002b8 <getKeyInput1+0x118>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	3b01      	subs	r3, #1
 8000278:	4a0f      	ldr	r2, [pc, #60]	; (80002b8 <getKeyInput1+0x118>)
 800027a:	6013      	str	r3, [r2, #0]
				if(Time == 0){
 800027c:	4b0e      	ldr	r3, [pc, #56]	; (80002b8 <getKeyInput1+0x118>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	2b00      	cmp	r3, #0
 8000282:	d104      	bne.n	800028e <getKeyInput1+0xee>
					KeyReg3[i] = NORMAL_STATE;
 8000284:	4a0b      	ldr	r2, [pc, #44]	; (80002b4 <getKeyInput1+0x114>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	2101      	movs	r1, #1
 800028a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 3; i++){
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	3301      	adds	r3, #1
 8000292:	607b      	str	r3, [r7, #4]
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	2b02      	cmp	r3, #2
 8000298:	dd88      	ble.n	80001ac <getKeyInput1+0xc>
				}
			}
		}
	}
}
 800029a:	bf00      	nop
 800029c:	bf00      	nop
 800029e:	3708      	adds	r7, #8
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	2000000c 	.word	0x2000000c
 80002a8:	20000000 	.word	0x20000000
 80002ac:	20000018 	.word	0x20000018
 80002b0:	40010c00 	.word	0x40010c00
 80002b4:	20000024 	.word	0x20000024
 80002b8:	20000030 	.word	0x20000030

080002bc <fsm_auto_run>:
 *
 *  Created on: Oct 29, 2024
 *      Author: Admin
 */
#include "fsm_auto.h"
void fsm_auto_run(){
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0
	switch(status){
 80002c0:	4b90      	ldr	r3, [pc, #576]	; (8000504 <fsm_auto_run+0x248>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	3b01      	subs	r3, #1
 80002c6:	2b04      	cmp	r3, #4
 80002c8:	f200 81ef 	bhi.w	80006aa <fsm_auto_run+0x3ee>
 80002cc:	a201      	add	r2, pc, #4	; (adr r2, 80002d4 <fsm_auto_run+0x18>)
 80002ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002d2:	bf00      	nop
 80002d4:	080002e9 	.word	0x080002e9
 80002d8:	08000385 	.word	0x08000385
 80002dc:	08000445 	.word	0x08000445
 80002e0:	0800052d 	.word	0x0800052d
 80002e4:	080005ed 	.word	0x080005ed
	case INIT:
		timeRed = TIME_RED;
 80002e8:	4b87      	ldr	r3, [pc, #540]	; (8000508 <fsm_auto_run+0x24c>)
 80002ea:	2205      	movs	r2, #5
 80002ec:	601a      	str	r2, [r3, #0]
		timeAmber = TIME_AMBER;
 80002ee:	4b87      	ldr	r3, [pc, #540]	; (800050c <fsm_auto_run+0x250>)
 80002f0:	2202      	movs	r2, #2
 80002f2:	601a      	str	r2, [r3, #0]
		timeGreen = TIME_GREEN;
 80002f4:	4b86      	ldr	r3, [pc, #536]	; (8000510 <fsm_auto_run+0x254>)
 80002f6:	2203      	movs	r2, #3
 80002f8:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_All, 1);
 80002fa:	2201      	movs	r2, #1
 80002fc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000300:	4884      	ldr	r0, [pc, #528]	; (8000514 <fsm_auto_run+0x258>)
 8000302:	f001 fd54 	bl	8001dae <HAL_GPIO_WritePin>
		setTimer1(timeGreen*1000);
 8000306:	4b82      	ldr	r3, [pc, #520]	; (8000510 <fsm_auto_run+0x254>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800030e:	fb02 f303 	mul.w	r3, r2, r3
 8000312:	4618      	mov	r0, r3
 8000314:	f000 ffee 	bl	80012f4 <setTimer1>
		status = RED1_GREEN2;
 8000318:	4b7a      	ldr	r3, [pc, #488]	; (8000504 <fsm_auto_run+0x248>)
 800031a:	2202      	movs	r2, #2
 800031c:	601a      	str	r2, [r3, #0]
		mode = 1;
 800031e:	4b7e      	ldr	r3, [pc, #504]	; (8000518 <fsm_auto_run+0x25c>)
 8000320:	2201      	movs	r2, #1
 8000322:	601a      	str	r2, [r3, #0]
		count = timeRed;
 8000324:	4b78      	ldr	r3, [pc, #480]	; (8000508 <fsm_auto_run+0x24c>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	4a7c      	ldr	r2, [pc, #496]	; (800051c <fsm_auto_run+0x260>)
 800032a:	6013      	str	r3, [r2, #0]
		UpdateBuffer(mode, count);
 800032c:	4b7a      	ldr	r3, [pc, #488]	; (8000518 <fsm_auto_run+0x25c>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	4a7a      	ldr	r2, [pc, #488]	; (800051c <fsm_auto_run+0x260>)
 8000332:	6812      	ldr	r2, [r2, #0]
 8000334:	4611      	mov	r1, r2
 8000336:	4618      	mov	r0, r3
 8000338:	f000 fe5e 	bl	8000ff8 <UpdateBuffer>
		setTimer3(250);
 800033c:	20fa      	movs	r0, #250	; 0xfa
 800033e:	f001 f811 	bl	8001364 <setTimer3>
		if(IsModeButtonPressed(0) == 1){
 8000342:	2000      	movs	r0, #0
 8000344:	f7ff ff02 	bl	800014c <IsModeButtonPressed>
 8000348:	4603      	mov	r3, r0
 800034a:	2b01      	cmp	r3, #1
 800034c:	f040 81af 	bne.w	80006ae <fsm_auto_run+0x3f2>
			mode = 3;
 8000350:	4b71      	ldr	r3, [pc, #452]	; (8000518 <fsm_auto_run+0x25c>)
 8000352:	2203      	movs	r2, #3
 8000354:	601a      	str	r2, [r3, #0]
			UpdateBuffer(mode, timeRed);
 8000356:	4b70      	ldr	r3, [pc, #448]	; (8000518 <fsm_auto_run+0x25c>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	4a6b      	ldr	r2, [pc, #428]	; (8000508 <fsm_auto_run+0x24c>)
 800035c:	6812      	ldr	r2, [r2, #0]
 800035e:	4611      	mov	r1, r2
 8000360:	4618      	mov	r0, r3
 8000362:	f000 fe49 	bl	8000ff8 <UpdateBuffer>
			status = MAN_RED;
 8000366:	4b67      	ldr	r3, [pc, #412]	; (8000504 <fsm_auto_run+0x248>)
 8000368:	220c      	movs	r2, #12
 800036a:	601a      	str	r2, [r3, #0]
			setTimer2(7000);
 800036c:	f641 3058 	movw	r0, #7000	; 0x1b58
 8000370:	f000 ffdc 	bl	800132c <setTimer2>
			setTimer1(500);
 8000374:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000378:	f000 ffbc 	bl	80012f4 <setTimer1>
			setTimer3(250);
 800037c:	20fa      	movs	r0, #250	; 0xfa
 800037e:	f000 fff1 	bl	8001364 <setTimer3>
		}
		break;
 8000382:	e194      	b.n	80006ae <fsm_auto_run+0x3f2>
	case RED1_GREEN2:
		displayRED1();
 8000384:	f001 f902 	bl	800158c <displayRED1>
		displayGREEN2();
 8000388:	f001 f96e 	bl	8001668 <displayGREEN2>
		if(timer1_flag == 1){
 800038c:	4b64      	ldr	r3, [pc, #400]	; (8000520 <fsm_auto_run+0x264>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	2b01      	cmp	r3, #1
 8000392:	d10b      	bne.n	80003ac <fsm_auto_run+0xf0>
//			setTimer3(250);
			status = RED1_AMBER2;
 8000394:	4b5b      	ldr	r3, [pc, #364]	; (8000504 <fsm_auto_run+0x248>)
 8000396:	2203      	movs	r2, #3
 8000398:	601a      	str	r2, [r3, #0]
//			count = timeAmber;
			setTimer1(timeAmber*1000);
 800039a:	4b5c      	ldr	r3, [pc, #368]	; (800050c <fsm_auto_run+0x250>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003a2:	fb02 f303 	mul.w	r3, r2, r3
 80003a6:	4618      	mov	r0, r3
 80003a8:	f000 ffa4 	bl	80012f4 <setTimer1>
		}
		if(IsModeButtonPressed(0) == 1){
 80003ac:	2000      	movs	r0, #0
 80003ae:	f7ff fecd 	bl	800014c <IsModeButtonPressed>
 80003b2:	4603      	mov	r3, r0
 80003b4:	2b01      	cmp	r3, #1
 80003b6:	d118      	bne.n	80003ea <fsm_auto_run+0x12e>
			mode = 2;
 80003b8:	4b57      	ldr	r3, [pc, #348]	; (8000518 <fsm_auto_run+0x25c>)
 80003ba:	2202      	movs	r2, #2
 80003bc:	601a      	str	r2, [r3, #0]
			UpdateBuffer(mode, timeRed);
 80003be:	4b56      	ldr	r3, [pc, #344]	; (8000518 <fsm_auto_run+0x25c>)
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	4a51      	ldr	r2, [pc, #324]	; (8000508 <fsm_auto_run+0x24c>)
 80003c4:	6812      	ldr	r2, [r2, #0]
 80003c6:	4611      	mov	r1, r2
 80003c8:	4618      	mov	r0, r3
 80003ca:	f000 fe15 	bl	8000ff8 <UpdateBuffer>
			status = MAN_RED;
 80003ce:	4b4d      	ldr	r3, [pc, #308]	; (8000504 <fsm_auto_run+0x248>)
 80003d0:	220c      	movs	r2, #12
 80003d2:	601a      	str	r2, [r3, #0]
			setTimer1(500);
 80003d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003d8:	f000 ff8c 	bl	80012f4 <setTimer1>
			setTimer2(7000);
 80003dc:	f641 3058 	movw	r0, #7000	; 0x1b58
 80003e0:	f000 ffa4 	bl	800132c <setTimer2>
			setTimer3(250);
 80003e4:	20fa      	movs	r0, #250	; 0xfa
 80003e6:	f000 ffbd 	bl	8001364 <setTimer3>
		}
		if(timer3_flag == 1){
 80003ea:	4b4e      	ldr	r3, [pc, #312]	; (8000524 <fsm_auto_run+0x268>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	2b01      	cmp	r3, #1
 80003f0:	f040 815f 	bne.w	80006b2 <fsm_auto_run+0x3f6>

				if(index > 3) {
 80003f4:	4b4c      	ldr	r3, [pc, #304]	; (8000528 <fsm_auto_run+0x26c>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	2b03      	cmp	r3, #3
 80003fa:	dd17      	ble.n	800042c <fsm_auto_run+0x170>
					index = 0;
 80003fc:	4b4a      	ldr	r3, [pc, #296]	; (8000528 <fsm_auto_run+0x26c>)
 80003fe:	2200      	movs	r2, #0
 8000400:	601a      	str	r2, [r3, #0]
					count--;
 8000402:	4b46      	ldr	r3, [pc, #280]	; (800051c <fsm_auto_run+0x260>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	3b01      	subs	r3, #1
 8000408:	4a44      	ldr	r2, [pc, #272]	; (800051c <fsm_auto_run+0x260>)
 800040a:	6013      	str	r3, [r2, #0]
					if(count <= 0){
 800040c:	4b43      	ldr	r3, [pc, #268]	; (800051c <fsm_auto_run+0x260>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	2b00      	cmp	r3, #0
 8000412:	dc03      	bgt.n	800041c <fsm_auto_run+0x160>
						count = timeRed;
 8000414:	4b3c      	ldr	r3, [pc, #240]	; (8000508 <fsm_auto_run+0x24c>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4a40      	ldr	r2, [pc, #256]	; (800051c <fsm_auto_run+0x260>)
 800041a:	6013      	str	r3, [r2, #0]
					}
					UpdateBuffer(mode, count);
 800041c:	4b3e      	ldr	r3, [pc, #248]	; (8000518 <fsm_auto_run+0x25c>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4a3e      	ldr	r2, [pc, #248]	; (800051c <fsm_auto_run+0x260>)
 8000422:	6812      	ldr	r2, [r2, #0]
 8000424:	4611      	mov	r1, r2
 8000426:	4618      	mov	r0, r3
 8000428:	f000 fde6 	bl	8000ff8 <UpdateBuffer>
				}
				setTimer3(250);
 800042c:	20fa      	movs	r0, #250	; 0xfa
 800042e:	f000 ff99 	bl	8001364 <setTimer3>
				Update7SEG(index++);
 8000432:	4b3d      	ldr	r3, [pc, #244]	; (8000528 <fsm_auto_run+0x26c>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	1c5a      	adds	r2, r3, #1
 8000438:	493b      	ldr	r1, [pc, #236]	; (8000528 <fsm_auto_run+0x26c>)
 800043a:	600a      	str	r2, [r1, #0]
 800043c:	4618      	mov	r0, r3
 800043e:	f000 fd4f 	bl	8000ee0 <Update7SEG>
			}
		break;
 8000442:	e136      	b.n	80006b2 <fsm_auto_run+0x3f6>
	case RED1_AMBER2:
		displayRED1();
 8000444:	f001 f8a2 	bl	800158c <displayRED1>
		displayAMBER2();
 8000448:	f001 f8f8 	bl	800163c <displayAMBER2>
		if(timer1_flag == 1){
 800044c:	4b34      	ldr	r3, [pc, #208]	; (8000520 <fsm_auto_run+0x264>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	2b01      	cmp	r3, #1
 8000452:	d10b      	bne.n	800046c <fsm_auto_run+0x1b0>
//			setTimer3(250);
			status = GREEN1_RED2;
 8000454:	4b2b      	ldr	r3, [pc, #172]	; (8000504 <fsm_auto_run+0x248>)
 8000456:	2204      	movs	r2, #4
 8000458:	601a      	str	r2, [r3, #0]
//			count = timeGreen;
			setTimer1(timeGreen*1000);
 800045a:	4b2d      	ldr	r3, [pc, #180]	; (8000510 <fsm_auto_run+0x254>)
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000462:	fb02 f303 	mul.w	r3, r2, r3
 8000466:	4618      	mov	r0, r3
 8000468:	f000 ff44 	bl	80012f4 <setTimer1>
		}
		if(IsModeButtonPressed(0) == 1){
 800046c:	2000      	movs	r0, #0
 800046e:	f7ff fe6d 	bl	800014c <IsModeButtonPressed>
 8000472:	4603      	mov	r3, r0
 8000474:	2b01      	cmp	r3, #1
 8000476:	d118      	bne.n	80004aa <fsm_auto_run+0x1ee>
			mode = 2;
 8000478:	4b27      	ldr	r3, [pc, #156]	; (8000518 <fsm_auto_run+0x25c>)
 800047a:	2202      	movs	r2, #2
 800047c:	601a      	str	r2, [r3, #0]
			UpdateBuffer(mode, timeRed);
 800047e:	4b26      	ldr	r3, [pc, #152]	; (8000518 <fsm_auto_run+0x25c>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	4a21      	ldr	r2, [pc, #132]	; (8000508 <fsm_auto_run+0x24c>)
 8000484:	6812      	ldr	r2, [r2, #0]
 8000486:	4611      	mov	r1, r2
 8000488:	4618      	mov	r0, r3
 800048a:	f000 fdb5 	bl	8000ff8 <UpdateBuffer>
			status = MAN_RED;
 800048e:	4b1d      	ldr	r3, [pc, #116]	; (8000504 <fsm_auto_run+0x248>)
 8000490:	220c      	movs	r2, #12
 8000492:	601a      	str	r2, [r3, #0]
			setTimer1(500);
 8000494:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000498:	f000 ff2c 	bl	80012f4 <setTimer1>
			setTimer2(7000);
 800049c:	f641 3058 	movw	r0, #7000	; 0x1b58
 80004a0:	f000 ff44 	bl	800132c <setTimer2>
			setTimer3(250);
 80004a4:	20fa      	movs	r0, #250	; 0xfa
 80004a6:	f000 ff5d 	bl	8001364 <setTimer3>
		}
		if(timer3_flag == 1){
 80004aa:	4b1e      	ldr	r3, [pc, #120]	; (8000524 <fsm_auto_run+0x268>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	2b01      	cmp	r3, #1
 80004b0:	f040 8101 	bne.w	80006b6 <fsm_auto_run+0x3fa>

				if(index > 3) {
 80004b4:	4b1c      	ldr	r3, [pc, #112]	; (8000528 <fsm_auto_run+0x26c>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	2b03      	cmp	r3, #3
 80004ba:	dd17      	ble.n	80004ec <fsm_auto_run+0x230>
					index = 0;
 80004bc:	4b1a      	ldr	r3, [pc, #104]	; (8000528 <fsm_auto_run+0x26c>)
 80004be:	2200      	movs	r2, #0
 80004c0:	601a      	str	r2, [r3, #0]
					count--;
 80004c2:	4b16      	ldr	r3, [pc, #88]	; (800051c <fsm_auto_run+0x260>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	3b01      	subs	r3, #1
 80004c8:	4a14      	ldr	r2, [pc, #80]	; (800051c <fsm_auto_run+0x260>)
 80004ca:	6013      	str	r3, [r2, #0]
					if(count <= 0){
 80004cc:	4b13      	ldr	r3, [pc, #76]	; (800051c <fsm_auto_run+0x260>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	dc03      	bgt.n	80004dc <fsm_auto_run+0x220>
						count = timeRed;
 80004d4:	4b0c      	ldr	r3, [pc, #48]	; (8000508 <fsm_auto_run+0x24c>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a10      	ldr	r2, [pc, #64]	; (800051c <fsm_auto_run+0x260>)
 80004da:	6013      	str	r3, [r2, #0]
					}
					UpdateBuffer(mode, count);
 80004dc:	4b0e      	ldr	r3, [pc, #56]	; (8000518 <fsm_auto_run+0x25c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a0e      	ldr	r2, [pc, #56]	; (800051c <fsm_auto_run+0x260>)
 80004e2:	6812      	ldr	r2, [r2, #0]
 80004e4:	4611      	mov	r1, r2
 80004e6:	4618      	mov	r0, r3
 80004e8:	f000 fd86 	bl	8000ff8 <UpdateBuffer>
				}
				setTimer3(250);
 80004ec:	20fa      	movs	r0, #250	; 0xfa
 80004ee:	f000 ff39 	bl	8001364 <setTimer3>
				Update7SEG(index++);
 80004f2:	4b0d      	ldr	r3, [pc, #52]	; (8000528 <fsm_auto_run+0x26c>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	1c5a      	adds	r2, r3, #1
 80004f8:	490b      	ldr	r1, [pc, #44]	; (8000528 <fsm_auto_run+0x26c>)
 80004fa:	600a      	str	r2, [r1, #0]
 80004fc:	4618      	mov	r0, r3
 80004fe:	f000 fcef 	bl	8000ee0 <Update7SEG>
			}
		break;
 8000502:	e0d8      	b.n	80006b6 <fsm_auto_run+0x3fa>
 8000504:	2000007c 	.word	0x2000007c
 8000508:	2000003c 	.word	0x2000003c
 800050c:	20000040 	.word	0x20000040
 8000510:	20000044 	.word	0x20000044
 8000514:	40010800 	.word	0x40010800
 8000518:	20000034 	.word	0x20000034
 800051c:	20000038 	.word	0x20000038
 8000520:	20000088 	.word	0x20000088
 8000524:	20000098 	.word	0x20000098
 8000528:	20000080 	.word	0x20000080
	case GREEN1_RED2:
		displayGREEN1();
 800052c:	f001 f85a 	bl	80015e4 <displayGREEN1>
		displayRED2();
 8000530:	f001 f86e 	bl	8001610 <displayRED2>
		if(timer1_flag == 1){
 8000534:	4b63      	ldr	r3, [pc, #396]	; (80006c4 <fsm_auto_run+0x408>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	2b01      	cmp	r3, #1
 800053a:	d10b      	bne.n	8000554 <fsm_auto_run+0x298>
//			setTimer3(250);
			status = AMBER1_RED2;
 800053c:	4b62      	ldr	r3, [pc, #392]	; (80006c8 <fsm_auto_run+0x40c>)
 800053e:	2205      	movs	r2, #5
 8000540:	601a      	str	r2, [r3, #0]
//			count = timeAmber;
			setTimer1(timeAmber*1000);
 8000542:	4b62      	ldr	r3, [pc, #392]	; (80006cc <fsm_auto_run+0x410>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800054a:	fb02 f303 	mul.w	r3, r2, r3
 800054e:	4618      	mov	r0, r3
 8000550:	f000 fed0 	bl	80012f4 <setTimer1>
		}
		if(IsModeButtonPressed(0) == 1){
 8000554:	2000      	movs	r0, #0
 8000556:	f7ff fdf9 	bl	800014c <IsModeButtonPressed>
 800055a:	4603      	mov	r3, r0
 800055c:	2b01      	cmp	r3, #1
 800055e:	d118      	bne.n	8000592 <fsm_auto_run+0x2d6>
			mode = 2;
 8000560:	4b5b      	ldr	r3, [pc, #364]	; (80006d0 <fsm_auto_run+0x414>)
 8000562:	2202      	movs	r2, #2
 8000564:	601a      	str	r2, [r3, #0]
			UpdateBuffer(mode, timeRed);
 8000566:	4b5a      	ldr	r3, [pc, #360]	; (80006d0 <fsm_auto_run+0x414>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	4a5a      	ldr	r2, [pc, #360]	; (80006d4 <fsm_auto_run+0x418>)
 800056c:	6812      	ldr	r2, [r2, #0]
 800056e:	4611      	mov	r1, r2
 8000570:	4618      	mov	r0, r3
 8000572:	f000 fd41 	bl	8000ff8 <UpdateBuffer>
			status = MAN_RED;
 8000576:	4b54      	ldr	r3, [pc, #336]	; (80006c8 <fsm_auto_run+0x40c>)
 8000578:	220c      	movs	r2, #12
 800057a:	601a      	str	r2, [r3, #0]
			setTimer1(500);
 800057c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000580:	f000 feb8 	bl	80012f4 <setTimer1>
			setTimer2(7000);
 8000584:	f641 3058 	movw	r0, #7000	; 0x1b58
 8000588:	f000 fed0 	bl	800132c <setTimer2>
			setTimer3(250);
 800058c:	20fa      	movs	r0, #250	; 0xfa
 800058e:	f000 fee9 	bl	8001364 <setTimer3>
		}
		if(timer3_flag == 1){
 8000592:	4b51      	ldr	r3, [pc, #324]	; (80006d8 <fsm_auto_run+0x41c>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	2b01      	cmp	r3, #1
 8000598:	f040 808f 	bne.w	80006ba <fsm_auto_run+0x3fe>

				if(index > 3) {
 800059c:	4b4f      	ldr	r3, [pc, #316]	; (80006dc <fsm_auto_run+0x420>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	2b03      	cmp	r3, #3
 80005a2:	dd17      	ble.n	80005d4 <fsm_auto_run+0x318>
					index = 0;
 80005a4:	4b4d      	ldr	r3, [pc, #308]	; (80006dc <fsm_auto_run+0x420>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
					count--;
 80005aa:	4b4d      	ldr	r3, [pc, #308]	; (80006e0 <fsm_auto_run+0x424>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	3b01      	subs	r3, #1
 80005b0:	4a4b      	ldr	r2, [pc, #300]	; (80006e0 <fsm_auto_run+0x424>)
 80005b2:	6013      	str	r3, [r2, #0]
					if(count <= 0){
 80005b4:	4b4a      	ldr	r3, [pc, #296]	; (80006e0 <fsm_auto_run+0x424>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	dc03      	bgt.n	80005c4 <fsm_auto_run+0x308>
						count = timeRed;
 80005bc:	4b45      	ldr	r3, [pc, #276]	; (80006d4 <fsm_auto_run+0x418>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a47      	ldr	r2, [pc, #284]	; (80006e0 <fsm_auto_run+0x424>)
 80005c2:	6013      	str	r3, [r2, #0]
					}
					UpdateBuffer(mode, count);
 80005c4:	4b42      	ldr	r3, [pc, #264]	; (80006d0 <fsm_auto_run+0x414>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a45      	ldr	r2, [pc, #276]	; (80006e0 <fsm_auto_run+0x424>)
 80005ca:	6812      	ldr	r2, [r2, #0]
 80005cc:	4611      	mov	r1, r2
 80005ce:	4618      	mov	r0, r3
 80005d0:	f000 fd12 	bl	8000ff8 <UpdateBuffer>
				}
				setTimer3(250);
 80005d4:	20fa      	movs	r0, #250	; 0xfa
 80005d6:	f000 fec5 	bl	8001364 <setTimer3>
				Update7SEG(index++);
 80005da:	4b40      	ldr	r3, [pc, #256]	; (80006dc <fsm_auto_run+0x420>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	1c5a      	adds	r2, r3, #1
 80005e0:	493e      	ldr	r1, [pc, #248]	; (80006dc <fsm_auto_run+0x420>)
 80005e2:	600a      	str	r2, [r1, #0]
 80005e4:	4618      	mov	r0, r3
 80005e6:	f000 fc7b 	bl	8000ee0 <Update7SEG>
			}
		break;
 80005ea:	e066      	b.n	80006ba <fsm_auto_run+0x3fe>
	case AMBER1_RED2:
		displayAMBER1();
 80005ec:	f000 ffe4 	bl	80015b8 <displayAMBER1>
		displayRED2();
 80005f0:	f001 f80e 	bl	8001610 <displayRED2>
		if(timer1_flag == 1){
 80005f4:	4b33      	ldr	r3, [pc, #204]	; (80006c4 <fsm_auto_run+0x408>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	2b01      	cmp	r3, #1
 80005fa:	d10b      	bne.n	8000614 <fsm_auto_run+0x358>
//			setTimer3(250);
			status = RED1_GREEN2;
 80005fc:	4b32      	ldr	r3, [pc, #200]	; (80006c8 <fsm_auto_run+0x40c>)
 80005fe:	2202      	movs	r2, #2
 8000600:	601a      	str	r2, [r3, #0]
//			count = timeGreen;
			setTimer1(timeGreen*1000);
 8000602:	4b38      	ldr	r3, [pc, #224]	; (80006e4 <fsm_auto_run+0x428>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800060a:	fb02 f303 	mul.w	r3, r2, r3
 800060e:	4618      	mov	r0, r3
 8000610:	f000 fe70 	bl	80012f4 <setTimer1>
		}
		if(IsModeButtonPressed(0) == 1){
 8000614:	2000      	movs	r0, #0
 8000616:	f7ff fd99 	bl	800014c <IsModeButtonPressed>
 800061a:	4603      	mov	r3, r0
 800061c:	2b01      	cmp	r3, #1
 800061e:	d118      	bne.n	8000652 <fsm_auto_run+0x396>
			mode = 2;
 8000620:	4b2b      	ldr	r3, [pc, #172]	; (80006d0 <fsm_auto_run+0x414>)
 8000622:	2202      	movs	r2, #2
 8000624:	601a      	str	r2, [r3, #0]
			UpdateBuffer(mode, timeRed);
 8000626:	4b2a      	ldr	r3, [pc, #168]	; (80006d0 <fsm_auto_run+0x414>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a2a      	ldr	r2, [pc, #168]	; (80006d4 <fsm_auto_run+0x418>)
 800062c:	6812      	ldr	r2, [r2, #0]
 800062e:	4611      	mov	r1, r2
 8000630:	4618      	mov	r0, r3
 8000632:	f000 fce1 	bl	8000ff8 <UpdateBuffer>
			status = MAN_RED;
 8000636:	4b24      	ldr	r3, [pc, #144]	; (80006c8 <fsm_auto_run+0x40c>)
 8000638:	220c      	movs	r2, #12
 800063a:	601a      	str	r2, [r3, #0]
			setTimer1(500);
 800063c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000640:	f000 fe58 	bl	80012f4 <setTimer1>
			setTimer2(7000);
 8000644:	f641 3058 	movw	r0, #7000	; 0x1b58
 8000648:	f000 fe70 	bl	800132c <setTimer2>
			setTimer3(250);
 800064c:	20fa      	movs	r0, #250	; 0xfa
 800064e:	f000 fe89 	bl	8001364 <setTimer3>
		}
		if(timer3_flag == 1){
 8000652:	4b21      	ldr	r3, [pc, #132]	; (80006d8 <fsm_auto_run+0x41c>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	2b01      	cmp	r3, #1
 8000658:	d131      	bne.n	80006be <fsm_auto_run+0x402>

				if(index > 3) {
 800065a:	4b20      	ldr	r3, [pc, #128]	; (80006dc <fsm_auto_run+0x420>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2b03      	cmp	r3, #3
 8000660:	dd17      	ble.n	8000692 <fsm_auto_run+0x3d6>
					index = 0;
 8000662:	4b1e      	ldr	r3, [pc, #120]	; (80006dc <fsm_auto_run+0x420>)
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
					count--;
 8000668:	4b1d      	ldr	r3, [pc, #116]	; (80006e0 <fsm_auto_run+0x424>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	3b01      	subs	r3, #1
 800066e:	4a1c      	ldr	r2, [pc, #112]	; (80006e0 <fsm_auto_run+0x424>)
 8000670:	6013      	str	r3, [r2, #0]
					if(count <= 0){
 8000672:	4b1b      	ldr	r3, [pc, #108]	; (80006e0 <fsm_auto_run+0x424>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	2b00      	cmp	r3, #0
 8000678:	dc03      	bgt.n	8000682 <fsm_auto_run+0x3c6>
						count = timeRed;
 800067a:	4b16      	ldr	r3, [pc, #88]	; (80006d4 <fsm_auto_run+0x418>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4a18      	ldr	r2, [pc, #96]	; (80006e0 <fsm_auto_run+0x424>)
 8000680:	6013      	str	r3, [r2, #0]
					}
					UpdateBuffer(mode, count);
 8000682:	4b13      	ldr	r3, [pc, #76]	; (80006d0 <fsm_auto_run+0x414>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	4a16      	ldr	r2, [pc, #88]	; (80006e0 <fsm_auto_run+0x424>)
 8000688:	6812      	ldr	r2, [r2, #0]
 800068a:	4611      	mov	r1, r2
 800068c:	4618      	mov	r0, r3
 800068e:	f000 fcb3 	bl	8000ff8 <UpdateBuffer>
				}
				setTimer3(250);
 8000692:	20fa      	movs	r0, #250	; 0xfa
 8000694:	f000 fe66 	bl	8001364 <setTimer3>
				Update7SEG(index++);
 8000698:	4b10      	ldr	r3, [pc, #64]	; (80006dc <fsm_auto_run+0x420>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	1c5a      	adds	r2, r3, #1
 800069e:	490f      	ldr	r1, [pc, #60]	; (80006dc <fsm_auto_run+0x420>)
 80006a0:	600a      	str	r2, [r1, #0]
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 fc1c 	bl	8000ee0 <Update7SEG>
			}
		break;
 80006a8:	e009      	b.n	80006be <fsm_auto_run+0x402>
	default:
		break;
 80006aa:	bf00      	nop
 80006ac:	e008      	b.n	80006c0 <fsm_auto_run+0x404>
		break;
 80006ae:	bf00      	nop
 80006b0:	e006      	b.n	80006c0 <fsm_auto_run+0x404>
		break;
 80006b2:	bf00      	nop
 80006b4:	e004      	b.n	80006c0 <fsm_auto_run+0x404>
		break;
 80006b6:	bf00      	nop
 80006b8:	e002      	b.n	80006c0 <fsm_auto_run+0x404>
		break;
 80006ba:	bf00      	nop
 80006bc:	e000      	b.n	80006c0 <fsm_auto_run+0x404>
		break;
 80006be:	bf00      	nop
//			UpdateBuffer(mode, count);
//		}
//		setTimer3(250);
//		Update7SEG(index++);
//	}
}
 80006c0:	bf00      	nop
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20000088 	.word	0x20000088
 80006c8:	2000007c 	.word	0x2000007c
 80006cc:	20000040 	.word	0x20000040
 80006d0:	20000034 	.word	0x20000034
 80006d4:	2000003c 	.word	0x2000003c
 80006d8:	20000098 	.word	0x20000098
 80006dc:	20000080 	.word	0x20000080
 80006e0:	20000038 	.word	0x20000038
 80006e4:	20000044 	.word	0x20000044

080006e8 <fsm_man_run>:
 *
 *  Created on: Oct 29, 2024
 *      Author: Admin
 */
#include "fsm_man.h"
void fsm_man_run(){
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
	switch(status){
 80006ec:	4b9d      	ldr	r3, [pc, #628]	; (8000964 <fsm_man_run+0x27c>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	2b0e      	cmp	r3, #14
 80006f2:	f000 814b 	beq.w	800098c <fsm_man_run+0x2a4>
 80006f6:	2b0e      	cmp	r3, #14
 80006f8:	f300 81e1 	bgt.w	8000abe <fsm_man_run+0x3d6>
 80006fc:	2b0c      	cmp	r3, #12
 80006fe:	d003      	beq.n	8000708 <fsm_man_run+0x20>
 8000700:	2b0d      	cmp	r3, #13
 8000702:	f000 8097 	beq.w	8000834 <fsm_man_run+0x14c>
			setTimer2(7000);
			setTimer1(500);
		}
		break;
	default:
		break;
 8000706:	e1da      	b.n	8000abe <fsm_man_run+0x3d6>
		UpdateBuffer(mode, timeRed);
 8000708:	4b97      	ldr	r3, [pc, #604]	; (8000968 <fsm_man_run+0x280>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a97      	ldr	r2, [pc, #604]	; (800096c <fsm_man_run+0x284>)
 800070e:	6812      	ldr	r2, [r2, #0]
 8000710:	4611      	mov	r1, r2
 8000712:	4618      	mov	r0, r3
 8000714:	f000 fc70 	bl	8000ff8 <UpdateBuffer>
		if(IsModeButtonPressed(0) == 1){
 8000718:	2000      	movs	r0, #0
 800071a:	f7ff fd17 	bl	800014c <IsModeButtonPressed>
 800071e:	4603      	mov	r3, r0
 8000720:	2b01      	cmp	r3, #1
 8000722:	d116      	bne.n	8000752 <fsm_man_run+0x6a>
			status = MAN_AMBER;
 8000724:	4b8f      	ldr	r3, [pc, #572]	; (8000964 <fsm_man_run+0x27c>)
 8000726:	220d      	movs	r2, #13
 8000728:	601a      	str	r2, [r3, #0]
			mode = 3;
 800072a:	4b8f      	ldr	r3, [pc, #572]	; (8000968 <fsm_man_run+0x280>)
 800072c:	2203      	movs	r2, #3
 800072e:	601a      	str	r2, [r3, #0]
			UpdateBuffer(mode, TIME_AMBER);
 8000730:	4b8d      	ldr	r3, [pc, #564]	; (8000968 <fsm_man_run+0x280>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2102      	movs	r1, #2
 8000736:	4618      	mov	r0, r3
 8000738:	f000 fc5e 	bl	8000ff8 <UpdateBuffer>
			setTimer3(250);
 800073c:	20fa      	movs	r0, #250	; 0xfa
 800073e:	f000 fe11 	bl	8001364 <setTimer3>
			setTimer1(500);
 8000742:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000746:	f000 fdd5 	bl	80012f4 <setTimer1>
			setTimer2(7000);
 800074a:	f641 3058 	movw	r0, #7000	; 0x1b58
 800074e:	f000 fded 	bl	800132c <setTimer2>
		if(IsModeButtonPressed(1) == 1){
 8000752:	2001      	movs	r0, #1
 8000754:	f7ff fcfa 	bl	800014c <IsModeButtonPressed>
 8000758:	4603      	mov	r3, r0
 800075a:	2b01      	cmp	r3, #1
 800075c:	d11d      	bne.n	800079a <fsm_man_run+0xb2>
			if(timeRed < 99 && timeRed < 99 && timeGreen < 99){
 800075e:	4b83      	ldr	r3, [pc, #524]	; (800096c <fsm_man_run+0x284>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	2b62      	cmp	r3, #98	; 0x62
 8000764:	dc19      	bgt.n	800079a <fsm_man_run+0xb2>
 8000766:	4b81      	ldr	r3, [pc, #516]	; (800096c <fsm_man_run+0x284>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	2b62      	cmp	r3, #98	; 0x62
 800076c:	dc15      	bgt.n	800079a <fsm_man_run+0xb2>
 800076e:	4b80      	ldr	r3, [pc, #512]	; (8000970 <fsm_man_run+0x288>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	2b62      	cmp	r3, #98	; 0x62
 8000774:	dc11      	bgt.n	800079a <fsm_man_run+0xb2>
			   timeRed++;
 8000776:	4b7d      	ldr	r3, [pc, #500]	; (800096c <fsm_man_run+0x284>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	3301      	adds	r3, #1
 800077c:	4a7b      	ldr	r2, [pc, #492]	; (800096c <fsm_man_run+0x284>)
 800077e:	6013      	str	r3, [r2, #0]
			   timeGreen++;
 8000780:	4b7b      	ldr	r3, [pc, #492]	; (8000970 <fsm_man_run+0x288>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	3301      	adds	r3, #1
 8000786:	4a7a      	ldr	r2, [pc, #488]	; (8000970 <fsm_man_run+0x288>)
 8000788:	6013      	str	r3, [r2, #0]
			   count = timeRed;
 800078a:	4b78      	ldr	r3, [pc, #480]	; (800096c <fsm_man_run+0x284>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	4a79      	ldr	r2, [pc, #484]	; (8000974 <fsm_man_run+0x28c>)
 8000790:	6013      	str	r3, [r2, #0]
			   setTimer2(7000);
 8000792:	f641 3058 	movw	r0, #7000	; 0x1b58
 8000796:	f000 fdc9 	bl	800132c <setTimer2>
		if(IsModeButtonPressed(2) == 1){
 800079a:	2002      	movs	r0, #2
 800079c:	f7ff fcd6 	bl	800014c <IsModeButtonPressed>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	d117      	bne.n	80007d6 <fsm_man_run+0xee>
			status = RED1_GREEN2;
 80007a6:	4b6f      	ldr	r3, [pc, #444]	; (8000964 <fsm_man_run+0x27c>)
 80007a8:	2202      	movs	r2, #2
 80007aa:	601a      	str	r2, [r3, #0]
			UpdateBuffer(mode, count);
 80007ac:	4b6e      	ldr	r3, [pc, #440]	; (8000968 <fsm_man_run+0x280>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a70      	ldr	r2, [pc, #448]	; (8000974 <fsm_man_run+0x28c>)
 80007b2:	6812      	ldr	r2, [r2, #0]
 80007b4:	4611      	mov	r1, r2
 80007b6:	4618      	mov	r0, r3
 80007b8:	f000 fc1e 	bl	8000ff8 <UpdateBuffer>
			setTimer2(7000);
 80007bc:	f641 3058 	movw	r0, #7000	; 0x1b58
 80007c0:	f000 fdb4 	bl	800132c <setTimer2>
			setTimer1(timeGreen*1000);
 80007c4:	4b6a      	ldr	r3, [pc, #424]	; (8000970 <fsm_man_run+0x288>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007cc:	fb02 f303 	mul.w	r3, r2, r3
 80007d0:	4618      	mov	r0, r3
 80007d2:	f000 fd8f 	bl	80012f4 <setTimer1>
		if(timer1_flag == 1){
 80007d6:	4b68      	ldr	r3, [pc, #416]	; (8000978 <fsm_man_run+0x290>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	2b01      	cmp	r3, #1
 80007dc:	d105      	bne.n	80007ea <fsm_man_run+0x102>
			BlinkRED();
 80007de:	f000 ff59 	bl	8001694 <BlinkRED>
			setTimer1(500);
 80007e2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007e6:	f000 fd85 	bl	80012f4 <setTimer1>
		if(timer2_flag == 1){
 80007ea:	4b64      	ldr	r3, [pc, #400]	; (800097c <fsm_man_run+0x294>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	2b01      	cmp	r3, #1
 80007f0:	d108      	bne.n	8000804 <fsm_man_run+0x11c>
			status = INIT;
 80007f2:	4b5c      	ldr	r3, [pc, #368]	; (8000964 <fsm_man_run+0x27c>)
 80007f4:	2201      	movs	r2, #1
 80007f6:	601a      	str	r2, [r3, #0]
			count = 1;
 80007f8:	4b5e      	ldr	r3, [pc, #376]	; (8000974 <fsm_man_run+0x28c>)
 80007fa:	2201      	movs	r2, #1
 80007fc:	601a      	str	r2, [r3, #0]
			mode = 1;
 80007fe:	4b5a      	ldr	r3, [pc, #360]	; (8000968 <fsm_man_run+0x280>)
 8000800:	2201      	movs	r2, #1
 8000802:	601a      	str	r2, [r3, #0]
		if(timer3_flag == 1){
 8000804:	4b5e      	ldr	r3, [pc, #376]	; (8000980 <fsm_man_run+0x298>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	2b01      	cmp	r3, #1
 800080a:	f040 815a 	bne.w	8000ac2 <fsm_man_run+0x3da>
				if(index == 4) index = 0;
 800080e:	4b5d      	ldr	r3, [pc, #372]	; (8000984 <fsm_man_run+0x29c>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	2b04      	cmp	r3, #4
 8000814:	d102      	bne.n	800081c <fsm_man_run+0x134>
 8000816:	4b5b      	ldr	r3, [pc, #364]	; (8000984 <fsm_man_run+0x29c>)
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
				setTimer3(250);
 800081c:	20fa      	movs	r0, #250	; 0xfa
 800081e:	f000 fda1 	bl	8001364 <setTimer3>
				Update7SEG(index++);
 8000822:	4b58      	ldr	r3, [pc, #352]	; (8000984 <fsm_man_run+0x29c>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	1c5a      	adds	r2, r3, #1
 8000828:	4956      	ldr	r1, [pc, #344]	; (8000984 <fsm_man_run+0x29c>)
 800082a:	600a      	str	r2, [r1, #0]
 800082c:	4618      	mov	r0, r3
 800082e:	f000 fb57 	bl	8000ee0 <Update7SEG>
		break;
 8000832:	e146      	b.n	8000ac2 <fsm_man_run+0x3da>
		UpdateBuffer(mode, timeAmber);
 8000834:	4b4c      	ldr	r3, [pc, #304]	; (8000968 <fsm_man_run+0x280>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a53      	ldr	r2, [pc, #332]	; (8000988 <fsm_man_run+0x2a0>)
 800083a:	6812      	ldr	r2, [r2, #0]
 800083c:	4611      	mov	r1, r2
 800083e:	4618      	mov	r0, r3
 8000840:	f000 fbda 	bl	8000ff8 <UpdateBuffer>
		if(IsModeButtonPressed(0) == 1){
 8000844:	2000      	movs	r0, #0
 8000846:	f7ff fc81 	bl	800014c <IsModeButtonPressed>
 800084a:	4603      	mov	r3, r0
 800084c:	2b01      	cmp	r3, #1
 800084e:	d116      	bne.n	800087e <fsm_man_run+0x196>
			status = MAN_GREEN;
 8000850:	4b44      	ldr	r3, [pc, #272]	; (8000964 <fsm_man_run+0x27c>)
 8000852:	220e      	movs	r2, #14
 8000854:	601a      	str	r2, [r3, #0]
			mode = 4;
 8000856:	4b44      	ldr	r3, [pc, #272]	; (8000968 <fsm_man_run+0x280>)
 8000858:	2204      	movs	r2, #4
 800085a:	601a      	str	r2, [r3, #0]
			UpdateBuffer(mode, TIME_GREEN);
 800085c:	4b42      	ldr	r3, [pc, #264]	; (8000968 <fsm_man_run+0x280>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	2103      	movs	r1, #3
 8000862:	4618      	mov	r0, r3
 8000864:	f000 fbc8 	bl	8000ff8 <UpdateBuffer>
			setTimer3(250);
 8000868:	20fa      	movs	r0, #250	; 0xfa
 800086a:	f000 fd7b 	bl	8001364 <setTimer3>
			setTimer1(500);
 800086e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000872:	f000 fd3f 	bl	80012f4 <setTimer1>
			setTimer2(7000);
 8000876:	f641 3058 	movw	r0, #7000	; 0x1b58
 800087a:	f000 fd57 	bl	800132c <setTimer2>
		if(IsModeButtonPressed(1) == 1){
 800087e:	2001      	movs	r0, #1
 8000880:	f7ff fc64 	bl	800014c <IsModeButtonPressed>
 8000884:	4603      	mov	r3, r0
 8000886:	2b01      	cmp	r3, #1
 8000888:	d11d      	bne.n	80008c6 <fsm_man_run+0x1de>
			if(timeRed < 99 && timeRed < 99 && timeGreen < 99){
 800088a:	4b38      	ldr	r3, [pc, #224]	; (800096c <fsm_man_run+0x284>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	2b62      	cmp	r3, #98	; 0x62
 8000890:	dc19      	bgt.n	80008c6 <fsm_man_run+0x1de>
 8000892:	4b36      	ldr	r3, [pc, #216]	; (800096c <fsm_man_run+0x284>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	2b62      	cmp	r3, #98	; 0x62
 8000898:	dc15      	bgt.n	80008c6 <fsm_man_run+0x1de>
 800089a:	4b35      	ldr	r3, [pc, #212]	; (8000970 <fsm_man_run+0x288>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	2b62      	cmp	r3, #98	; 0x62
 80008a0:	dc11      	bgt.n	80008c6 <fsm_man_run+0x1de>
			   timeAmber++;
 80008a2:	4b39      	ldr	r3, [pc, #228]	; (8000988 <fsm_man_run+0x2a0>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	3301      	adds	r3, #1
 80008a8:	4a37      	ldr	r2, [pc, #220]	; (8000988 <fsm_man_run+0x2a0>)
 80008aa:	6013      	str	r3, [r2, #0]
			   timeRed++;
 80008ac:	4b2f      	ldr	r3, [pc, #188]	; (800096c <fsm_man_run+0x284>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	3301      	adds	r3, #1
 80008b2:	4a2e      	ldr	r2, [pc, #184]	; (800096c <fsm_man_run+0x284>)
 80008b4:	6013      	str	r3, [r2, #0]
			   count = timeRed;
 80008b6:	4b2d      	ldr	r3, [pc, #180]	; (800096c <fsm_man_run+0x284>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a2e      	ldr	r2, [pc, #184]	; (8000974 <fsm_man_run+0x28c>)
 80008bc:	6013      	str	r3, [r2, #0]
			   setTimer2(7000);
 80008be:	f641 3058 	movw	r0, #7000	; 0x1b58
 80008c2:	f000 fd33 	bl	800132c <setTimer2>
		if(timer3_flag == 1){
 80008c6:	4b2e      	ldr	r3, [pc, #184]	; (8000980 <fsm_man_run+0x298>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	2b01      	cmp	r3, #1
 80008cc:	d111      	bne.n	80008f2 <fsm_man_run+0x20a>
				if(index == 4) index = 0;
 80008ce:	4b2d      	ldr	r3, [pc, #180]	; (8000984 <fsm_man_run+0x29c>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	2b04      	cmp	r3, #4
 80008d4:	d102      	bne.n	80008dc <fsm_man_run+0x1f4>
 80008d6:	4b2b      	ldr	r3, [pc, #172]	; (8000984 <fsm_man_run+0x29c>)
 80008d8:	2200      	movs	r2, #0
 80008da:	601a      	str	r2, [r3, #0]
				setTimer3(250);
 80008dc:	20fa      	movs	r0, #250	; 0xfa
 80008de:	f000 fd41 	bl	8001364 <setTimer3>
				Update7SEG(index++);
 80008e2:	4b28      	ldr	r3, [pc, #160]	; (8000984 <fsm_man_run+0x29c>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	1c5a      	adds	r2, r3, #1
 80008e8:	4926      	ldr	r1, [pc, #152]	; (8000984 <fsm_man_run+0x29c>)
 80008ea:	600a      	str	r2, [r1, #0]
 80008ec:	4618      	mov	r0, r3
 80008ee:	f000 faf7 	bl	8000ee0 <Update7SEG>
		if(IsModeButtonPressed(2) == 1){
 80008f2:	2002      	movs	r0, #2
 80008f4:	f7ff fc2a 	bl	800014c <IsModeButtonPressed>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d117      	bne.n	800092e <fsm_man_run+0x246>
			status = RED1_GREEN2;
 80008fe:	4b19      	ldr	r3, [pc, #100]	; (8000964 <fsm_man_run+0x27c>)
 8000900:	2202      	movs	r2, #2
 8000902:	601a      	str	r2, [r3, #0]
			UpdateBuffer(mode, count);
 8000904:	4b18      	ldr	r3, [pc, #96]	; (8000968 <fsm_man_run+0x280>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a1a      	ldr	r2, [pc, #104]	; (8000974 <fsm_man_run+0x28c>)
 800090a:	6812      	ldr	r2, [r2, #0]
 800090c:	4611      	mov	r1, r2
 800090e:	4618      	mov	r0, r3
 8000910:	f000 fb72 	bl	8000ff8 <UpdateBuffer>
			setTimer2(7000);
 8000914:	f641 3058 	movw	r0, #7000	; 0x1b58
 8000918:	f000 fd08 	bl	800132c <setTimer2>
			setTimer1(timeGreen*1000);
 800091c:	4b14      	ldr	r3, [pc, #80]	; (8000970 <fsm_man_run+0x288>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000924:	fb02 f303 	mul.w	r3, r2, r3
 8000928:	4618      	mov	r0, r3
 800092a:	f000 fce3 	bl	80012f4 <setTimer1>
		if(timer2_flag == 1){
 800092e:	4b13      	ldr	r3, [pc, #76]	; (800097c <fsm_man_run+0x294>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	2b01      	cmp	r3, #1
 8000934:	d109      	bne.n	800094a <fsm_man_run+0x262>
			status = MAN_RED;
 8000936:	4b0b      	ldr	r3, [pc, #44]	; (8000964 <fsm_man_run+0x27c>)
 8000938:	220c      	movs	r2, #12
 800093a:	601a      	str	r2, [r3, #0]
			setTimer2(7000);
 800093c:	f641 3058 	movw	r0, #7000	; 0x1b58
 8000940:	f000 fcf4 	bl	800132c <setTimer2>
			mode = 2;
 8000944:	4b08      	ldr	r3, [pc, #32]	; (8000968 <fsm_man_run+0x280>)
 8000946:	2202      	movs	r2, #2
 8000948:	601a      	str	r2, [r3, #0]
		if(timer1_flag == 1){
 800094a:	4b0b      	ldr	r3, [pc, #44]	; (8000978 <fsm_man_run+0x290>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	2b01      	cmp	r3, #1
 8000950:	f040 80b9 	bne.w	8000ac6 <fsm_man_run+0x3de>
			BlinkAMBER();
 8000954:	f000 fec0 	bl	80016d8 <BlinkAMBER>
			setTimer1(500);
 8000958:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800095c:	f000 fcca 	bl	80012f4 <setTimer1>
		break;
 8000960:	e0b1      	b.n	8000ac6 <fsm_man_run+0x3de>
 8000962:	bf00      	nop
 8000964:	2000007c 	.word	0x2000007c
 8000968:	20000034 	.word	0x20000034
 800096c:	2000003c 	.word	0x2000003c
 8000970:	20000044 	.word	0x20000044
 8000974:	20000038 	.word	0x20000038
 8000978:	20000088 	.word	0x20000088
 800097c:	20000090 	.word	0x20000090
 8000980:	20000098 	.word	0x20000098
 8000984:	20000080 	.word	0x20000080
 8000988:	20000040 	.word	0x20000040
		UpdateBuffer(mode, timeGreen);
 800098c:	4b50      	ldr	r3, [pc, #320]	; (8000ad0 <fsm_man_run+0x3e8>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a50      	ldr	r2, [pc, #320]	; (8000ad4 <fsm_man_run+0x3ec>)
 8000992:	6812      	ldr	r2, [r2, #0]
 8000994:	4611      	mov	r1, r2
 8000996:	4618      	mov	r0, r3
 8000998:	f000 fb2e 	bl	8000ff8 <UpdateBuffer>
		if(timer1_flag == 1){
 800099c:	4b4e      	ldr	r3, [pc, #312]	; (8000ad8 <fsm_man_run+0x3f0>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d105      	bne.n	80009b0 <fsm_man_run+0x2c8>
			BlinkGREEN();
 80009a4:	f000 feba 	bl	800171c <BlinkGREEN>
			setTimer1(500);
 80009a8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80009ac:	f000 fca2 	bl	80012f4 <setTimer1>
		if(IsModeButtonPressed(1) == 1){
 80009b0:	2001      	movs	r0, #1
 80009b2:	f7ff fbcb 	bl	800014c <IsModeButtonPressed>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	d11d      	bne.n	80009f8 <fsm_man_run+0x310>
			if(timeRed < 99 && timeRed < 99 && timeGreen < 99){
 80009bc:	4b47      	ldr	r3, [pc, #284]	; (8000adc <fsm_man_run+0x3f4>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	2b62      	cmp	r3, #98	; 0x62
 80009c2:	dc19      	bgt.n	80009f8 <fsm_man_run+0x310>
 80009c4:	4b45      	ldr	r3, [pc, #276]	; (8000adc <fsm_man_run+0x3f4>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	2b62      	cmp	r3, #98	; 0x62
 80009ca:	dc15      	bgt.n	80009f8 <fsm_man_run+0x310>
 80009cc:	4b41      	ldr	r3, [pc, #260]	; (8000ad4 <fsm_man_run+0x3ec>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2b62      	cmp	r3, #98	; 0x62
 80009d2:	dc11      	bgt.n	80009f8 <fsm_man_run+0x310>
			   timeGreen++;
 80009d4:	4b3f      	ldr	r3, [pc, #252]	; (8000ad4 <fsm_man_run+0x3ec>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	3301      	adds	r3, #1
 80009da:	4a3e      	ldr	r2, [pc, #248]	; (8000ad4 <fsm_man_run+0x3ec>)
 80009dc:	6013      	str	r3, [r2, #0]
			   timeRed++;
 80009de:	4b3f      	ldr	r3, [pc, #252]	; (8000adc <fsm_man_run+0x3f4>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	3301      	adds	r3, #1
 80009e4:	4a3d      	ldr	r2, [pc, #244]	; (8000adc <fsm_man_run+0x3f4>)
 80009e6:	6013      	str	r3, [r2, #0]
			   count = timeRed;
 80009e8:	4b3c      	ldr	r3, [pc, #240]	; (8000adc <fsm_man_run+0x3f4>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a3c      	ldr	r2, [pc, #240]	; (8000ae0 <fsm_man_run+0x3f8>)
 80009ee:	6013      	str	r3, [r2, #0]
			   setTimer2(7000);
 80009f0:	f641 3058 	movw	r0, #7000	; 0x1b58
 80009f4:	f000 fc9a 	bl	800132c <setTimer2>
		if(timer3_flag == 1){
 80009f8:	4b3a      	ldr	r3, [pc, #232]	; (8000ae4 <fsm_man_run+0x3fc>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d111      	bne.n	8000a24 <fsm_man_run+0x33c>
				if(index == 4) index = 0;
 8000a00:	4b39      	ldr	r3, [pc, #228]	; (8000ae8 <fsm_man_run+0x400>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2b04      	cmp	r3, #4
 8000a06:	d102      	bne.n	8000a0e <fsm_man_run+0x326>
 8000a08:	4b37      	ldr	r3, [pc, #220]	; (8000ae8 <fsm_man_run+0x400>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
				setTimer3(250);
 8000a0e:	20fa      	movs	r0, #250	; 0xfa
 8000a10:	f000 fca8 	bl	8001364 <setTimer3>
				Update7SEG(index++);
 8000a14:	4b34      	ldr	r3, [pc, #208]	; (8000ae8 <fsm_man_run+0x400>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	1c5a      	adds	r2, r3, #1
 8000a1a:	4933      	ldr	r1, [pc, #204]	; (8000ae8 <fsm_man_run+0x400>)
 8000a1c:	600a      	str	r2, [r1, #0]
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f000 fa5e 	bl	8000ee0 <Update7SEG>
		if(timer2_flag == 1){
 8000a24:	4b31      	ldr	r3, [pc, #196]	; (8000aec <fsm_man_run+0x404>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d109      	bne.n	8000a40 <fsm_man_run+0x358>
			status = MAN_AMBER;
 8000a2c:	4b30      	ldr	r3, [pc, #192]	; (8000af0 <fsm_man_run+0x408>)
 8000a2e:	220d      	movs	r2, #13
 8000a30:	601a      	str	r2, [r3, #0]
			mode = 3;
 8000a32:	4b27      	ldr	r3, [pc, #156]	; (8000ad0 <fsm_man_run+0x3e8>)
 8000a34:	2203      	movs	r2, #3
 8000a36:	601a      	str	r2, [r3, #0]
			setTimer2(7000);
 8000a38:	f641 3058 	movw	r0, #7000	; 0x1b58
 8000a3c:	f000 fc76 	bl	800132c <setTimer2>
		if(IsModeButtonPressed(2) == 1){
 8000a40:	2002      	movs	r0, #2
 8000a42:	f7ff fb83 	bl	800014c <IsModeButtonPressed>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b01      	cmp	r3, #1
 8000a4a:	d117      	bne.n	8000a7c <fsm_man_run+0x394>
			status = RED1_GREEN2;
 8000a4c:	4b28      	ldr	r3, [pc, #160]	; (8000af0 <fsm_man_run+0x408>)
 8000a4e:	2202      	movs	r2, #2
 8000a50:	601a      	str	r2, [r3, #0]
			UpdateBuffer(mode, count);
 8000a52:	4b1f      	ldr	r3, [pc, #124]	; (8000ad0 <fsm_man_run+0x3e8>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a22      	ldr	r2, [pc, #136]	; (8000ae0 <fsm_man_run+0x3f8>)
 8000a58:	6812      	ldr	r2, [r2, #0]
 8000a5a:	4611      	mov	r1, r2
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f000 facb 	bl	8000ff8 <UpdateBuffer>
			setTimer1(timeGreen*1000);
 8000a62:	4b1c      	ldr	r3, [pc, #112]	; (8000ad4 <fsm_man_run+0x3ec>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a6a:	fb02 f303 	mul.w	r3, r2, r3
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f000 fc40 	bl	80012f4 <setTimer1>
			setTimer2(7000);
 8000a74:	f641 3058 	movw	r0, #7000	; 0x1b58
 8000a78:	f000 fc58 	bl	800132c <setTimer2>
		if(IsModeButtonPressed(0) == 1){
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	f7ff fb65 	bl	800014c <IsModeButtonPressed>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	d120      	bne.n	8000aca <fsm_man_run+0x3e2>
			status = INIT;
 8000a88:	4b19      	ldr	r3, [pc, #100]	; (8000af0 <fsm_man_run+0x408>)
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	601a      	str	r2, [r3, #0]
			count = 1;
 8000a8e:	4b14      	ldr	r3, [pc, #80]	; (8000ae0 <fsm_man_run+0x3f8>)
 8000a90:	2201      	movs	r2, #1
 8000a92:	601a      	str	r2, [r3, #0]
			mode = 1;
 8000a94:	4b0e      	ldr	r3, [pc, #56]	; (8000ad0 <fsm_man_run+0x3e8>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	601a      	str	r2, [r3, #0]
			UpdateBuffer(mode, TIME_RED);
 8000a9a:	4b0d      	ldr	r3, [pc, #52]	; (8000ad0 <fsm_man_run+0x3e8>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	2105      	movs	r1, #5
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f000 faa9 	bl	8000ff8 <UpdateBuffer>
			setTimer3(250);
 8000aa6:	20fa      	movs	r0, #250	; 0xfa
 8000aa8:	f000 fc5c 	bl	8001364 <setTimer3>
			setTimer2(7000);
 8000aac:	f641 3058 	movw	r0, #7000	; 0x1b58
 8000ab0:	f000 fc3c 	bl	800132c <setTimer2>
			setTimer1(500);
 8000ab4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ab8:	f000 fc1c 	bl	80012f4 <setTimer1>
		break;
 8000abc:	e005      	b.n	8000aca <fsm_man_run+0x3e2>
		break;
 8000abe:	bf00      	nop
 8000ac0:	e004      	b.n	8000acc <fsm_man_run+0x3e4>
		break;
 8000ac2:	bf00      	nop
 8000ac4:	e002      	b.n	8000acc <fsm_man_run+0x3e4>
		break;
 8000ac6:	bf00      	nop
 8000ac8:	e000      	b.n	8000acc <fsm_man_run+0x3e4>
		break;
 8000aca:	bf00      	nop
//	if(timer3_flag == 1){
//		if(index == 4) index = 0;
//		setTimer3(250);
//		Update7SEG(index++);
//	}
}
 8000acc:	bf00      	nop
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	20000034 	.word	0x20000034
 8000ad4:	20000044 	.word	0x20000044
 8000ad8:	20000088 	.word	0x20000088
 8000adc:	2000003c 	.word	0x2000003c
 8000ae0:	20000038 	.word	0x20000038
 8000ae4:	20000098 	.word	0x20000098
 8000ae8:	20000080 	.word	0x20000080
 8000aec:	20000090 	.word	0x20000090
 8000af0:	2000007c 	.word	0x2000007c

08000af4 <display7SEG>:
 *  Created on: Oct 29, 2024
 *      Author: Admin
 */
#include "main.h"
#include "led7_segment.h"
void display7SEG(int num){
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2b09      	cmp	r3, #9
 8000b00:	f200 81be 	bhi.w	8000e80 <display7SEG+0x38c>
 8000b04:	a201      	add	r2, pc, #4	; (adr r2, 8000b0c <display7SEG+0x18>)
 8000b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b0a:	bf00      	nop
 8000b0c:	08000b35 	.word	0x08000b35
 8000b10:	08000b89 	.word	0x08000b89
 8000b14:	08000bdd 	.word	0x08000bdd
 8000b18:	08000c31 	.word	0x08000c31
 8000b1c:	08000c85 	.word	0x08000c85
 8000b20:	08000cd9 	.word	0x08000cd9
 8000b24:	08000d2d 	.word	0x08000d2d
 8000b28:	08000d81 	.word	0x08000d81
 8000b2c:	08000dd5 	.word	0x08000dd5
 8000b30:	08000e29 	.word	0x08000e29
		switch(num){
		case 0:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000b34:	2200      	movs	r2, #0
 8000b36:	2180      	movs	r1, #128	; 0x80
 8000b38:	48d0      	ldr	r0, [pc, #832]	; (8000e7c <display7SEG+0x388>)
 8000b3a:	f001 f938 	bl	8001dae <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b44:	48cd      	ldr	r0, [pc, #820]	; (8000e7c <display7SEG+0x388>)
 8000b46:	f001 f932 	bl	8001dae <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b50:	48ca      	ldr	r0, [pc, #808]	; (8000e7c <display7SEG+0x388>)
 8000b52:	f001 f92c 	bl	8001dae <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000b56:	2200      	movs	r2, #0
 8000b58:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b5c:	48c7      	ldr	r0, [pc, #796]	; (8000e7c <display7SEG+0x388>)
 8000b5e:	f001 f926 	bl	8001dae <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000b62:	2200      	movs	r2, #0
 8000b64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b68:	48c4      	ldr	r0, [pc, #784]	; (8000e7c <display7SEG+0x388>)
 8000b6a:	f001 f920 	bl	8001dae <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000b6e:	2200      	movs	r2, #0
 8000b70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b74:	48c1      	ldr	r0, [pc, #772]	; (8000e7c <display7SEG+0x388>)
 8000b76:	f001 f91a 	bl	8001dae <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b80:	48be      	ldr	r0, [pc, #760]	; (8000e7c <display7SEG+0x388>)
 8000b82:	f001 f914 	bl	8001dae <HAL_GPIO_WritePin>
			break;
 8000b86:	e1a5      	b.n	8000ed4 <display7SEG+0x3e0>
		case 1:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000b88:	2201      	movs	r2, #1
 8000b8a:	2180      	movs	r1, #128	; 0x80
 8000b8c:	48bb      	ldr	r0, [pc, #748]	; (8000e7c <display7SEG+0x388>)
 8000b8e:	f001 f90e 	bl	8001dae <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000b92:	2200      	movs	r2, #0
 8000b94:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b98:	48b8      	ldr	r0, [pc, #736]	; (8000e7c <display7SEG+0x388>)
 8000b9a:	f001 f908 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ba4:	48b5      	ldr	r0, [pc, #724]	; (8000e7c <display7SEG+0x388>)
 8000ba6:	f001 f902 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000baa:	2201      	movs	r2, #1
 8000bac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bb0:	48b2      	ldr	r0, [pc, #712]	; (8000e7c <display7SEG+0x388>)
 8000bb2:	f001 f8fc 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bbc:	48af      	ldr	r0, [pc, #700]	; (8000e7c <display7SEG+0x388>)
 8000bbe:	f001 f8f6 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bc8:	48ac      	ldr	r0, [pc, #688]	; (8000e7c <display7SEG+0x388>)
 8000bca:	f001 f8f0 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bd4:	48a9      	ldr	r0, [pc, #676]	; (8000e7c <display7SEG+0x388>)
 8000bd6:	f001 f8ea 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  break;
 8000bda:	e17b      	b.n	8000ed4 <display7SEG+0x3e0>

		case 2:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	2180      	movs	r1, #128	; 0x80
 8000be0:	48a6      	ldr	r0, [pc, #664]	; (8000e7c <display7SEG+0x388>)
 8000be2:	f001 f8e4 	bl	8001dae <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000be6:	2200      	movs	r2, #0
 8000be8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bec:	48a3      	ldr	r0, [pc, #652]	; (8000e7c <display7SEG+0x388>)
 8000bee:	f001 f8de 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bf8:	48a0      	ldr	r0, [pc, #640]	; (8000e7c <display7SEG+0x388>)
 8000bfa:	f001 f8d8 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000bfe:	2200      	movs	r2, #0
 8000c00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c04:	489d      	ldr	r0, [pc, #628]	; (8000e7c <display7SEG+0x388>)
 8000c06:	f001 f8d2 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c10:	489a      	ldr	r0, [pc, #616]	; (8000e7c <display7SEG+0x388>)
 8000c12:	f001 f8cc 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000c16:	2201      	movs	r2, #1
 8000c18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c1c:	4897      	ldr	r0, [pc, #604]	; (8000e7c <display7SEG+0x388>)
 8000c1e:	f001 f8c6 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000c22:	2200      	movs	r2, #0
 8000c24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c28:	4894      	ldr	r0, [pc, #592]	; (8000e7c <display7SEG+0x388>)
 8000c2a:	f001 f8c0 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  break;
 8000c2e:	e151      	b.n	8000ed4 <display7SEG+0x3e0>

		case 3:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000c30:	2200      	movs	r2, #0
 8000c32:	2180      	movs	r1, #128	; 0x80
 8000c34:	4891      	ldr	r0, [pc, #580]	; (8000e7c <display7SEG+0x388>)
 8000c36:	f001 f8ba 	bl	8001dae <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c40:	488e      	ldr	r0, [pc, #568]	; (8000e7c <display7SEG+0x388>)
 8000c42:	f001 f8b4 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c4c:	488b      	ldr	r0, [pc, #556]	; (8000e7c <display7SEG+0x388>)
 8000c4e:	f001 f8ae 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000c52:	2200      	movs	r2, #0
 8000c54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c58:	4888      	ldr	r0, [pc, #544]	; (8000e7c <display7SEG+0x388>)
 8000c5a:	f001 f8a8 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000c5e:	2201      	movs	r2, #1
 8000c60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c64:	4885      	ldr	r0, [pc, #532]	; (8000e7c <display7SEG+0x388>)
 8000c66:	f001 f8a2 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c70:	4882      	ldr	r0, [pc, #520]	; (8000e7c <display7SEG+0x388>)
 8000c72:	f001 f89c 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000c76:	2200      	movs	r2, #0
 8000c78:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c7c:	487f      	ldr	r0, [pc, #508]	; (8000e7c <display7SEG+0x388>)
 8000c7e:	f001 f896 	bl	8001dae <HAL_GPIO_WritePin>
	  	  	  	  break;
 8000c82:	e127      	b.n	8000ed4 <display7SEG+0x3e0>

	    case 4:
	    	HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000c84:	2201      	movs	r2, #1
 8000c86:	2180      	movs	r1, #128	; 0x80
 8000c88:	487c      	ldr	r0, [pc, #496]	; (8000e7c <display7SEG+0x388>)
 8000c8a:	f001 f890 	bl	8001dae <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000c8e:	2200      	movs	r2, #0
 8000c90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c94:	4879      	ldr	r0, [pc, #484]	; (8000e7c <display7SEG+0x388>)
 8000c96:	f001 f88a 	bl	8001dae <HAL_GPIO_WritePin>
  		  	  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ca0:	4876      	ldr	r0, [pc, #472]	; (8000e7c <display7SEG+0x388>)
 8000ca2:	f001 f884 	bl	8001dae <HAL_GPIO_WritePin>
  		  	  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cac:	4873      	ldr	r0, [pc, #460]	; (8000e7c <display7SEG+0x388>)
 8000cae:	f001 f87e 	bl	8001dae <HAL_GPIO_WritePin>
  		  	  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cb8:	4870      	ldr	r0, [pc, #448]	; (8000e7c <display7SEG+0x388>)
 8000cba:	f001 f878 	bl	8001dae <HAL_GPIO_WritePin>
  		  	  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cc4:	486d      	ldr	r0, [pc, #436]	; (8000e7c <display7SEG+0x388>)
 8000cc6:	f001 f872 	bl	8001dae <HAL_GPIO_WritePin>
  		  	  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000cca:	2200      	movs	r2, #0
 8000ccc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cd0:	486a      	ldr	r0, [pc, #424]	; (8000e7c <display7SEG+0x388>)
 8000cd2:	f001 f86c 	bl	8001dae <HAL_GPIO_WritePin>
  		  	  break;
 8000cd6:	e0fd      	b.n	8000ed4 <display7SEG+0x3e0>

	    case 5:
				HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	2180      	movs	r1, #128	; 0x80
 8000cdc:	4867      	ldr	r0, [pc, #412]	; (8000e7c <display7SEG+0x388>)
 8000cde:	f001 f866 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ce8:	4864      	ldr	r0, [pc, #400]	; (8000e7c <display7SEG+0x388>)
 8000cea:	f001 f860 	bl	8001dae <HAL_GPIO_WritePin>
	  		  	  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cf4:	4861      	ldr	r0, [pc, #388]	; (8000e7c <display7SEG+0x388>)
 8000cf6:	f001 f85a 	bl	8001dae <HAL_GPIO_WritePin>
	  		  	  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d00:	485e      	ldr	r0, [pc, #376]	; (8000e7c <display7SEG+0x388>)
 8000d02:	f001 f854 	bl	8001dae <HAL_GPIO_WritePin>
	  		  	  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000d06:	2201      	movs	r2, #1
 8000d08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d0c:	485b      	ldr	r0, [pc, #364]	; (8000e7c <display7SEG+0x388>)
 8000d0e:	f001 f84e 	bl	8001dae <HAL_GPIO_WritePin>
	  		  	  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d18:	4858      	ldr	r0, [pc, #352]	; (8000e7c <display7SEG+0x388>)
 8000d1a:	f001 f848 	bl	8001dae <HAL_GPIO_WritePin>
	  		  	  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d24:	4855      	ldr	r0, [pc, #340]	; (8000e7c <display7SEG+0x388>)
 8000d26:	f001 f842 	bl	8001dae <HAL_GPIO_WritePin>
	  		  	  break;
 8000d2a:	e0d3      	b.n	8000ed4 <display7SEG+0x3e0>

		case 6:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2180      	movs	r1, #128	; 0x80
 8000d30:	4852      	ldr	r0, [pc, #328]	; (8000e7c <display7SEG+0x388>)
 8000d32:	f001 f83c 	bl	8001dae <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 8000d36:	2201      	movs	r2, #1
 8000d38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d3c:	484f      	ldr	r0, [pc, #316]	; (8000e7c <display7SEG+0x388>)
 8000d3e:	f001 f836 	bl	8001dae <HAL_GPIO_WritePin>
  		  	  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000d42:	2200      	movs	r2, #0
 8000d44:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d48:	484c      	ldr	r0, [pc, #304]	; (8000e7c <display7SEG+0x388>)
 8000d4a:	f001 f830 	bl	8001dae <HAL_GPIO_WritePin>
  		  	  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d54:	4849      	ldr	r0, [pc, #292]	; (8000e7c <display7SEG+0x388>)
 8000d56:	f001 f82a 	bl	8001dae <HAL_GPIO_WritePin>
  		  	  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d60:	4846      	ldr	r0, [pc, #280]	; (8000e7c <display7SEG+0x388>)
 8000d62:	f001 f824 	bl	8001dae <HAL_GPIO_WritePin>
  		  	  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000d66:	2200      	movs	r2, #0
 8000d68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d6c:	4843      	ldr	r0, [pc, #268]	; (8000e7c <display7SEG+0x388>)
 8000d6e:	f001 f81e 	bl	8001dae <HAL_GPIO_WritePin>
  		  	  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000d72:	2200      	movs	r2, #0
 8000d74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d78:	4840      	ldr	r0, [pc, #256]	; (8000e7c <display7SEG+0x388>)
 8000d7a:	f001 f818 	bl	8001dae <HAL_GPIO_WritePin>
  		  	  break;
 8000d7e:	e0a9      	b.n	8000ed4 <display7SEG+0x3e0>

		case 7:
				HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000d80:	2200      	movs	r2, #0
 8000d82:	2180      	movs	r1, #128	; 0x80
 8000d84:	483d      	ldr	r0, [pc, #244]	; (8000e7c <display7SEG+0x388>)
 8000d86:	f001 f812 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d90:	483a      	ldr	r0, [pc, #232]	; (8000e7c <display7SEG+0x388>)
 8000d92:	f001 f80c 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000d96:	2200      	movs	r2, #0
 8000d98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d9c:	4837      	ldr	r0, [pc, #220]	; (8000e7c <display7SEG+0x388>)
 8000d9e:	f001 f806 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000da2:	2201      	movs	r2, #1
 8000da4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000da8:	4834      	ldr	r0, [pc, #208]	; (8000e7c <display7SEG+0x388>)
 8000daa:	f001 f800 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000dae:	2201      	movs	r2, #1
 8000db0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000db4:	4831      	ldr	r0, [pc, #196]	; (8000e7c <display7SEG+0x388>)
 8000db6:	f000 fffa 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000dba:	2201      	movs	r2, #1
 8000dbc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dc0:	482e      	ldr	r0, [pc, #184]	; (8000e7c <display7SEG+0x388>)
 8000dc2:	f000 fff4 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dcc:	482b      	ldr	r0, [pc, #172]	; (8000e7c <display7SEG+0x388>)
 8000dce:	f000 ffee 	bl	8001dae <HAL_GPIO_WritePin>
				  			  		  	  break;
 8000dd2:	e07f      	b.n	8000ed4 <display7SEG+0x3e0>
		case 8:
				HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	2180      	movs	r1, #128	; 0x80
 8000dd8:	4828      	ldr	r0, [pc, #160]	; (8000e7c <display7SEG+0x388>)
 8000dda:	f000 ffe8 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000dde:	2200      	movs	r2, #0
 8000de0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000de4:	4825      	ldr	r0, [pc, #148]	; (8000e7c <display7SEG+0x388>)
 8000de6:	f000 ffe2 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000dea:	2200      	movs	r2, #0
 8000dec:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000df0:	4822      	ldr	r0, [pc, #136]	; (8000e7c <display7SEG+0x388>)
 8000df2:	f000 ffdc 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000df6:	2200      	movs	r2, #0
 8000df8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dfc:	481f      	ldr	r0, [pc, #124]	; (8000e7c <display7SEG+0x388>)
 8000dfe:	f000 ffd6 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000e02:	2200      	movs	r2, #0
 8000e04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e08:	481c      	ldr	r0, [pc, #112]	; (8000e7c <display7SEG+0x388>)
 8000e0a:	f000 ffd0 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e14:	4819      	ldr	r0, [pc, #100]	; (8000e7c <display7SEG+0x388>)
 8000e16:	f000 ffca 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e20:	4816      	ldr	r0, [pc, #88]	; (8000e7c <display7SEG+0x388>)
 8000e22:	f000 ffc4 	bl	8001dae <HAL_GPIO_WritePin>
				break;
 8000e26:	e055      	b.n	8000ed4 <display7SEG+0x3e0>
		case 9:
				HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2180      	movs	r1, #128	; 0x80
 8000e2c:	4813      	ldr	r0, [pc, #76]	; (8000e7c <display7SEG+0x388>)
 8000e2e:	f000 ffbe 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000e32:	2200      	movs	r2, #0
 8000e34:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e38:	4810      	ldr	r0, [pc, #64]	; (8000e7c <display7SEG+0x388>)
 8000e3a:	f000 ffb8 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000e3e:	2200      	movs	r2, #0
 8000e40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e44:	480d      	ldr	r0, [pc, #52]	; (8000e7c <display7SEG+0x388>)
 8000e46:	f000 ffb2 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e50:	480a      	ldr	r0, [pc, #40]	; (8000e7c <display7SEG+0x388>)
 8000e52:	f000 ffac 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000e56:	2201      	movs	r2, #1
 8000e58:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e5c:	4807      	ldr	r0, [pc, #28]	; (8000e7c <display7SEG+0x388>)
 8000e5e:	f000 ffa6 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000e62:	2200      	movs	r2, #0
 8000e64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e68:	4804      	ldr	r0, [pc, #16]	; (8000e7c <display7SEG+0x388>)
 8000e6a:	f000 ffa0 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e74:	4801      	ldr	r0, [pc, #4]	; (8000e7c <display7SEG+0x388>)
 8000e76:	f000 ff9a 	bl	8001dae <HAL_GPIO_WritePin>
				break;
 8000e7a:	e02b      	b.n	8000ed4 <display7SEG+0x3e0>
 8000e7c:	40010800 	.word	0x40010800
		default:
				HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	2180      	movs	r1, #128	; 0x80
 8000e84:	4815      	ldr	r0, [pc, #84]	; (8000edc <display7SEG+0x3e8>)
 8000e86:	f000 ff92 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e90:	4812      	ldr	r0, [pc, #72]	; (8000edc <display7SEG+0x3e8>)
 8000e92:	f000 ff8c 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 8000e96:	2201      	movs	r2, #1
 8000e98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e9c:	480f      	ldr	r0, [pc, #60]	; (8000edc <display7SEG+0x3e8>)
 8000e9e:	f000 ff86 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ea8:	480c      	ldr	r0, [pc, #48]	; (8000edc <display7SEG+0x3e8>)
 8000eaa:	f000 ff80 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000eb4:	4809      	ldr	r0, [pc, #36]	; (8000edc <display7SEG+0x3e8>)
 8000eb6:	f000 ff7a 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000eba:	2201      	movs	r2, #1
 8000ebc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ec0:	4806      	ldr	r0, [pc, #24]	; (8000edc <display7SEG+0x3e8>)
 8000ec2:	f000 ff74 	bl	8001dae <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ecc:	4803      	ldr	r0, [pc, #12]	; (8000edc <display7SEG+0x3e8>)
 8000ece:	f000 ff6e 	bl	8001dae <HAL_GPIO_WritePin>
				break;
 8000ed2:	bf00      	nop
		}
}
 8000ed4:	bf00      	nop
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40010800 	.word	0x40010800

08000ee0 <Update7SEG>:

void Update7SEG(int cnt){
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2b03      	cmp	r3, #3
 8000eec:	d87a      	bhi.n	8000fe4 <Update7SEG+0x104>
 8000eee:	a201      	add	r2, pc, #4	; (adr r2, 8000ef4 <Update7SEG+0x14>)
 8000ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ef4:	08000f05 	.word	0x08000f05
 8000ef8:	08000f3d 	.word	0x08000f3d
 8000efc:	08000f75 	.word	0x08000f75
 8000f00:	08000fad 	.word	0x08000fad
	switch(cnt){
	case 0:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 8000f04:	2200      	movs	r2, #0
 8000f06:	2101      	movs	r1, #1
 8000f08:	4839      	ldr	r0, [pc, #228]	; (8000ff0 <Update7SEG+0x110>)
 8000f0a:	f000 ff50 	bl	8001dae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 8000f0e:	2201      	movs	r2, #1
 8000f10:	2102      	movs	r1, #2
 8000f12:	4837      	ldr	r0, [pc, #220]	; (8000ff0 <Update7SEG+0x110>)
 8000f14:	f000 ff4b 	bl	8001dae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	2104      	movs	r1, #4
 8000f1c:	4834      	ldr	r0, [pc, #208]	; (8000ff0 <Update7SEG+0x110>)
 8000f1e:	f000 ff46 	bl	8001dae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
 8000f22:	2201      	movs	r2, #1
 8000f24:	2108      	movs	r1, #8
 8000f26:	4832      	ldr	r0, [pc, #200]	; (8000ff0 <Update7SEG+0x110>)
 8000f28:	f000 ff41 	bl	8001dae <HAL_GPIO_WritePin>
		display7SEG(led_buffer[cnt]);
 8000f2c:	4a31      	ldr	r2, [pc, #196]	; (8000ff4 <Update7SEG+0x114>)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fddd 	bl	8000af4 <display7SEG>
		break;
 8000f3a:	e054      	b.n	8000fe6 <Update7SEG+0x106>
	case 1:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	2101      	movs	r1, #1
 8000f40:	482b      	ldr	r0, [pc, #172]	; (8000ff0 <Update7SEG+0x110>)
 8000f42:	f000 ff34 	bl	8001dae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
 8000f46:	2200      	movs	r2, #0
 8000f48:	2102      	movs	r1, #2
 8000f4a:	4829      	ldr	r0, [pc, #164]	; (8000ff0 <Update7SEG+0x110>)
 8000f4c:	f000 ff2f 	bl	8001dae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8000f50:	2201      	movs	r2, #1
 8000f52:	2104      	movs	r1, #4
 8000f54:	4826      	ldr	r0, [pc, #152]	; (8000ff0 <Update7SEG+0x110>)
 8000f56:	f000 ff2a 	bl	8001dae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	2108      	movs	r1, #8
 8000f5e:	4824      	ldr	r0, [pc, #144]	; (8000ff0 <Update7SEG+0x110>)
 8000f60:	f000 ff25 	bl	8001dae <HAL_GPIO_WritePin>
		display7SEG(led_buffer[cnt]);
 8000f64:	4a23      	ldr	r2, [pc, #140]	; (8000ff4 <Update7SEG+0x114>)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff fdc1 	bl	8000af4 <display7SEG>
		break;
 8000f72:	e038      	b.n	8000fe6 <Update7SEG+0x106>
	case 2:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8000f74:	2201      	movs	r2, #1
 8000f76:	2101      	movs	r1, #1
 8000f78:	481d      	ldr	r0, [pc, #116]	; (8000ff0 <Update7SEG+0x110>)
 8000f7a:	f000 ff18 	bl	8001dae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 8000f7e:	2201      	movs	r2, #1
 8000f80:	2102      	movs	r1, #2
 8000f82:	481b      	ldr	r0, [pc, #108]	; (8000ff0 <Update7SEG+0x110>)
 8000f84:	f000 ff13 	bl	8001dae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2104      	movs	r1, #4
 8000f8c:	4818      	ldr	r0, [pc, #96]	; (8000ff0 <Update7SEG+0x110>)
 8000f8e:	f000 ff0e 	bl	8001dae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
 8000f92:	2201      	movs	r2, #1
 8000f94:	2108      	movs	r1, #8
 8000f96:	4816      	ldr	r0, [pc, #88]	; (8000ff0 <Update7SEG+0x110>)
 8000f98:	f000 ff09 	bl	8001dae <HAL_GPIO_WritePin>
		display7SEG(led_buffer[cnt]);
 8000f9c:	4a15      	ldr	r2, [pc, #84]	; (8000ff4 <Update7SEG+0x114>)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff fda5 	bl	8000af4 <display7SEG>
		break;
 8000faa:	e01c      	b.n	8000fe6 <Update7SEG+0x106>
	case 3:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8000fac:	2201      	movs	r2, #1
 8000fae:	2101      	movs	r1, #1
 8000fb0:	480f      	ldr	r0, [pc, #60]	; (8000ff0 <Update7SEG+0x110>)
 8000fb2:	f000 fefc 	bl	8001dae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	2102      	movs	r1, #2
 8000fba:	480d      	ldr	r0, [pc, #52]	; (8000ff0 <Update7SEG+0x110>)
 8000fbc:	f000 fef7 	bl	8001dae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	2104      	movs	r1, #4
 8000fc4:	480a      	ldr	r0, [pc, #40]	; (8000ff0 <Update7SEG+0x110>)
 8000fc6:	f000 fef2 	bl	8001dae <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 0);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2108      	movs	r1, #8
 8000fce:	4808      	ldr	r0, [pc, #32]	; (8000ff0 <Update7SEG+0x110>)
 8000fd0:	f000 feed 	bl	8001dae <HAL_GPIO_WritePin>
		display7SEG(led_buffer[cnt]);
 8000fd4:	4a07      	ldr	r2, [pc, #28]	; (8000ff4 <Update7SEG+0x114>)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff fd89 	bl	8000af4 <display7SEG>
	break;
 8000fe2:	e000      	b.n	8000fe6 <Update7SEG+0x106>

	default:
		break;
 8000fe4:	bf00      	nop
	}
}
 8000fe6:	bf00      	nop
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40010c00 	.word	0x40010c00
 8000ff4:	200000ac 	.word	0x200000ac

08000ff8 <UpdateBuffer>:

void UpdateBuffer(int m, int time){
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
	led_buffer[0] = m/10;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4a18      	ldr	r2, [pc, #96]	; (8001068 <UpdateBuffer+0x70>)
 8001006:	fb82 1203 	smull	r1, r2, r2, r3
 800100a:	1092      	asrs	r2, r2, #2
 800100c:	17db      	asrs	r3, r3, #31
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	4a16      	ldr	r2, [pc, #88]	; (800106c <UpdateBuffer+0x74>)
 8001012:	6013      	str	r3, [r2, #0]
	led_buffer[1] = m%10;
 8001014:	6879      	ldr	r1, [r7, #4]
 8001016:	4b14      	ldr	r3, [pc, #80]	; (8001068 <UpdateBuffer+0x70>)
 8001018:	fb83 2301 	smull	r2, r3, r3, r1
 800101c:	109a      	asrs	r2, r3, #2
 800101e:	17cb      	asrs	r3, r1, #31
 8001020:	1ad2      	subs	r2, r2, r3
 8001022:	4613      	mov	r3, r2
 8001024:	009b      	lsls	r3, r3, #2
 8001026:	4413      	add	r3, r2
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	1aca      	subs	r2, r1, r3
 800102c:	4b0f      	ldr	r3, [pc, #60]	; (800106c <UpdateBuffer+0x74>)
 800102e:	605a      	str	r2, [r3, #4]
	led_buffer[2] = time/10;
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	4a0d      	ldr	r2, [pc, #52]	; (8001068 <UpdateBuffer+0x70>)
 8001034:	fb82 1203 	smull	r1, r2, r2, r3
 8001038:	1092      	asrs	r2, r2, #2
 800103a:	17db      	asrs	r3, r3, #31
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	4a0b      	ldr	r2, [pc, #44]	; (800106c <UpdateBuffer+0x74>)
 8001040:	6093      	str	r3, [r2, #8]
	led_buffer[3] = time%10;
 8001042:	6839      	ldr	r1, [r7, #0]
 8001044:	4b08      	ldr	r3, [pc, #32]	; (8001068 <UpdateBuffer+0x70>)
 8001046:	fb83 2301 	smull	r2, r3, r3, r1
 800104a:	109a      	asrs	r2, r3, #2
 800104c:	17cb      	asrs	r3, r1, #31
 800104e:	1ad2      	subs	r2, r2, r3
 8001050:	4613      	mov	r3, r2
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	4413      	add	r3, r2
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	1aca      	subs	r2, r1, r3
 800105a:	4b04      	ldr	r3, [pc, #16]	; (800106c <UpdateBuffer+0x74>)
 800105c:	60da      	str	r2, [r3, #12]
}
 800105e:	bf00      	nop
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	bc80      	pop	{r7}
 8001066:	4770      	bx	lr
 8001068:	66666667 	.word	0x66666667
 800106c:	200000ac 	.word	0x200000ac

08001070 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001074:	f000 fb9a 	bl	80017ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001078:	f000 f834 	bl	80010e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 800107c:	f000 f86e 	bl	800115c <MX_TIM2_Init>
  MX_GPIO_Init();
 8001080:	f000 f8b8 	bl	80011f4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
//  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1 || GPIO_PIN_2 || GPIO_PIN_3 || GPIO_PIN_4
//		  || GPIO_PIN_5 || GPIO_PIN_6, 0);
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8001084:	2201      	movs	r2, #1
 8001086:	2101      	movs	r1, #1
 8001088:	4813      	ldr	r0, [pc, #76]	; (80010d8 <main+0x68>)
 800108a:	f000 fe90 	bl	8001dae <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 800108e:	2201      	movs	r2, #1
 8001090:	2102      	movs	r1, #2
 8001092:	4811      	ldr	r0, [pc, #68]	; (80010d8 <main+0x68>)
 8001094:	f000 fe8b 	bl	8001dae <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8001098:	2201      	movs	r2, #1
 800109a:	2104      	movs	r1, #4
 800109c:	480e      	ldr	r0, [pc, #56]	; (80010d8 <main+0x68>)
 800109e:	f000 fe86 	bl	8001dae <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
 80010a2:	2201      	movs	r2, #1
 80010a4:	2108      	movs	r1, #8
 80010a6:	480c      	ldr	r0, [pc, #48]	; (80010d8 <main+0x68>)
 80010a8:	f000 fe81 	bl	8001dae <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
 80010ac:	2201      	movs	r2, #1
 80010ae:	2110      	movs	r1, #16
 80010b0:	4809      	ldr	r0, [pc, #36]	; (80010d8 <main+0x68>)
 80010b2:	f000 fe7c 	bl	8001dae <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 80010b6:	2201      	movs	r2, #1
 80010b8:	2120      	movs	r1, #32
 80010ba:	4807      	ldr	r0, [pc, #28]	; (80010d8 <main+0x68>)
 80010bc:	f000 fe77 	bl	8001dae <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim2);
 80010c0:	4806      	ldr	r0, [pc, #24]	; (80010dc <main+0x6c>)
 80010c2:	f001 fad1 	bl	8002668 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status = INIT;
 80010c6:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <main+0x70>)
 80010c8:	2201      	movs	r2, #1
 80010ca:	601a      	str	r2, [r3, #0]
//  mode = 1;

  while (1)
  {
	  fsm_auto_run();
 80010cc:	f7ff f8f6 	bl	80002bc <fsm_auto_run>
	  fsm_man_run();
 80010d0:	f7ff fb0a 	bl	80006e8 <fsm_man_run>
	  fsm_auto_run();
 80010d4:	e7fa      	b.n	80010cc <main+0x5c>
 80010d6:	bf00      	nop
 80010d8:	40010c00 	.word	0x40010c00
 80010dc:	200000bc 	.word	0x200000bc
 80010e0:	2000007c 	.word	0x2000007c

080010e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b090      	sub	sp, #64	; 0x40
 80010e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ea:	f107 0318 	add.w	r3, r7, #24
 80010ee:	2228      	movs	r2, #40	; 0x28
 80010f0:	2100      	movs	r1, #0
 80010f2:	4618      	mov	r0, r3
 80010f4:	f001 fe68 	bl	8002dc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	605a      	str	r2, [r3, #4]
 8001100:	609a      	str	r2, [r3, #8]
 8001102:	60da      	str	r2, [r3, #12]
 8001104:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001106:	2302      	movs	r3, #2
 8001108:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800110a:	2301      	movs	r3, #1
 800110c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800110e:	2310      	movs	r3, #16
 8001110:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001112:	2300      	movs	r3, #0
 8001114:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001116:	f107 0318 	add.w	r3, r7, #24
 800111a:	4618      	mov	r0, r3
 800111c:	f000 fe78 	bl	8001e10 <HAL_RCC_OscConfig>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001126:	f000 f8df 	bl	80012e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800112a:	230f      	movs	r3, #15
 800112c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800112e:	2300      	movs	r3, #0
 8001130:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001136:	2300      	movs	r3, #0
 8001138:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800113a:	2300      	movs	r3, #0
 800113c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800113e:	1d3b      	adds	r3, r7, #4
 8001140:	2100      	movs	r1, #0
 8001142:	4618      	mov	r0, r3
 8001144:	f001 f8e4 	bl	8002310 <HAL_RCC_ClockConfig>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800114e:	f000 f8cb 	bl	80012e8 <Error_Handler>
  }
}
 8001152:	bf00      	nop
 8001154:	3740      	adds	r7, #64	; 0x40
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
	...

0800115c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001162:	f107 0308 	add.w	r3, r7, #8
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001170:	463b      	mov	r3, r7
 8001172:	2200      	movs	r2, #0
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001178:	4b1d      	ldr	r3, [pc, #116]	; (80011f0 <MX_TIM2_Init+0x94>)
 800117a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800117e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001180:	4b1b      	ldr	r3, [pc, #108]	; (80011f0 <MX_TIM2_Init+0x94>)
 8001182:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001186:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001188:	4b19      	ldr	r3, [pc, #100]	; (80011f0 <MX_TIM2_Init+0x94>)
 800118a:	2200      	movs	r2, #0
 800118c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800118e:	4b18      	ldr	r3, [pc, #96]	; (80011f0 <MX_TIM2_Init+0x94>)
 8001190:	2209      	movs	r2, #9
 8001192:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001194:	4b16      	ldr	r3, [pc, #88]	; (80011f0 <MX_TIM2_Init+0x94>)
 8001196:	2200      	movs	r2, #0
 8001198:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800119a:	4b15      	ldr	r3, [pc, #84]	; (80011f0 <MX_TIM2_Init+0x94>)
 800119c:	2200      	movs	r2, #0
 800119e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011a0:	4813      	ldr	r0, [pc, #76]	; (80011f0 <MX_TIM2_Init+0x94>)
 80011a2:	f001 fa11 	bl	80025c8 <HAL_TIM_Base_Init>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80011ac:	f000 f89c 	bl	80012e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011b6:	f107 0308 	add.w	r3, r7, #8
 80011ba:	4619      	mov	r1, r3
 80011bc:	480c      	ldr	r0, [pc, #48]	; (80011f0 <MX_TIM2_Init+0x94>)
 80011be:	f001 fb8f 	bl	80028e0 <HAL_TIM_ConfigClockSource>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011c8:	f000 f88e 	bl	80012e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011cc:	2300      	movs	r3, #0
 80011ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011d0:	2300      	movs	r3, #0
 80011d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011d4:	463b      	mov	r3, r7
 80011d6:	4619      	mov	r1, r3
 80011d8:	4805      	ldr	r0, [pc, #20]	; (80011f0 <MX_TIM2_Init+0x94>)
 80011da:	f001 fd67 	bl	8002cac <HAL_TIMEx_MasterConfigSynchronization>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011e4:	f000 f880 	bl	80012e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011e8:	bf00      	nop
 80011ea:	3718      	adds	r7, #24
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	200000bc 	.word	0x200000bc

080011f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fa:	f107 0308 	add.w	r3, r7, #8
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	605a      	str	r2, [r3, #4]
 8001204:	609a      	str	r2, [r3, #8]
 8001206:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001208:	4b2e      	ldr	r3, [pc, #184]	; (80012c4 <MX_GPIO_Init+0xd0>)
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	4a2d      	ldr	r2, [pc, #180]	; (80012c4 <MX_GPIO_Init+0xd0>)
 800120e:	f043 0304 	orr.w	r3, r3, #4
 8001212:	6193      	str	r3, [r2, #24]
 8001214:	4b2b      	ldr	r3, [pc, #172]	; (80012c4 <MX_GPIO_Init+0xd0>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	f003 0304 	and.w	r3, r3, #4
 800121c:	607b      	str	r3, [r7, #4]
 800121e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001220:	4b28      	ldr	r3, [pc, #160]	; (80012c4 <MX_GPIO_Init+0xd0>)
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	4a27      	ldr	r2, [pc, #156]	; (80012c4 <MX_GPIO_Init+0xd0>)
 8001226:	f043 0308 	orr.w	r3, r3, #8
 800122a:	6193      	str	r3, [r2, #24]
 800122c:	4b25      	ldr	r3, [pc, #148]	; (80012c4 <MX_GPIO_Init+0xd0>)
 800122e:	699b      	ldr	r3, [r3, #24]
 8001230:	f003 0308 	and.w	r3, r3, #8
 8001234:	603b      	str	r3, [r7, #0]
 8001236:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_1_Pin|LED_AMBER_1_Pin|LED_GREEN_1_Pin|LED_RED_2_Pin
 8001238:	2200      	movs	r2, #0
 800123a:	f641 71fe 	movw	r1, #8190	; 0x1ffe
 800123e:	4822      	ldr	r0, [pc, #136]	; (80012c8 <MX_GPIO_Init+0xd4>)
 8001240:	f000 fdb5 	bl	8001dae <HAL_GPIO_WritePin>
                          |LED_AMBER_2_Pin|LED_GREEN_2_Pin|SEG0_Pin|SEG1_Pin
                          |SEG2_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8001244:	2200      	movs	r2, #0
 8001246:	213f      	movs	r1, #63	; 0x3f
 8001248:	4820      	ldr	r0, [pc, #128]	; (80012cc <MX_GPIO_Init+0xd8>)
 800124a:	f000 fdb0 	bl	8001dae <HAL_GPIO_WritePin>
                          |EN4_Pin|EN5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED_1_Pin LED_AMBER_1_Pin LED_GREEN_1_Pin LED_RED_2_Pin
                           LED_AMBER_2_Pin LED_GREEN_2_Pin SEG0_Pin SEG1_Pin
                           SEG2_Pin SEG3_Pin SEG4_Pin SEG5_Pin */
  GPIO_InitStruct.Pin = LED_RED_1_Pin|LED_AMBER_1_Pin|LED_GREEN_1_Pin|LED_RED_2_Pin
 800124e:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8001252:	60bb      	str	r3, [r7, #8]
                          |LED_AMBER_2_Pin|LED_GREEN_2_Pin|SEG0_Pin|SEG1_Pin
                          |SEG2_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001254:	2301      	movs	r3, #1
 8001256:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125c:	2302      	movs	r3, #2
 800125e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001260:	f107 0308 	add.w	r3, r7, #8
 8001264:	4619      	mov	r1, r3
 8001266:	4818      	ldr	r0, [pc, #96]	; (80012c8 <MX_GPIO_Init+0xd4>)
 8001268:	f000 fc10 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           EN4_Pin EN5_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 800126c:	233f      	movs	r3, #63	; 0x3f
 800126e:	60bb      	str	r3, [r7, #8]
                          |EN4_Pin|EN5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001270:	2301      	movs	r3, #1
 8001272:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001278:	2302      	movs	r3, #2
 800127a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800127c:	f107 0308 	add.w	r3, r7, #8
 8001280:	4619      	mov	r1, r3
 8001282:	4812      	ldr	r0, [pc, #72]	; (80012cc <MX_GPIO_Init+0xd8>)
 8001284:	f000 fc02 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : SEG6_Pin */
  GPIO_InitStruct.Pin = SEG6_Pin;
 8001288:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800128c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800128e:	2300      	movs	r3, #0
 8001290:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001292:	2301      	movs	r3, #1
 8001294:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(SEG6_GPIO_Port, &GPIO_InitStruct);
 8001296:	f107 0308 	add.w	r3, r7, #8
 800129a:	4619      	mov	r1, r3
 800129c:	480a      	ldr	r0, [pc, #40]	; (80012c8 <MX_GPIO_Init+0xd4>)
 800129e:	f000 fbf5 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : MODE_BUTTON_Pin VALUE_BUTTON_Pin TIME_BUTTON_Pin */
  GPIO_InitStruct.Pin = MODE_BUTTON_Pin|VALUE_BUTTON_Pin|TIME_BUTTON_Pin;
 80012a2:	f44f 7360 	mov.w	r3, #896	; 0x380
 80012a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012ac:	2301      	movs	r3, #1
 80012ae:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b0:	f107 0308 	add.w	r3, r7, #8
 80012b4:	4619      	mov	r1, r3
 80012b6:	4805      	ldr	r0, [pc, #20]	; (80012cc <MX_GPIO_Init+0xd8>)
 80012b8:	f000 fbe8 	bl	8001a8c <HAL_GPIO_Init>

}
 80012bc:	bf00      	nop
 80012be:	3718      	adds	r7, #24
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40010800 	.word	0x40010800
 80012cc:	40010c00 	.word	0x40010c00

080012d0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	timerRun();
 80012d8:	f000 f860 	bl	800139c <timerRun>
	getKeyInput1();
 80012dc:	f7fe ff60 	bl	80001a0 <getKeyInput1>
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012ec:	b672      	cpsid	i
}
 80012ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012f0:	e7fe      	b.n	80012f0 <Error_Handler+0x8>
	...

080012f4 <setTimer1>:
int timer4_flag = 0;

int timer5_counter = 0;
int timer5_flag = 0;

void setTimer1(int duration){
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/10;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4a08      	ldr	r2, [pc, #32]	; (8001320 <setTimer1+0x2c>)
 8001300:	fb82 1203 	smull	r1, r2, r2, r3
 8001304:	1092      	asrs	r2, r2, #2
 8001306:	17db      	asrs	r3, r3, #31
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	4a06      	ldr	r2, [pc, #24]	; (8001324 <setTimer1+0x30>)
 800130c:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 800130e:	4b06      	ldr	r3, [pc, #24]	; (8001328 <setTimer1+0x34>)
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
}
 8001314:	bf00      	nop
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	bc80      	pop	{r7}
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	66666667 	.word	0x66666667
 8001324:	20000084 	.word	0x20000084
 8001328:	20000088 	.word	0x20000088

0800132c <setTimer2>:

void setTimer2(int duration){
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/10;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	4a08      	ldr	r2, [pc, #32]	; (8001358 <setTimer2+0x2c>)
 8001338:	fb82 1203 	smull	r1, r2, r2, r3
 800133c:	1092      	asrs	r2, r2, #2
 800133e:	17db      	asrs	r3, r3, #31
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	4a06      	ldr	r2, [pc, #24]	; (800135c <setTimer2+0x30>)
 8001344:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001346:	4b06      	ldr	r3, [pc, #24]	; (8001360 <setTimer2+0x34>)
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	bc80      	pop	{r7}
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	66666667 	.word	0x66666667
 800135c:	2000008c 	.word	0x2000008c
 8001360:	20000090 	.word	0x20000090

08001364 <setTimer3>:

void setTimer3(int duration){
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/10;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	4a08      	ldr	r2, [pc, #32]	; (8001390 <setTimer3+0x2c>)
 8001370:	fb82 1203 	smull	r1, r2, r2, r3
 8001374:	1092      	asrs	r2, r2, #2
 8001376:	17db      	asrs	r3, r3, #31
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	4a06      	ldr	r2, [pc, #24]	; (8001394 <setTimer3+0x30>)
 800137c:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 800137e:	4b06      	ldr	r3, [pc, #24]	; (8001398 <setTimer3+0x34>)
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	bc80      	pop	{r7}
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	66666667 	.word	0x66666667
 8001394:	20000094 	.word	0x20000094
 8001398:	20000098 	.word	0x20000098

0800139c <timerRun>:
void setTimer5(int duration){
	timer5_counter = duration/10;
	timer5_flag = 0;
}

void timerRun(){
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 80013a0:	4b29      	ldr	r3, [pc, #164]	; (8001448 <timerRun+0xac>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	dd0b      	ble.n	80013c0 <timerRun+0x24>
		timer1_counter--;
 80013a8:	4b27      	ldr	r3, [pc, #156]	; (8001448 <timerRun+0xac>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	3b01      	subs	r3, #1
 80013ae:	4a26      	ldr	r2, [pc, #152]	; (8001448 <timerRun+0xac>)
 80013b0:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0) timer1_flag = 1;
 80013b2:	4b25      	ldr	r3, [pc, #148]	; (8001448 <timerRun+0xac>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	dc02      	bgt.n	80013c0 <timerRun+0x24>
 80013ba:	4b24      	ldr	r3, [pc, #144]	; (800144c <timerRun+0xb0>)
 80013bc:	2201      	movs	r2, #1
 80013be:	601a      	str	r2, [r3, #0]
	}

	if(timer2_counter > 0){
 80013c0:	4b23      	ldr	r3, [pc, #140]	; (8001450 <timerRun+0xb4>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	dd0b      	ble.n	80013e0 <timerRun+0x44>
			timer2_counter--;
 80013c8:	4b21      	ldr	r3, [pc, #132]	; (8001450 <timerRun+0xb4>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	3b01      	subs	r3, #1
 80013ce:	4a20      	ldr	r2, [pc, #128]	; (8001450 <timerRun+0xb4>)
 80013d0:	6013      	str	r3, [r2, #0]
			if(timer2_counter <= 0) timer2_flag = 1;
 80013d2:	4b1f      	ldr	r3, [pc, #124]	; (8001450 <timerRun+0xb4>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	dc02      	bgt.n	80013e0 <timerRun+0x44>
 80013da:	4b1e      	ldr	r3, [pc, #120]	; (8001454 <timerRun+0xb8>)
 80013dc:	2201      	movs	r2, #1
 80013de:	601a      	str	r2, [r3, #0]
		}

	if(timer3_counter > 0){
 80013e0:	4b1d      	ldr	r3, [pc, #116]	; (8001458 <timerRun+0xbc>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	dd0b      	ble.n	8001400 <timerRun+0x64>
			timer3_counter--;
 80013e8:	4b1b      	ldr	r3, [pc, #108]	; (8001458 <timerRun+0xbc>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	3b01      	subs	r3, #1
 80013ee:	4a1a      	ldr	r2, [pc, #104]	; (8001458 <timerRun+0xbc>)
 80013f0:	6013      	str	r3, [r2, #0]
			if(timer3_counter <= 0) timer3_flag = 1;
 80013f2:	4b19      	ldr	r3, [pc, #100]	; (8001458 <timerRun+0xbc>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	dc02      	bgt.n	8001400 <timerRun+0x64>
 80013fa:	4b18      	ldr	r3, [pc, #96]	; (800145c <timerRun+0xc0>)
 80013fc:	2201      	movs	r2, #1
 80013fe:	601a      	str	r2, [r3, #0]
		}

	if(timer4_counter > 0){
 8001400:	4b17      	ldr	r3, [pc, #92]	; (8001460 <timerRun+0xc4>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	dd0b      	ble.n	8001420 <timerRun+0x84>
			timer4_counter--;
 8001408:	4b15      	ldr	r3, [pc, #84]	; (8001460 <timerRun+0xc4>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	3b01      	subs	r3, #1
 800140e:	4a14      	ldr	r2, [pc, #80]	; (8001460 <timerRun+0xc4>)
 8001410:	6013      	str	r3, [r2, #0]
			if(timer4_counter <= 0) timer4_flag = 1;
 8001412:	4b13      	ldr	r3, [pc, #76]	; (8001460 <timerRun+0xc4>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2b00      	cmp	r3, #0
 8001418:	dc02      	bgt.n	8001420 <timerRun+0x84>
 800141a:	4b12      	ldr	r3, [pc, #72]	; (8001464 <timerRun+0xc8>)
 800141c:	2201      	movs	r2, #1
 800141e:	601a      	str	r2, [r3, #0]
		}

	if(timer5_counter > 0){
 8001420:	4b11      	ldr	r3, [pc, #68]	; (8001468 <timerRun+0xcc>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	dd0b      	ble.n	8001440 <timerRun+0xa4>
			timer5_counter--;
 8001428:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <timerRun+0xcc>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	3b01      	subs	r3, #1
 800142e:	4a0e      	ldr	r2, [pc, #56]	; (8001468 <timerRun+0xcc>)
 8001430:	6013      	str	r3, [r2, #0]
			if(timer5_counter <= 0) timer5_flag = 1;
 8001432:	4b0d      	ldr	r3, [pc, #52]	; (8001468 <timerRun+0xcc>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	2b00      	cmp	r3, #0
 8001438:	dc02      	bgt.n	8001440 <timerRun+0xa4>
 800143a:	4b0c      	ldr	r3, [pc, #48]	; (800146c <timerRun+0xd0>)
 800143c:	2201      	movs	r2, #1
 800143e:	601a      	str	r2, [r3, #0]
		}
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr
 8001448:	20000084 	.word	0x20000084
 800144c:	20000088 	.word	0x20000088
 8001450:	2000008c 	.word	0x2000008c
 8001454:	20000090 	.word	0x20000090
 8001458:	20000094 	.word	0x20000094
 800145c:	20000098 	.word	0x20000098
 8001460:	2000009c 	.word	0x2000009c
 8001464:	200000a0 	.word	0x200000a0
 8001468:	200000a4 	.word	0x200000a4
 800146c:	200000a8 	.word	0x200000a8

08001470 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001476:	4b15      	ldr	r3, [pc, #84]	; (80014cc <HAL_MspInit+0x5c>)
 8001478:	699b      	ldr	r3, [r3, #24]
 800147a:	4a14      	ldr	r2, [pc, #80]	; (80014cc <HAL_MspInit+0x5c>)
 800147c:	f043 0301 	orr.w	r3, r3, #1
 8001480:	6193      	str	r3, [r2, #24]
 8001482:	4b12      	ldr	r3, [pc, #72]	; (80014cc <HAL_MspInit+0x5c>)
 8001484:	699b      	ldr	r3, [r3, #24]
 8001486:	f003 0301 	and.w	r3, r3, #1
 800148a:	60bb      	str	r3, [r7, #8]
 800148c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800148e:	4b0f      	ldr	r3, [pc, #60]	; (80014cc <HAL_MspInit+0x5c>)
 8001490:	69db      	ldr	r3, [r3, #28]
 8001492:	4a0e      	ldr	r2, [pc, #56]	; (80014cc <HAL_MspInit+0x5c>)
 8001494:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001498:	61d3      	str	r3, [r2, #28]
 800149a:	4b0c      	ldr	r3, [pc, #48]	; (80014cc <HAL_MspInit+0x5c>)
 800149c:	69db      	ldr	r3, [r3, #28]
 800149e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a2:	607b      	str	r3, [r7, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80014a6:	4b0a      	ldr	r3, [pc, #40]	; (80014d0 <HAL_MspInit+0x60>)
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	60fb      	str	r3, [r7, #12]
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80014b2:	60fb      	str	r3, [r7, #12]
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	4a04      	ldr	r2, [pc, #16]	; (80014d0 <HAL_MspInit+0x60>)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014c2:	bf00      	nop
 80014c4:	3714      	adds	r7, #20
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bc80      	pop	{r7}
 80014ca:	4770      	bx	lr
 80014cc:	40021000 	.word	0x40021000
 80014d0:	40010000 	.word	0x40010000

080014d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014e4:	d113      	bne.n	800150e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014e6:	4b0c      	ldr	r3, [pc, #48]	; (8001518 <HAL_TIM_Base_MspInit+0x44>)
 80014e8:	69db      	ldr	r3, [r3, #28]
 80014ea:	4a0b      	ldr	r2, [pc, #44]	; (8001518 <HAL_TIM_Base_MspInit+0x44>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	61d3      	str	r3, [r2, #28]
 80014f2:	4b09      	ldr	r3, [pc, #36]	; (8001518 <HAL_TIM_Base_MspInit+0x44>)
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014fe:	2200      	movs	r2, #0
 8001500:	2100      	movs	r1, #0
 8001502:	201c      	movs	r0, #28
 8001504:	f000 fa8b 	bl	8001a1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001508:	201c      	movs	r0, #28
 800150a:	f000 faa4 	bl	8001a56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800150e:	bf00      	nop
 8001510:	3710      	adds	r7, #16
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	40021000 	.word	0x40021000

0800151c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001520:	e7fe      	b.n	8001520 <NMI_Handler+0x4>

08001522 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001522:	b480      	push	{r7}
 8001524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001526:	e7fe      	b.n	8001526 <HardFault_Handler+0x4>

08001528 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800152c:	e7fe      	b.n	800152c <MemManage_Handler+0x4>

0800152e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800152e:	b480      	push	{r7}
 8001530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001532:	e7fe      	b.n	8001532 <BusFault_Handler+0x4>

08001534 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001538:	e7fe      	b.n	8001538 <UsageFault_Handler+0x4>

0800153a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800153a:	b480      	push	{r7}
 800153c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	46bd      	mov	sp, r7
 8001542:	bc80      	pop	{r7}
 8001544:	4770      	bx	lr

08001546 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001546:	b480      	push	{r7}
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	46bd      	mov	sp, r7
 800154e:	bc80      	pop	{r7}
 8001550:	4770      	bx	lr

08001552 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001552:	b480      	push	{r7}
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001556:	bf00      	nop
 8001558:	46bd      	mov	sp, r7
 800155a:	bc80      	pop	{r7}
 800155c:	4770      	bx	lr

0800155e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800155e:	b580      	push	{r7, lr}
 8001560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001562:	f000 f969 	bl	8001838 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
	...

0800156c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001570:	4802      	ldr	r0, [pc, #8]	; (800157c <TIM2_IRQHandler+0x10>)
 8001572:	f001 f8c5 	bl	8002700 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	200000bc 	.word	0x200000bc

08001580 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001584:	bf00      	nop
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr

0800158c <displayRED1>:
 *
 *  Created on: Oct 30, 2024
 *      Author: Admin
 */
#include "traffic_light.h"
void displayRED1(){
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
 8001590:	2201      	movs	r2, #1
 8001592:	2102      	movs	r1, #2
 8001594:	4807      	ldr	r0, [pc, #28]	; (80015b4 <displayRED1+0x28>)
 8001596:	f000 fc0a 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 0);
 800159a:	2200      	movs	r2, #0
 800159c:	2104      	movs	r1, #4
 800159e:	4805      	ldr	r0, [pc, #20]	; (80015b4 <displayRED1+0x28>)
 80015a0:	f000 fc05 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 0);
 80015a4:	2200      	movs	r2, #0
 80015a6:	2108      	movs	r1, #8
 80015a8:	4802      	ldr	r0, [pc, #8]	; (80015b4 <displayRED1+0x28>)
 80015aa:	f000 fc00 	bl	8001dae <HAL_GPIO_WritePin>
}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40010800 	.word	0x40010800

080015b8 <displayAMBER1>:
void displayAMBER1(){
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 80015bc:	2200      	movs	r2, #0
 80015be:	2102      	movs	r1, #2
 80015c0:	4807      	ldr	r0, [pc, #28]	; (80015e0 <displayAMBER1+0x28>)
 80015c2:	f000 fbf4 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 1);
 80015c6:	2201      	movs	r2, #1
 80015c8:	2104      	movs	r1, #4
 80015ca:	4805      	ldr	r0, [pc, #20]	; (80015e0 <displayAMBER1+0x28>)
 80015cc:	f000 fbef 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 0);
 80015d0:	2200      	movs	r2, #0
 80015d2:	2108      	movs	r1, #8
 80015d4:	4802      	ldr	r0, [pc, #8]	; (80015e0 <displayAMBER1+0x28>)
 80015d6:	f000 fbea 	bl	8001dae <HAL_GPIO_WritePin>
}
 80015da:	bf00      	nop
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40010800 	.word	0x40010800

080015e4 <displayGREEN1>:
void displayGREEN1(){
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 80015e8:	2200      	movs	r2, #0
 80015ea:	2102      	movs	r1, #2
 80015ec:	4807      	ldr	r0, [pc, #28]	; (800160c <displayGREEN1+0x28>)
 80015ee:	f000 fbde 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 0);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2104      	movs	r1, #4
 80015f6:	4805      	ldr	r0, [pc, #20]	; (800160c <displayGREEN1+0x28>)
 80015f8:	f000 fbd9 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 1);
 80015fc:	2201      	movs	r2, #1
 80015fe:	2108      	movs	r1, #8
 8001600:	4802      	ldr	r0, [pc, #8]	; (800160c <displayGREEN1+0x28>)
 8001602:	f000 fbd4 	bl	8001dae <HAL_GPIO_WritePin>
}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	40010800 	.word	0x40010800

08001610 <displayRED2>:
void displayRED2(){
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001614:	2201      	movs	r2, #1
 8001616:	2110      	movs	r1, #16
 8001618:	4807      	ldr	r0, [pc, #28]	; (8001638 <displayRED2+0x28>)
 800161a:	f000 fbc8 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 800161e:	2200      	movs	r2, #0
 8001620:	2120      	movs	r1, #32
 8001622:	4805      	ldr	r0, [pc, #20]	; (8001638 <displayRED2+0x28>)
 8001624:	f000 fbc3 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 8001628:	2200      	movs	r2, #0
 800162a:	2140      	movs	r1, #64	; 0x40
 800162c:	4802      	ldr	r0, [pc, #8]	; (8001638 <displayRED2+0x28>)
 800162e:	f000 fbbe 	bl	8001dae <HAL_GPIO_WritePin>
}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40010800 	.word	0x40010800

0800163c <displayAMBER2>:
void displayAMBER2(){
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001640:	2200      	movs	r2, #0
 8001642:	2110      	movs	r1, #16
 8001644:	4807      	ldr	r0, [pc, #28]	; (8001664 <displayAMBER2+0x28>)
 8001646:	f000 fbb2 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 800164a:	2201      	movs	r2, #1
 800164c:	2120      	movs	r1, #32
 800164e:	4805      	ldr	r0, [pc, #20]	; (8001664 <displayAMBER2+0x28>)
 8001650:	f000 fbad 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 8001654:	2200      	movs	r2, #0
 8001656:	2140      	movs	r1, #64	; 0x40
 8001658:	4802      	ldr	r0, [pc, #8]	; (8001664 <displayAMBER2+0x28>)
 800165a:	f000 fba8 	bl	8001dae <HAL_GPIO_WritePin>
}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40010800 	.word	0x40010800

08001668 <displayGREEN2>:
void displayGREEN2(){
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800166c:	2200      	movs	r2, #0
 800166e:	2110      	movs	r1, #16
 8001670:	4807      	ldr	r0, [pc, #28]	; (8001690 <displayGREEN2+0x28>)
 8001672:	f000 fb9c 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8001676:	2200      	movs	r2, #0
 8001678:	2120      	movs	r1, #32
 800167a:	4805      	ldr	r0, [pc, #20]	; (8001690 <displayGREEN2+0x28>)
 800167c:	f000 fb97 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
 8001680:	2201      	movs	r2, #1
 8001682:	2140      	movs	r1, #64	; 0x40
 8001684:	4802      	ldr	r0, [pc, #8]	; (8001690 <displayGREEN2+0x28>)
 8001686:	f000 fb92 	bl	8001dae <HAL_GPIO_WritePin>
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40010800 	.word	0x40010800

08001694 <BlinkRED>:
void BlinkRED(){
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 8001698:	2102      	movs	r1, #2
 800169a:	480e      	ldr	r0, [pc, #56]	; (80016d4 <BlinkRED+0x40>)
 800169c:	f000 fb9f 	bl	8001dde <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 80016a0:	2110      	movs	r1, #16
 80016a2:	480c      	ldr	r0, [pc, #48]	; (80016d4 <BlinkRED+0x40>)
 80016a4:	f000 fb9b 	bl	8001dde <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 0);
 80016a8:	2200      	movs	r2, #0
 80016aa:	2104      	movs	r1, #4
 80016ac:	4809      	ldr	r0, [pc, #36]	; (80016d4 <BlinkRED+0x40>)
 80016ae:	f000 fb7e 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 0);
 80016b2:	2200      	movs	r2, #0
 80016b4:	2108      	movs	r1, #8
 80016b6:	4807      	ldr	r0, [pc, #28]	; (80016d4 <BlinkRED+0x40>)
 80016b8:	f000 fb79 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 80016bc:	2200      	movs	r2, #0
 80016be:	2120      	movs	r1, #32
 80016c0:	4804      	ldr	r0, [pc, #16]	; (80016d4 <BlinkRED+0x40>)
 80016c2:	f000 fb74 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2140      	movs	r1, #64	; 0x40
 80016ca:	4802      	ldr	r0, [pc, #8]	; (80016d4 <BlinkRED+0x40>)
 80016cc:	f000 fb6f 	bl	8001dae <HAL_GPIO_WritePin>
}
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	40010800 	.word	0x40010800

080016d8 <BlinkAMBER>:
void BlinkAMBER(){
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 80016dc:	2104      	movs	r1, #4
 80016de:	480e      	ldr	r0, [pc, #56]	; (8001718 <BlinkAMBER+0x40>)
 80016e0:	f000 fb7d 	bl	8001dde <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80016e4:	2120      	movs	r1, #32
 80016e6:	480c      	ldr	r0, [pc, #48]	; (8001718 <BlinkAMBER+0x40>)
 80016e8:	f000 fb79 	bl	8001dde <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 80016ec:	2200      	movs	r2, #0
 80016ee:	2102      	movs	r1, #2
 80016f0:	4809      	ldr	r0, [pc, #36]	; (8001718 <BlinkAMBER+0x40>)
 80016f2:	f000 fb5c 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 0);
 80016f6:	2200      	movs	r2, #0
 80016f8:	2108      	movs	r1, #8
 80016fa:	4807      	ldr	r0, [pc, #28]	; (8001718 <BlinkAMBER+0x40>)
 80016fc:	f000 fb57 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001700:	2200      	movs	r2, #0
 8001702:	2110      	movs	r1, #16
 8001704:	4804      	ldr	r0, [pc, #16]	; (8001718 <BlinkAMBER+0x40>)
 8001706:	f000 fb52 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 800170a:	2200      	movs	r2, #0
 800170c:	2140      	movs	r1, #64	; 0x40
 800170e:	4802      	ldr	r0, [pc, #8]	; (8001718 <BlinkAMBER+0x40>)
 8001710:	f000 fb4d 	bl	8001dae <HAL_GPIO_WritePin>
}
 8001714:	bf00      	nop
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40010800 	.word	0x40010800

0800171c <BlinkGREEN>:
void BlinkGREEN(){
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3);
 8001720:	2108      	movs	r1, #8
 8001722:	480e      	ldr	r0, [pc, #56]	; (800175c <BlinkGREEN+0x40>)
 8001724:	f000 fb5b 	bl	8001dde <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8001728:	2140      	movs	r1, #64	; 0x40
 800172a:	480c      	ldr	r0, [pc, #48]	; (800175c <BlinkGREEN+0x40>)
 800172c:	f000 fb57 	bl	8001dde <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 0);
 8001730:	2200      	movs	r2, #0
 8001732:	2104      	movs	r1, #4
 8001734:	4809      	ldr	r0, [pc, #36]	; (800175c <BlinkGREEN+0x40>)
 8001736:	f000 fb3a 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 800173a:	2200      	movs	r2, #0
 800173c:	2102      	movs	r1, #2
 800173e:	4807      	ldr	r0, [pc, #28]	; (800175c <BlinkGREEN+0x40>)
 8001740:	f000 fb35 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001744:	2200      	movs	r2, #0
 8001746:	2110      	movs	r1, #16
 8001748:	4804      	ldr	r0, [pc, #16]	; (800175c <BlinkGREEN+0x40>)
 800174a:	f000 fb30 	bl	8001dae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 800174e:	2200      	movs	r2, #0
 8001750:	2120      	movs	r1, #32
 8001752:	4802      	ldr	r0, [pc, #8]	; (800175c <BlinkGREEN+0x40>)
 8001754:	f000 fb2b 	bl	8001dae <HAL_GPIO_WritePin>
}
 8001758:	bf00      	nop
 800175a:	bd80      	pop	{r7, pc}
 800175c:	40010800 	.word	0x40010800

08001760 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001760:	f7ff ff0e 	bl	8001580 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001764:	480b      	ldr	r0, [pc, #44]	; (8001794 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001766:	490c      	ldr	r1, [pc, #48]	; (8001798 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001768:	4a0c      	ldr	r2, [pc, #48]	; (800179c <LoopFillZerobss+0x16>)
  movs r3, #0
 800176a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800176c:	e002      	b.n	8001774 <LoopCopyDataInit>

0800176e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800176e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001770:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001772:	3304      	adds	r3, #4

08001774 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001774:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001776:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001778:	d3f9      	bcc.n	800176e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800177a:	4a09      	ldr	r2, [pc, #36]	; (80017a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800177c:	4c09      	ldr	r4, [pc, #36]	; (80017a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800177e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001780:	e001      	b.n	8001786 <LoopFillZerobss>

08001782 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001782:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001784:	3204      	adds	r2, #4

08001786 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001786:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001788:	d3fb      	bcc.n	8001782 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800178a:	f001 faf9 	bl	8002d80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800178e:	f7ff fc6f 	bl	8001070 <main>
  bx lr
 8001792:	4770      	bx	lr
  ldr r0, =_sdata
 8001794:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001798:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 800179c:	08002e1c 	.word	0x08002e1c
  ldr r2, =_sbss
 80017a0:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 80017a4:	20000108 	.word	0x20000108

080017a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017a8:	e7fe      	b.n	80017a8 <ADC1_2_IRQHandler>
	...

080017ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017b0:	4b08      	ldr	r3, [pc, #32]	; (80017d4 <HAL_Init+0x28>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a07      	ldr	r2, [pc, #28]	; (80017d4 <HAL_Init+0x28>)
 80017b6:	f043 0310 	orr.w	r3, r3, #16
 80017ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017bc:	2003      	movs	r0, #3
 80017be:	f000 f923 	bl	8001a08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017c2:	200f      	movs	r0, #15
 80017c4:	f000 f808 	bl	80017d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017c8:	f7ff fe52 	bl	8001470 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40022000 	.word	0x40022000

080017d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017e0:	4b12      	ldr	r3, [pc, #72]	; (800182c <HAL_InitTick+0x54>)
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	4b12      	ldr	r3, [pc, #72]	; (8001830 <HAL_InitTick+0x58>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	4619      	mov	r1, r3
 80017ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80017f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f6:	4618      	mov	r0, r3
 80017f8:	f000 f93b 	bl	8001a72 <HAL_SYSTICK_Config>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e00e      	b.n	8001824 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2b0f      	cmp	r3, #15
 800180a:	d80a      	bhi.n	8001822 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800180c:	2200      	movs	r2, #0
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	f04f 30ff 	mov.w	r0, #4294967295
 8001814:	f000 f903 	bl	8001a1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001818:	4a06      	ldr	r2, [pc, #24]	; (8001834 <HAL_InitTick+0x5c>)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800181e:	2300      	movs	r3, #0
 8001820:	e000      	b.n	8001824 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
}
 8001824:	4618      	mov	r0, r3
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	20000048 	.word	0x20000048
 8001830:	20000050 	.word	0x20000050
 8001834:	2000004c 	.word	0x2000004c

08001838 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800183c:	4b05      	ldr	r3, [pc, #20]	; (8001854 <HAL_IncTick+0x1c>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	461a      	mov	r2, r3
 8001842:	4b05      	ldr	r3, [pc, #20]	; (8001858 <HAL_IncTick+0x20>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4413      	add	r3, r2
 8001848:	4a03      	ldr	r2, [pc, #12]	; (8001858 <HAL_IncTick+0x20>)
 800184a:	6013      	str	r3, [r2, #0]
}
 800184c:	bf00      	nop
 800184e:	46bd      	mov	sp, r7
 8001850:	bc80      	pop	{r7}
 8001852:	4770      	bx	lr
 8001854:	20000050 	.word	0x20000050
 8001858:	20000104 	.word	0x20000104

0800185c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  return uwTick;
 8001860:	4b02      	ldr	r3, [pc, #8]	; (800186c <HAL_GetTick+0x10>)
 8001862:	681b      	ldr	r3, [r3, #0]
}
 8001864:	4618      	mov	r0, r3
 8001866:	46bd      	mov	sp, r7
 8001868:	bc80      	pop	{r7}
 800186a:	4770      	bx	lr
 800186c:	20000104 	.word	0x20000104

08001870 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001870:	b480      	push	{r7}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f003 0307 	and.w	r3, r3, #7
 800187e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001880:	4b0c      	ldr	r3, [pc, #48]	; (80018b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001886:	68ba      	ldr	r2, [r7, #8]
 8001888:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800188c:	4013      	ands	r3, r2
 800188e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001898:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800189c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018a2:	4a04      	ldr	r2, [pc, #16]	; (80018b4 <__NVIC_SetPriorityGrouping+0x44>)
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	60d3      	str	r3, [r2, #12]
}
 80018a8:	bf00      	nop
 80018aa:	3714      	adds	r7, #20
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	e000ed00 	.word	0xe000ed00

080018b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018bc:	4b04      	ldr	r3, [pc, #16]	; (80018d0 <__NVIC_GetPriorityGrouping+0x18>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	0a1b      	lsrs	r3, r3, #8
 80018c2:	f003 0307 	and.w	r3, r3, #7
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bc80      	pop	{r7}
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	e000ed00 	.word	0xe000ed00

080018d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	db0b      	blt.n	80018fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018e6:	79fb      	ldrb	r3, [r7, #7]
 80018e8:	f003 021f 	and.w	r2, r3, #31
 80018ec:	4906      	ldr	r1, [pc, #24]	; (8001908 <__NVIC_EnableIRQ+0x34>)
 80018ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f2:	095b      	lsrs	r3, r3, #5
 80018f4:	2001      	movs	r0, #1
 80018f6:	fa00 f202 	lsl.w	r2, r0, r2
 80018fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018fe:	bf00      	nop
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	bc80      	pop	{r7}
 8001906:	4770      	bx	lr
 8001908:	e000e100 	.word	0xe000e100

0800190c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	6039      	str	r1, [r7, #0]
 8001916:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001918:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191c:	2b00      	cmp	r3, #0
 800191e:	db0a      	blt.n	8001936 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	b2da      	uxtb	r2, r3
 8001924:	490c      	ldr	r1, [pc, #48]	; (8001958 <__NVIC_SetPriority+0x4c>)
 8001926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192a:	0112      	lsls	r2, r2, #4
 800192c:	b2d2      	uxtb	r2, r2
 800192e:	440b      	add	r3, r1
 8001930:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001934:	e00a      	b.n	800194c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	b2da      	uxtb	r2, r3
 800193a:	4908      	ldr	r1, [pc, #32]	; (800195c <__NVIC_SetPriority+0x50>)
 800193c:	79fb      	ldrb	r3, [r7, #7]
 800193e:	f003 030f 	and.w	r3, r3, #15
 8001942:	3b04      	subs	r3, #4
 8001944:	0112      	lsls	r2, r2, #4
 8001946:	b2d2      	uxtb	r2, r2
 8001948:	440b      	add	r3, r1
 800194a:	761a      	strb	r2, [r3, #24]
}
 800194c:	bf00      	nop
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000e100 	.word	0xe000e100
 800195c:	e000ed00 	.word	0xe000ed00

08001960 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001960:	b480      	push	{r7}
 8001962:	b089      	sub	sp, #36	; 0x24
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	f003 0307 	and.w	r3, r3, #7
 8001972:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	f1c3 0307 	rsb	r3, r3, #7
 800197a:	2b04      	cmp	r3, #4
 800197c:	bf28      	it	cs
 800197e:	2304      	movcs	r3, #4
 8001980:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	3304      	adds	r3, #4
 8001986:	2b06      	cmp	r3, #6
 8001988:	d902      	bls.n	8001990 <NVIC_EncodePriority+0x30>
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	3b03      	subs	r3, #3
 800198e:	e000      	b.n	8001992 <NVIC_EncodePriority+0x32>
 8001990:	2300      	movs	r3, #0
 8001992:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001994:	f04f 32ff 	mov.w	r2, #4294967295
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
 800199e:	43da      	mvns	r2, r3
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	401a      	ands	r2, r3
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019a8:	f04f 31ff 	mov.w	r1, #4294967295
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	fa01 f303 	lsl.w	r3, r1, r3
 80019b2:	43d9      	mvns	r1, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b8:	4313      	orrs	r3, r2
         );
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3724      	adds	r7, #36	; 0x24
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr

080019c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	3b01      	subs	r3, #1
 80019d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019d4:	d301      	bcc.n	80019da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019d6:	2301      	movs	r3, #1
 80019d8:	e00f      	b.n	80019fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019da:	4a0a      	ldr	r2, [pc, #40]	; (8001a04 <SysTick_Config+0x40>)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	3b01      	subs	r3, #1
 80019e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019e2:	210f      	movs	r1, #15
 80019e4:	f04f 30ff 	mov.w	r0, #4294967295
 80019e8:	f7ff ff90 	bl	800190c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019ec:	4b05      	ldr	r3, [pc, #20]	; (8001a04 <SysTick_Config+0x40>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019f2:	4b04      	ldr	r3, [pc, #16]	; (8001a04 <SysTick_Config+0x40>)
 80019f4:	2207      	movs	r2, #7
 80019f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	e000e010 	.word	0xe000e010

08001a08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7ff ff2d 	bl	8001870 <__NVIC_SetPriorityGrouping>
}
 8001a16:	bf00      	nop
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b086      	sub	sp, #24
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	4603      	mov	r3, r0
 8001a26:	60b9      	str	r1, [r7, #8]
 8001a28:	607a      	str	r2, [r7, #4]
 8001a2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a30:	f7ff ff42 	bl	80018b8 <__NVIC_GetPriorityGrouping>
 8001a34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	68b9      	ldr	r1, [r7, #8]
 8001a3a:	6978      	ldr	r0, [r7, #20]
 8001a3c:	f7ff ff90 	bl	8001960 <NVIC_EncodePriority>
 8001a40:	4602      	mov	r2, r0
 8001a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a46:	4611      	mov	r1, r2
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff ff5f 	bl	800190c <__NVIC_SetPriority>
}
 8001a4e:	bf00      	nop
 8001a50:	3718      	adds	r7, #24
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b082      	sub	sp, #8
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff ff35 	bl	80018d4 <__NVIC_EnableIRQ>
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f7ff ffa2 	bl	80019c4 <SysTick_Config>
 8001a80:	4603      	mov	r3, r0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
	...

08001a8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b08b      	sub	sp, #44	; 0x2c
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a96:	2300      	movs	r3, #0
 8001a98:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a9e:	e148      	b.n	8001d32 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	69fa      	ldr	r2, [r7, #28]
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	f040 8137 	bne.w	8001d2c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	4aa3      	ldr	r2, [pc, #652]	; (8001d50 <HAL_GPIO_Init+0x2c4>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d05e      	beq.n	8001b86 <HAL_GPIO_Init+0xfa>
 8001ac8:	4aa1      	ldr	r2, [pc, #644]	; (8001d50 <HAL_GPIO_Init+0x2c4>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d875      	bhi.n	8001bba <HAL_GPIO_Init+0x12e>
 8001ace:	4aa1      	ldr	r2, [pc, #644]	; (8001d54 <HAL_GPIO_Init+0x2c8>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d058      	beq.n	8001b86 <HAL_GPIO_Init+0xfa>
 8001ad4:	4a9f      	ldr	r2, [pc, #636]	; (8001d54 <HAL_GPIO_Init+0x2c8>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d86f      	bhi.n	8001bba <HAL_GPIO_Init+0x12e>
 8001ada:	4a9f      	ldr	r2, [pc, #636]	; (8001d58 <HAL_GPIO_Init+0x2cc>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d052      	beq.n	8001b86 <HAL_GPIO_Init+0xfa>
 8001ae0:	4a9d      	ldr	r2, [pc, #628]	; (8001d58 <HAL_GPIO_Init+0x2cc>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d869      	bhi.n	8001bba <HAL_GPIO_Init+0x12e>
 8001ae6:	4a9d      	ldr	r2, [pc, #628]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d04c      	beq.n	8001b86 <HAL_GPIO_Init+0xfa>
 8001aec:	4a9b      	ldr	r2, [pc, #620]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d863      	bhi.n	8001bba <HAL_GPIO_Init+0x12e>
 8001af2:	4a9b      	ldr	r2, [pc, #620]	; (8001d60 <HAL_GPIO_Init+0x2d4>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d046      	beq.n	8001b86 <HAL_GPIO_Init+0xfa>
 8001af8:	4a99      	ldr	r2, [pc, #612]	; (8001d60 <HAL_GPIO_Init+0x2d4>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d85d      	bhi.n	8001bba <HAL_GPIO_Init+0x12e>
 8001afe:	2b12      	cmp	r3, #18
 8001b00:	d82a      	bhi.n	8001b58 <HAL_GPIO_Init+0xcc>
 8001b02:	2b12      	cmp	r3, #18
 8001b04:	d859      	bhi.n	8001bba <HAL_GPIO_Init+0x12e>
 8001b06:	a201      	add	r2, pc, #4	; (adr r2, 8001b0c <HAL_GPIO_Init+0x80>)
 8001b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b0c:	08001b87 	.word	0x08001b87
 8001b10:	08001b61 	.word	0x08001b61
 8001b14:	08001b73 	.word	0x08001b73
 8001b18:	08001bb5 	.word	0x08001bb5
 8001b1c:	08001bbb 	.word	0x08001bbb
 8001b20:	08001bbb 	.word	0x08001bbb
 8001b24:	08001bbb 	.word	0x08001bbb
 8001b28:	08001bbb 	.word	0x08001bbb
 8001b2c:	08001bbb 	.word	0x08001bbb
 8001b30:	08001bbb 	.word	0x08001bbb
 8001b34:	08001bbb 	.word	0x08001bbb
 8001b38:	08001bbb 	.word	0x08001bbb
 8001b3c:	08001bbb 	.word	0x08001bbb
 8001b40:	08001bbb 	.word	0x08001bbb
 8001b44:	08001bbb 	.word	0x08001bbb
 8001b48:	08001bbb 	.word	0x08001bbb
 8001b4c:	08001bbb 	.word	0x08001bbb
 8001b50:	08001b69 	.word	0x08001b69
 8001b54:	08001b7d 	.word	0x08001b7d
 8001b58:	4a82      	ldr	r2, [pc, #520]	; (8001d64 <HAL_GPIO_Init+0x2d8>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d013      	beq.n	8001b86 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b5e:	e02c      	b.n	8001bba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	623b      	str	r3, [r7, #32]
          break;
 8001b66:	e029      	b.n	8001bbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	3304      	adds	r3, #4
 8001b6e:	623b      	str	r3, [r7, #32]
          break;
 8001b70:	e024      	b.n	8001bbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	3308      	adds	r3, #8
 8001b78:	623b      	str	r3, [r7, #32]
          break;
 8001b7a:	e01f      	b.n	8001bbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	330c      	adds	r3, #12
 8001b82:	623b      	str	r3, [r7, #32]
          break;
 8001b84:	e01a      	b.n	8001bbc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d102      	bne.n	8001b94 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b8e:	2304      	movs	r3, #4
 8001b90:	623b      	str	r3, [r7, #32]
          break;
 8001b92:	e013      	b.n	8001bbc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	d105      	bne.n	8001ba8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b9c:	2308      	movs	r3, #8
 8001b9e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	69fa      	ldr	r2, [r7, #28]
 8001ba4:	611a      	str	r2, [r3, #16]
          break;
 8001ba6:	e009      	b.n	8001bbc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ba8:	2308      	movs	r3, #8
 8001baa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	69fa      	ldr	r2, [r7, #28]
 8001bb0:	615a      	str	r2, [r3, #20]
          break;
 8001bb2:	e003      	b.n	8001bbc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	623b      	str	r3, [r7, #32]
          break;
 8001bb8:	e000      	b.n	8001bbc <HAL_GPIO_Init+0x130>
          break;
 8001bba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bbc:	69bb      	ldr	r3, [r7, #24]
 8001bbe:	2bff      	cmp	r3, #255	; 0xff
 8001bc0:	d801      	bhi.n	8001bc6 <HAL_GPIO_Init+0x13a>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	e001      	b.n	8001bca <HAL_GPIO_Init+0x13e>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	3304      	adds	r3, #4
 8001bca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	2bff      	cmp	r3, #255	; 0xff
 8001bd0:	d802      	bhi.n	8001bd8 <HAL_GPIO_Init+0x14c>
 8001bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	e002      	b.n	8001bde <HAL_GPIO_Init+0x152>
 8001bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bda:	3b08      	subs	r3, #8
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	210f      	movs	r1, #15
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bec:	43db      	mvns	r3, r3
 8001bee:	401a      	ands	r2, r3
 8001bf0:	6a39      	ldr	r1, [r7, #32]
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f000 8090 	beq.w	8001d2c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c0c:	4b56      	ldr	r3, [pc, #344]	; (8001d68 <HAL_GPIO_Init+0x2dc>)
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	4a55      	ldr	r2, [pc, #340]	; (8001d68 <HAL_GPIO_Init+0x2dc>)
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	6193      	str	r3, [r2, #24]
 8001c18:	4b53      	ldr	r3, [pc, #332]	; (8001d68 <HAL_GPIO_Init+0x2dc>)
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	f003 0301 	and.w	r3, r3, #1
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c24:	4a51      	ldr	r2, [pc, #324]	; (8001d6c <HAL_GPIO_Init+0x2e0>)
 8001c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c28:	089b      	lsrs	r3, r3, #2
 8001c2a:	3302      	adds	r3, #2
 8001c2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c30:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c34:	f003 0303 	and.w	r3, r3, #3
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	220f      	movs	r2, #15
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	68fa      	ldr	r2, [r7, #12]
 8001c44:	4013      	ands	r3, r2
 8001c46:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4a49      	ldr	r2, [pc, #292]	; (8001d70 <HAL_GPIO_Init+0x2e4>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d00d      	beq.n	8001c6c <HAL_GPIO_Init+0x1e0>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4a48      	ldr	r2, [pc, #288]	; (8001d74 <HAL_GPIO_Init+0x2e8>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d007      	beq.n	8001c68 <HAL_GPIO_Init+0x1dc>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4a47      	ldr	r2, [pc, #284]	; (8001d78 <HAL_GPIO_Init+0x2ec>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d101      	bne.n	8001c64 <HAL_GPIO_Init+0x1d8>
 8001c60:	2302      	movs	r3, #2
 8001c62:	e004      	b.n	8001c6e <HAL_GPIO_Init+0x1e2>
 8001c64:	2303      	movs	r3, #3
 8001c66:	e002      	b.n	8001c6e <HAL_GPIO_Init+0x1e2>
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e000      	b.n	8001c6e <HAL_GPIO_Init+0x1e2>
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c70:	f002 0203 	and.w	r2, r2, #3
 8001c74:	0092      	lsls	r2, r2, #2
 8001c76:	4093      	lsls	r3, r2
 8001c78:	68fa      	ldr	r2, [r7, #12]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c7e:	493b      	ldr	r1, [pc, #236]	; (8001d6c <HAL_GPIO_Init+0x2e0>)
 8001c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c82:	089b      	lsrs	r3, r3, #2
 8001c84:	3302      	adds	r3, #2
 8001c86:	68fa      	ldr	r2, [r7, #12]
 8001c88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d006      	beq.n	8001ca6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c98:	4b38      	ldr	r3, [pc, #224]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001c9a:	689a      	ldr	r2, [r3, #8]
 8001c9c:	4937      	ldr	r1, [pc, #220]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	608b      	str	r3, [r1, #8]
 8001ca4:	e006      	b.n	8001cb4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ca6:	4b35      	ldr	r3, [pc, #212]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001ca8:	689a      	ldr	r2, [r3, #8]
 8001caa:	69bb      	ldr	r3, [r7, #24]
 8001cac:	43db      	mvns	r3, r3
 8001cae:	4933      	ldr	r1, [pc, #204]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d006      	beq.n	8001cce <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001cc0:	4b2e      	ldr	r3, [pc, #184]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001cc2:	68da      	ldr	r2, [r3, #12]
 8001cc4:	492d      	ldr	r1, [pc, #180]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	60cb      	str	r3, [r1, #12]
 8001ccc:	e006      	b.n	8001cdc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cce:	4b2b      	ldr	r3, [pc, #172]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001cd0:	68da      	ldr	r2, [r3, #12]
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	43db      	mvns	r3, r3
 8001cd6:	4929      	ldr	r1, [pc, #164]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001cd8:	4013      	ands	r3, r2
 8001cda:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d006      	beq.n	8001cf6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ce8:	4b24      	ldr	r3, [pc, #144]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001cea:	685a      	ldr	r2, [r3, #4]
 8001cec:	4923      	ldr	r1, [pc, #140]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	604b      	str	r3, [r1, #4]
 8001cf4:	e006      	b.n	8001d04 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cf6:	4b21      	ldr	r3, [pc, #132]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001cf8:	685a      	ldr	r2, [r3, #4]
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	43db      	mvns	r3, r3
 8001cfe:	491f      	ldr	r1, [pc, #124]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001d00:	4013      	ands	r3, r2
 8001d02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d006      	beq.n	8001d1e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d10:	4b1a      	ldr	r3, [pc, #104]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	4919      	ldr	r1, [pc, #100]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	600b      	str	r3, [r1, #0]
 8001d1c:	e006      	b.n	8001d2c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d1e:	4b17      	ldr	r3, [pc, #92]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	43db      	mvns	r3, r3
 8001d26:	4915      	ldr	r1, [pc, #84]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001d28:	4013      	ands	r3, r2
 8001d2a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2e:	3301      	adds	r3, #1
 8001d30:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d38:	fa22 f303 	lsr.w	r3, r2, r3
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	f47f aeaf 	bne.w	8001aa0 <HAL_GPIO_Init+0x14>
  }
}
 8001d42:	bf00      	nop
 8001d44:	bf00      	nop
 8001d46:	372c      	adds	r7, #44	; 0x2c
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bc80      	pop	{r7}
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	10320000 	.word	0x10320000
 8001d54:	10310000 	.word	0x10310000
 8001d58:	10220000 	.word	0x10220000
 8001d5c:	10210000 	.word	0x10210000
 8001d60:	10120000 	.word	0x10120000
 8001d64:	10110000 	.word	0x10110000
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	40010000 	.word	0x40010000
 8001d70:	40010800 	.word	0x40010800
 8001d74:	40010c00 	.word	0x40010c00
 8001d78:	40011000 	.word	0x40011000
 8001d7c:	40010400 	.word	0x40010400

08001d80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b085      	sub	sp, #20
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	460b      	mov	r3, r1
 8001d8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	887b      	ldrh	r3, [r7, #2]
 8001d92:	4013      	ands	r3, r2
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d002      	beq.n	8001d9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	73fb      	strb	r3, [r7, #15]
 8001d9c:	e001      	b.n	8001da2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bc80      	pop	{r7}
 8001dac:	4770      	bx	lr

08001dae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dae:	b480      	push	{r7}
 8001db0:	b083      	sub	sp, #12
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	6078      	str	r0, [r7, #4]
 8001db6:	460b      	mov	r3, r1
 8001db8:	807b      	strh	r3, [r7, #2]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dbe:	787b      	ldrb	r3, [r7, #1]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d003      	beq.n	8001dcc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dc4:	887a      	ldrh	r2, [r7, #2]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001dca:	e003      	b.n	8001dd4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001dcc:	887b      	ldrh	r3, [r7, #2]
 8001dce:	041a      	lsls	r2, r3, #16
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	611a      	str	r2, [r3, #16]
}
 8001dd4:	bf00      	nop
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bc80      	pop	{r7}
 8001ddc:	4770      	bx	lr

08001dde <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001dde:	b480      	push	{r7}
 8001de0:	b085      	sub	sp, #20
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
 8001de6:	460b      	mov	r3, r1
 8001de8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	68db      	ldr	r3, [r3, #12]
 8001dee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001df0:	887a      	ldrh	r2, [r7, #2]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	4013      	ands	r3, r2
 8001df6:	041a      	lsls	r2, r3, #16
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	43d9      	mvns	r1, r3
 8001dfc:	887b      	ldrh	r3, [r7, #2]
 8001dfe:	400b      	ands	r3, r1
 8001e00:	431a      	orrs	r2, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	611a      	str	r2, [r3, #16]
}
 8001e06:	bf00      	nop
 8001e08:	3714      	adds	r7, #20
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bc80      	pop	{r7}
 8001e0e:	4770      	bx	lr

08001e10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d101      	bne.n	8001e22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e26c      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	f000 8087 	beq.w	8001f3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e30:	4b92      	ldr	r3, [pc, #584]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f003 030c 	and.w	r3, r3, #12
 8001e38:	2b04      	cmp	r3, #4
 8001e3a:	d00c      	beq.n	8001e56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e3c:	4b8f      	ldr	r3, [pc, #572]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f003 030c 	and.w	r3, r3, #12
 8001e44:	2b08      	cmp	r3, #8
 8001e46:	d112      	bne.n	8001e6e <HAL_RCC_OscConfig+0x5e>
 8001e48:	4b8c      	ldr	r3, [pc, #560]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e54:	d10b      	bne.n	8001e6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e56:	4b89      	ldr	r3, [pc, #548]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d06c      	beq.n	8001f3c <HAL_RCC_OscConfig+0x12c>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d168      	bne.n	8001f3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e246      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e76:	d106      	bne.n	8001e86 <HAL_RCC_OscConfig+0x76>
 8001e78:	4b80      	ldr	r3, [pc, #512]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a7f      	ldr	r2, [pc, #508]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e82:	6013      	str	r3, [r2, #0]
 8001e84:	e02e      	b.n	8001ee4 <HAL_RCC_OscConfig+0xd4>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d10c      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x98>
 8001e8e:	4b7b      	ldr	r3, [pc, #492]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a7a      	ldr	r2, [pc, #488]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e98:	6013      	str	r3, [r2, #0]
 8001e9a:	4b78      	ldr	r3, [pc, #480]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a77      	ldr	r2, [pc, #476]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001ea0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ea4:	6013      	str	r3, [r2, #0]
 8001ea6:	e01d      	b.n	8001ee4 <HAL_RCC_OscConfig+0xd4>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001eb0:	d10c      	bne.n	8001ecc <HAL_RCC_OscConfig+0xbc>
 8001eb2:	4b72      	ldr	r3, [pc, #456]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a71      	ldr	r2, [pc, #452]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001eb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ebc:	6013      	str	r3, [r2, #0]
 8001ebe:	4b6f      	ldr	r3, [pc, #444]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a6e      	ldr	r2, [pc, #440]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ec8:	6013      	str	r3, [r2, #0]
 8001eca:	e00b      	b.n	8001ee4 <HAL_RCC_OscConfig+0xd4>
 8001ecc:	4b6b      	ldr	r3, [pc, #428]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a6a      	ldr	r2, [pc, #424]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001ed2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ed6:	6013      	str	r3, [r2, #0]
 8001ed8:	4b68      	ldr	r3, [pc, #416]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a67      	ldr	r2, [pc, #412]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001ede:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ee2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d013      	beq.n	8001f14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eec:	f7ff fcb6 	bl	800185c <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef4:	f7ff fcb2 	bl	800185c <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b64      	cmp	r3, #100	; 0x64
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e1fa      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f06:	4b5d      	ldr	r3, [pc, #372]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d0f0      	beq.n	8001ef4 <HAL_RCC_OscConfig+0xe4>
 8001f12:	e014      	b.n	8001f3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f14:	f7ff fca2 	bl	800185c <HAL_GetTick>
 8001f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f1c:	f7ff fc9e 	bl	800185c <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b64      	cmp	r3, #100	; 0x64
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e1e6      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f2e:	4b53      	ldr	r3, [pc, #332]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1f0      	bne.n	8001f1c <HAL_RCC_OscConfig+0x10c>
 8001f3a:	e000      	b.n	8001f3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d063      	beq.n	8002012 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f4a:	4b4c      	ldr	r3, [pc, #304]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	f003 030c 	and.w	r3, r3, #12
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d00b      	beq.n	8001f6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f56:	4b49      	ldr	r3, [pc, #292]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f003 030c 	and.w	r3, r3, #12
 8001f5e:	2b08      	cmp	r3, #8
 8001f60:	d11c      	bne.n	8001f9c <HAL_RCC_OscConfig+0x18c>
 8001f62:	4b46      	ldr	r3, [pc, #280]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d116      	bne.n	8001f9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f6e:	4b43      	ldr	r3, [pc, #268]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0302 	and.w	r3, r3, #2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d005      	beq.n	8001f86 <HAL_RCC_OscConfig+0x176>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	691b      	ldr	r3, [r3, #16]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d001      	beq.n	8001f86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e1ba      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f86:	4b3d      	ldr	r3, [pc, #244]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	695b      	ldr	r3, [r3, #20]
 8001f92:	00db      	lsls	r3, r3, #3
 8001f94:	4939      	ldr	r1, [pc, #228]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f96:	4313      	orrs	r3, r2
 8001f98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f9a:	e03a      	b.n	8002012 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	691b      	ldr	r3, [r3, #16]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d020      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fa4:	4b36      	ldr	r3, [pc, #216]	; (8002080 <HAL_RCC_OscConfig+0x270>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001faa:	f7ff fc57 	bl	800185c <HAL_GetTick>
 8001fae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb0:	e008      	b.n	8001fc4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fb2:	f7ff fc53 	bl	800185c <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d901      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e19b      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fc4:	4b2d      	ldr	r3, [pc, #180]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0302 	and.w	r3, r3, #2
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d0f0      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd0:	4b2a      	ldr	r3, [pc, #168]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	695b      	ldr	r3, [r3, #20]
 8001fdc:	00db      	lsls	r3, r3, #3
 8001fde:	4927      	ldr	r1, [pc, #156]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	600b      	str	r3, [r1, #0]
 8001fe4:	e015      	b.n	8002012 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fe6:	4b26      	ldr	r3, [pc, #152]	; (8002080 <HAL_RCC_OscConfig+0x270>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fec:	f7ff fc36 	bl	800185c <HAL_GetTick>
 8001ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ff2:	e008      	b.n	8002006 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ff4:	f7ff fc32 	bl	800185c <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d901      	bls.n	8002006 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e17a      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002006:	4b1d      	ldr	r3, [pc, #116]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0302 	and.w	r3, r3, #2
 800200e:	2b00      	cmp	r3, #0
 8002010:	d1f0      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0308 	and.w	r3, r3, #8
 800201a:	2b00      	cmp	r3, #0
 800201c:	d03a      	beq.n	8002094 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	699b      	ldr	r3, [r3, #24]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d019      	beq.n	800205a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002026:	4b17      	ldr	r3, [pc, #92]	; (8002084 <HAL_RCC_OscConfig+0x274>)
 8002028:	2201      	movs	r2, #1
 800202a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800202c:	f7ff fc16 	bl	800185c <HAL_GetTick>
 8002030:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002032:	e008      	b.n	8002046 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002034:	f7ff fc12 	bl	800185c <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	2b02      	cmp	r3, #2
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e15a      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002046:	4b0d      	ldr	r3, [pc, #52]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8002048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800204a:	f003 0302 	and.w	r3, r3, #2
 800204e:	2b00      	cmp	r3, #0
 8002050:	d0f0      	beq.n	8002034 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002052:	2001      	movs	r0, #1
 8002054:	f000 fa9a 	bl	800258c <RCC_Delay>
 8002058:	e01c      	b.n	8002094 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800205a:	4b0a      	ldr	r3, [pc, #40]	; (8002084 <HAL_RCC_OscConfig+0x274>)
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002060:	f7ff fbfc 	bl	800185c <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002066:	e00f      	b.n	8002088 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002068:	f7ff fbf8 	bl	800185c <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d908      	bls.n	8002088 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e140      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
 800207a:	bf00      	nop
 800207c:	40021000 	.word	0x40021000
 8002080:	42420000 	.word	0x42420000
 8002084:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002088:	4b9e      	ldr	r3, [pc, #632]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 800208a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800208c:	f003 0302 	and.w	r3, r3, #2
 8002090:	2b00      	cmp	r3, #0
 8002092:	d1e9      	bne.n	8002068 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0304 	and.w	r3, r3, #4
 800209c:	2b00      	cmp	r3, #0
 800209e:	f000 80a6 	beq.w	80021ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020a2:	2300      	movs	r3, #0
 80020a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020a6:	4b97      	ldr	r3, [pc, #604]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 80020a8:	69db      	ldr	r3, [r3, #28]
 80020aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d10d      	bne.n	80020ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020b2:	4b94      	ldr	r3, [pc, #592]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 80020b4:	69db      	ldr	r3, [r3, #28]
 80020b6:	4a93      	ldr	r2, [pc, #588]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 80020b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020bc:	61d3      	str	r3, [r2, #28]
 80020be:	4b91      	ldr	r3, [pc, #580]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 80020c0:	69db      	ldr	r3, [r3, #28]
 80020c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020c6:	60bb      	str	r3, [r7, #8]
 80020c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020ca:	2301      	movs	r3, #1
 80020cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ce:	4b8e      	ldr	r3, [pc, #568]	; (8002308 <HAL_RCC_OscConfig+0x4f8>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d118      	bne.n	800210c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020da:	4b8b      	ldr	r3, [pc, #556]	; (8002308 <HAL_RCC_OscConfig+0x4f8>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a8a      	ldr	r2, [pc, #552]	; (8002308 <HAL_RCC_OscConfig+0x4f8>)
 80020e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020e6:	f7ff fbb9 	bl	800185c <HAL_GetTick>
 80020ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ec:	e008      	b.n	8002100 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020ee:	f7ff fbb5 	bl	800185c <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	2b64      	cmp	r3, #100	; 0x64
 80020fa:	d901      	bls.n	8002100 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e0fd      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002100:	4b81      	ldr	r3, [pc, #516]	; (8002308 <HAL_RCC_OscConfig+0x4f8>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002108:	2b00      	cmp	r3, #0
 800210a:	d0f0      	beq.n	80020ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d106      	bne.n	8002122 <HAL_RCC_OscConfig+0x312>
 8002114:	4b7b      	ldr	r3, [pc, #492]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 8002116:	6a1b      	ldr	r3, [r3, #32]
 8002118:	4a7a      	ldr	r2, [pc, #488]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 800211a:	f043 0301 	orr.w	r3, r3, #1
 800211e:	6213      	str	r3, [r2, #32]
 8002120:	e02d      	b.n	800217e <HAL_RCC_OscConfig+0x36e>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d10c      	bne.n	8002144 <HAL_RCC_OscConfig+0x334>
 800212a:	4b76      	ldr	r3, [pc, #472]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 800212c:	6a1b      	ldr	r3, [r3, #32]
 800212e:	4a75      	ldr	r2, [pc, #468]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 8002130:	f023 0301 	bic.w	r3, r3, #1
 8002134:	6213      	str	r3, [r2, #32]
 8002136:	4b73      	ldr	r3, [pc, #460]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 8002138:	6a1b      	ldr	r3, [r3, #32]
 800213a:	4a72      	ldr	r2, [pc, #456]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 800213c:	f023 0304 	bic.w	r3, r3, #4
 8002140:	6213      	str	r3, [r2, #32]
 8002142:	e01c      	b.n	800217e <HAL_RCC_OscConfig+0x36e>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	2b05      	cmp	r3, #5
 800214a:	d10c      	bne.n	8002166 <HAL_RCC_OscConfig+0x356>
 800214c:	4b6d      	ldr	r3, [pc, #436]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 800214e:	6a1b      	ldr	r3, [r3, #32]
 8002150:	4a6c      	ldr	r2, [pc, #432]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 8002152:	f043 0304 	orr.w	r3, r3, #4
 8002156:	6213      	str	r3, [r2, #32]
 8002158:	4b6a      	ldr	r3, [pc, #424]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 800215a:	6a1b      	ldr	r3, [r3, #32]
 800215c:	4a69      	ldr	r2, [pc, #420]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 800215e:	f043 0301 	orr.w	r3, r3, #1
 8002162:	6213      	str	r3, [r2, #32]
 8002164:	e00b      	b.n	800217e <HAL_RCC_OscConfig+0x36e>
 8002166:	4b67      	ldr	r3, [pc, #412]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 8002168:	6a1b      	ldr	r3, [r3, #32]
 800216a:	4a66      	ldr	r2, [pc, #408]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 800216c:	f023 0301 	bic.w	r3, r3, #1
 8002170:	6213      	str	r3, [r2, #32]
 8002172:	4b64      	ldr	r3, [pc, #400]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 8002174:	6a1b      	ldr	r3, [r3, #32]
 8002176:	4a63      	ldr	r2, [pc, #396]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 8002178:	f023 0304 	bic.w	r3, r3, #4
 800217c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d015      	beq.n	80021b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002186:	f7ff fb69 	bl	800185c <HAL_GetTick>
 800218a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800218c:	e00a      	b.n	80021a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800218e:	f7ff fb65 	bl	800185c <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	f241 3288 	movw	r2, #5000	; 0x1388
 800219c:	4293      	cmp	r3, r2
 800219e:	d901      	bls.n	80021a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e0ab      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021a4:	4b57      	ldr	r3, [pc, #348]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	f003 0302 	and.w	r3, r3, #2
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d0ee      	beq.n	800218e <HAL_RCC_OscConfig+0x37e>
 80021b0:	e014      	b.n	80021dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021b2:	f7ff fb53 	bl	800185c <HAL_GetTick>
 80021b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021b8:	e00a      	b.n	80021d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ba:	f7ff fb4f 	bl	800185c <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d901      	bls.n	80021d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e095      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021d0:	4b4c      	ldr	r3, [pc, #304]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 80021d2:	6a1b      	ldr	r3, [r3, #32]
 80021d4:	f003 0302 	and.w	r3, r3, #2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d1ee      	bne.n	80021ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021dc:	7dfb      	ldrb	r3, [r7, #23]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d105      	bne.n	80021ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021e2:	4b48      	ldr	r3, [pc, #288]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	4a47      	ldr	r2, [pc, #284]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 80021e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	69db      	ldr	r3, [r3, #28]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	f000 8081 	beq.w	80022fa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021f8:	4b42      	ldr	r3, [pc, #264]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f003 030c 	and.w	r3, r3, #12
 8002200:	2b08      	cmp	r3, #8
 8002202:	d061      	beq.n	80022c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	69db      	ldr	r3, [r3, #28]
 8002208:	2b02      	cmp	r3, #2
 800220a:	d146      	bne.n	800229a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800220c:	4b3f      	ldr	r3, [pc, #252]	; (800230c <HAL_RCC_OscConfig+0x4fc>)
 800220e:	2200      	movs	r2, #0
 8002210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002212:	f7ff fb23 	bl	800185c <HAL_GetTick>
 8002216:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002218:	e008      	b.n	800222c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800221a:	f7ff fb1f 	bl	800185c <HAL_GetTick>
 800221e:	4602      	mov	r2, r0
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	2b02      	cmp	r3, #2
 8002226:	d901      	bls.n	800222c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002228:	2303      	movs	r3, #3
 800222a:	e067      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800222c:	4b35      	ldr	r3, [pc, #212]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d1f0      	bne.n	800221a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a1b      	ldr	r3, [r3, #32]
 800223c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002240:	d108      	bne.n	8002254 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002242:	4b30      	ldr	r3, [pc, #192]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	492d      	ldr	r1, [pc, #180]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 8002250:	4313      	orrs	r3, r2
 8002252:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002254:	4b2b      	ldr	r3, [pc, #172]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6a19      	ldr	r1, [r3, #32]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002264:	430b      	orrs	r3, r1
 8002266:	4927      	ldr	r1, [pc, #156]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 8002268:	4313      	orrs	r3, r2
 800226a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800226c:	4b27      	ldr	r3, [pc, #156]	; (800230c <HAL_RCC_OscConfig+0x4fc>)
 800226e:	2201      	movs	r2, #1
 8002270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002272:	f7ff faf3 	bl	800185c <HAL_GetTick>
 8002276:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002278:	e008      	b.n	800228c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800227a:	f7ff faef 	bl	800185c <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d901      	bls.n	800228c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e037      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800228c:	4b1d      	ldr	r3, [pc, #116]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002294:	2b00      	cmp	r3, #0
 8002296:	d0f0      	beq.n	800227a <HAL_RCC_OscConfig+0x46a>
 8002298:	e02f      	b.n	80022fa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800229a:	4b1c      	ldr	r3, [pc, #112]	; (800230c <HAL_RCC_OscConfig+0x4fc>)
 800229c:	2200      	movs	r2, #0
 800229e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a0:	f7ff fadc 	bl	800185c <HAL_GetTick>
 80022a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022a6:	e008      	b.n	80022ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022a8:	f7ff fad8 	bl	800185c <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e020      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022ba:	4b12      	ldr	r3, [pc, #72]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d1f0      	bne.n	80022a8 <HAL_RCC_OscConfig+0x498>
 80022c6:	e018      	b.n	80022fa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	69db      	ldr	r3, [r3, #28]
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d101      	bne.n	80022d4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e013      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022d4:	4b0b      	ldr	r3, [pc, #44]	; (8002304 <HAL_RCC_OscConfig+0x4f4>)
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a1b      	ldr	r3, [r3, #32]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d106      	bne.n	80022f6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d001      	beq.n	80022fa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e000      	b.n	80022fc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3718      	adds	r7, #24
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	40021000 	.word	0x40021000
 8002308:	40007000 	.word	0x40007000
 800230c:	42420060 	.word	0x42420060

08002310 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d101      	bne.n	8002324 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e0d0      	b.n	80024c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002324:	4b6a      	ldr	r3, [pc, #424]	; (80024d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0307 	and.w	r3, r3, #7
 800232c:	683a      	ldr	r2, [r7, #0]
 800232e:	429a      	cmp	r2, r3
 8002330:	d910      	bls.n	8002354 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002332:	4b67      	ldr	r3, [pc, #412]	; (80024d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f023 0207 	bic.w	r2, r3, #7
 800233a:	4965      	ldr	r1, [pc, #404]	; (80024d0 <HAL_RCC_ClockConfig+0x1c0>)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	4313      	orrs	r3, r2
 8002340:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002342:	4b63      	ldr	r3, [pc, #396]	; (80024d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0307 	and.w	r3, r3, #7
 800234a:	683a      	ldr	r2, [r7, #0]
 800234c:	429a      	cmp	r2, r3
 800234e:	d001      	beq.n	8002354 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e0b8      	b.n	80024c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0302 	and.w	r3, r3, #2
 800235c:	2b00      	cmp	r3, #0
 800235e:	d020      	beq.n	80023a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0304 	and.w	r3, r3, #4
 8002368:	2b00      	cmp	r3, #0
 800236a:	d005      	beq.n	8002378 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800236c:	4b59      	ldr	r3, [pc, #356]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	4a58      	ldr	r2, [pc, #352]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002372:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002376:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 0308 	and.w	r3, r3, #8
 8002380:	2b00      	cmp	r3, #0
 8002382:	d005      	beq.n	8002390 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002384:	4b53      	ldr	r3, [pc, #332]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	4a52      	ldr	r2, [pc, #328]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 800238a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800238e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002390:	4b50      	ldr	r3, [pc, #320]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	494d      	ldr	r1, [pc, #308]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 800239e:	4313      	orrs	r3, r2
 80023a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0301 	and.w	r3, r3, #1
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d040      	beq.n	8002430 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d107      	bne.n	80023c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023b6:	4b47      	ldr	r3, [pc, #284]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d115      	bne.n	80023ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e07f      	b.n	80024c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d107      	bne.n	80023de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023ce:	4b41      	ldr	r3, [pc, #260]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d109      	bne.n	80023ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e073      	b.n	80024c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023de:	4b3d      	ldr	r3, [pc, #244]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d101      	bne.n	80023ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e06b      	b.n	80024c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023ee:	4b39      	ldr	r3, [pc, #228]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f023 0203 	bic.w	r2, r3, #3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	4936      	ldr	r1, [pc, #216]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002400:	f7ff fa2c 	bl	800185c <HAL_GetTick>
 8002404:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002406:	e00a      	b.n	800241e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002408:	f7ff fa28 	bl	800185c <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	f241 3288 	movw	r2, #5000	; 0x1388
 8002416:	4293      	cmp	r3, r2
 8002418:	d901      	bls.n	800241e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e053      	b.n	80024c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800241e:	4b2d      	ldr	r3, [pc, #180]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f003 020c 	and.w	r2, r3, #12
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	429a      	cmp	r2, r3
 800242e:	d1eb      	bne.n	8002408 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002430:	4b27      	ldr	r3, [pc, #156]	; (80024d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0307 	and.w	r3, r3, #7
 8002438:	683a      	ldr	r2, [r7, #0]
 800243a:	429a      	cmp	r2, r3
 800243c:	d210      	bcs.n	8002460 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800243e:	4b24      	ldr	r3, [pc, #144]	; (80024d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f023 0207 	bic.w	r2, r3, #7
 8002446:	4922      	ldr	r1, [pc, #136]	; (80024d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	4313      	orrs	r3, r2
 800244c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800244e:	4b20      	ldr	r3, [pc, #128]	; (80024d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0307 	and.w	r3, r3, #7
 8002456:	683a      	ldr	r2, [r7, #0]
 8002458:	429a      	cmp	r2, r3
 800245a:	d001      	beq.n	8002460 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e032      	b.n	80024c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0304 	and.w	r3, r3, #4
 8002468:	2b00      	cmp	r3, #0
 800246a:	d008      	beq.n	800247e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800246c:	4b19      	ldr	r3, [pc, #100]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	4916      	ldr	r1, [pc, #88]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 800247a:	4313      	orrs	r3, r2
 800247c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0308 	and.w	r3, r3, #8
 8002486:	2b00      	cmp	r3, #0
 8002488:	d009      	beq.n	800249e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800248a:	4b12      	ldr	r3, [pc, #72]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	691b      	ldr	r3, [r3, #16]
 8002496:	00db      	lsls	r3, r3, #3
 8002498:	490e      	ldr	r1, [pc, #56]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 800249a:	4313      	orrs	r3, r2
 800249c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800249e:	f000 f821 	bl	80024e4 <HAL_RCC_GetSysClockFreq>
 80024a2:	4602      	mov	r2, r0
 80024a4:	4b0b      	ldr	r3, [pc, #44]	; (80024d4 <HAL_RCC_ClockConfig+0x1c4>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	091b      	lsrs	r3, r3, #4
 80024aa:	f003 030f 	and.w	r3, r3, #15
 80024ae:	490a      	ldr	r1, [pc, #40]	; (80024d8 <HAL_RCC_ClockConfig+0x1c8>)
 80024b0:	5ccb      	ldrb	r3, [r1, r3]
 80024b2:	fa22 f303 	lsr.w	r3, r2, r3
 80024b6:	4a09      	ldr	r2, [pc, #36]	; (80024dc <HAL_RCC_ClockConfig+0x1cc>)
 80024b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024ba:	4b09      	ldr	r3, [pc, #36]	; (80024e0 <HAL_RCC_ClockConfig+0x1d0>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4618      	mov	r0, r3
 80024c0:	f7ff f98a 	bl	80017d8 <HAL_InitTick>

  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40022000 	.word	0x40022000
 80024d4:	40021000 	.word	0x40021000
 80024d8:	08002df0 	.word	0x08002df0
 80024dc:	20000048 	.word	0x20000048
 80024e0:	2000004c 	.word	0x2000004c

080024e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b087      	sub	sp, #28
 80024e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024ea:	2300      	movs	r3, #0
 80024ec:	60fb      	str	r3, [r7, #12]
 80024ee:	2300      	movs	r3, #0
 80024f0:	60bb      	str	r3, [r7, #8]
 80024f2:	2300      	movs	r3, #0
 80024f4:	617b      	str	r3, [r7, #20]
 80024f6:	2300      	movs	r3, #0
 80024f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024fa:	2300      	movs	r3, #0
 80024fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024fe:	4b1e      	ldr	r3, [pc, #120]	; (8002578 <HAL_RCC_GetSysClockFreq+0x94>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f003 030c 	and.w	r3, r3, #12
 800250a:	2b04      	cmp	r3, #4
 800250c:	d002      	beq.n	8002514 <HAL_RCC_GetSysClockFreq+0x30>
 800250e:	2b08      	cmp	r3, #8
 8002510:	d003      	beq.n	800251a <HAL_RCC_GetSysClockFreq+0x36>
 8002512:	e027      	b.n	8002564 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002514:	4b19      	ldr	r3, [pc, #100]	; (800257c <HAL_RCC_GetSysClockFreq+0x98>)
 8002516:	613b      	str	r3, [r7, #16]
      break;
 8002518:	e027      	b.n	800256a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	0c9b      	lsrs	r3, r3, #18
 800251e:	f003 030f 	and.w	r3, r3, #15
 8002522:	4a17      	ldr	r2, [pc, #92]	; (8002580 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002524:	5cd3      	ldrb	r3, [r2, r3]
 8002526:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d010      	beq.n	8002554 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002532:	4b11      	ldr	r3, [pc, #68]	; (8002578 <HAL_RCC_GetSysClockFreq+0x94>)
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	0c5b      	lsrs	r3, r3, #17
 8002538:	f003 0301 	and.w	r3, r3, #1
 800253c:	4a11      	ldr	r2, [pc, #68]	; (8002584 <HAL_RCC_GetSysClockFreq+0xa0>)
 800253e:	5cd3      	ldrb	r3, [r2, r3]
 8002540:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a0d      	ldr	r2, [pc, #52]	; (800257c <HAL_RCC_GetSysClockFreq+0x98>)
 8002546:	fb02 f203 	mul.w	r2, r2, r3
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002550:	617b      	str	r3, [r7, #20]
 8002552:	e004      	b.n	800255e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4a0c      	ldr	r2, [pc, #48]	; (8002588 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002558:	fb02 f303 	mul.w	r3, r2, r3
 800255c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	613b      	str	r3, [r7, #16]
      break;
 8002562:	e002      	b.n	800256a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002564:	4b05      	ldr	r3, [pc, #20]	; (800257c <HAL_RCC_GetSysClockFreq+0x98>)
 8002566:	613b      	str	r3, [r7, #16]
      break;
 8002568:	bf00      	nop
    }
  }
  return sysclockfreq;
 800256a:	693b      	ldr	r3, [r7, #16]
}
 800256c:	4618      	mov	r0, r3
 800256e:	371c      	adds	r7, #28
 8002570:	46bd      	mov	sp, r7
 8002572:	bc80      	pop	{r7}
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	40021000 	.word	0x40021000
 800257c:	007a1200 	.word	0x007a1200
 8002580:	08002e00 	.word	0x08002e00
 8002584:	08002e10 	.word	0x08002e10
 8002588:	003d0900 	.word	0x003d0900

0800258c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002594:	4b0a      	ldr	r3, [pc, #40]	; (80025c0 <RCC_Delay+0x34>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a0a      	ldr	r2, [pc, #40]	; (80025c4 <RCC_Delay+0x38>)
 800259a:	fba2 2303 	umull	r2, r3, r2, r3
 800259e:	0a5b      	lsrs	r3, r3, #9
 80025a0:	687a      	ldr	r2, [r7, #4]
 80025a2:	fb02 f303 	mul.w	r3, r2, r3
 80025a6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025a8:	bf00      	nop
  }
  while (Delay --);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	1e5a      	subs	r2, r3, #1
 80025ae:	60fa      	str	r2, [r7, #12]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d1f9      	bne.n	80025a8 <RCC_Delay+0x1c>
}
 80025b4:	bf00      	nop
 80025b6:	bf00      	nop
 80025b8:	3714      	adds	r7, #20
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr
 80025c0:	20000048 	.word	0x20000048
 80025c4:	10624dd3 	.word	0x10624dd3

080025c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d101      	bne.n	80025da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e041      	b.n	800265e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d106      	bne.n	80025f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2200      	movs	r2, #0
 80025ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f7fe ff70 	bl	80014d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2202      	movs	r2, #2
 80025f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	3304      	adds	r3, #4
 8002604:	4619      	mov	r1, r3
 8002606:	4610      	mov	r0, r2
 8002608:	f000 fa56 	bl	8002ab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2201      	movs	r2, #1
 8002658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
	...

08002668 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002676:	b2db      	uxtb	r3, r3
 8002678:	2b01      	cmp	r3, #1
 800267a:	d001      	beq.n	8002680 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e035      	b.n	80026ec <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2202      	movs	r2, #2
 8002684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	68da      	ldr	r2, [r3, #12]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f042 0201 	orr.w	r2, r2, #1
 8002696:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a16      	ldr	r2, [pc, #88]	; (80026f8 <HAL_TIM_Base_Start_IT+0x90>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d009      	beq.n	80026b6 <HAL_TIM_Base_Start_IT+0x4e>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026aa:	d004      	beq.n	80026b6 <HAL_TIM_Base_Start_IT+0x4e>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a12      	ldr	r2, [pc, #72]	; (80026fc <HAL_TIM_Base_Start_IT+0x94>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d111      	bne.n	80026da <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	f003 0307 	and.w	r3, r3, #7
 80026c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2b06      	cmp	r3, #6
 80026c6:	d010      	beq.n	80026ea <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f042 0201 	orr.w	r2, r2, #1
 80026d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026d8:	e007      	b.n	80026ea <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f042 0201 	orr.w	r2, r2, #1
 80026e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026ea:	2300      	movs	r3, #0
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bc80      	pop	{r7}
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	40012c00 	.word	0x40012c00
 80026fc:	40000400 	.word	0x40000400

08002700 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d020      	beq.n	8002764 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	f003 0302 	and.w	r3, r3, #2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d01b      	beq.n	8002764 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f06f 0202 	mvn.w	r2, #2
 8002734:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2201      	movs	r2, #1
 800273a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	699b      	ldr	r3, [r3, #24]
 8002742:	f003 0303 	and.w	r3, r3, #3
 8002746:	2b00      	cmp	r3, #0
 8002748:	d003      	beq.n	8002752 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f000 f998 	bl	8002a80 <HAL_TIM_IC_CaptureCallback>
 8002750:	e005      	b.n	800275e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f000 f98b 	bl	8002a6e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f000 f99a 	bl	8002a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	f003 0304 	and.w	r3, r3, #4
 800276a:	2b00      	cmp	r3, #0
 800276c:	d020      	beq.n	80027b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f003 0304 	and.w	r3, r3, #4
 8002774:	2b00      	cmp	r3, #0
 8002776:	d01b      	beq.n	80027b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f06f 0204 	mvn.w	r2, #4
 8002780:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2202      	movs	r2, #2
 8002786:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	699b      	ldr	r3, [r3, #24]
 800278e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002792:	2b00      	cmp	r3, #0
 8002794:	d003      	beq.n	800279e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 f972 	bl	8002a80 <HAL_TIM_IC_CaptureCallback>
 800279c:	e005      	b.n	80027aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f000 f965 	bl	8002a6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	f000 f974 	bl	8002a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	f003 0308 	and.w	r3, r3, #8
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d020      	beq.n	80027fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f003 0308 	and.w	r3, r3, #8
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d01b      	beq.n	80027fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f06f 0208 	mvn.w	r2, #8
 80027cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2204      	movs	r2, #4
 80027d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	69db      	ldr	r3, [r3, #28]
 80027da:	f003 0303 	and.w	r3, r3, #3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d003      	beq.n	80027ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 f94c 	bl	8002a80 <HAL_TIM_IC_CaptureCallback>
 80027e8:	e005      	b.n	80027f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f000 f93f 	bl	8002a6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f000 f94e 	bl	8002a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	f003 0310 	and.w	r3, r3, #16
 8002802:	2b00      	cmp	r3, #0
 8002804:	d020      	beq.n	8002848 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	f003 0310 	and.w	r3, r3, #16
 800280c:	2b00      	cmp	r3, #0
 800280e:	d01b      	beq.n	8002848 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f06f 0210 	mvn.w	r2, #16
 8002818:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2208      	movs	r2, #8
 800281e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800282a:	2b00      	cmp	r3, #0
 800282c:	d003      	beq.n	8002836 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f000 f926 	bl	8002a80 <HAL_TIM_IC_CaptureCallback>
 8002834:	e005      	b.n	8002842 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f000 f919 	bl	8002a6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f000 f928 	bl	8002a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00c      	beq.n	800286c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f003 0301 	and.w	r3, r3, #1
 8002858:	2b00      	cmp	r3, #0
 800285a:	d007      	beq.n	800286c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f06f 0201 	mvn.w	r2, #1
 8002864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f7fe fd32 	bl	80012d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00c      	beq.n	8002890 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800287c:	2b00      	cmp	r3, #0
 800287e:	d007      	beq.n	8002890 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002888:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f000 fa6f 	bl	8002d6e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002896:	2b00      	cmp	r3, #0
 8002898:	d00c      	beq.n	80028b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d007      	beq.n	80028b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80028ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f000 f8f8 	bl	8002aa4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	f003 0320 	and.w	r3, r3, #32
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00c      	beq.n	80028d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f003 0320 	and.w	r3, r3, #32
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d007      	beq.n	80028d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f06f 0220 	mvn.w	r2, #32
 80028d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 fa42 	bl	8002d5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80028d8:	bf00      	nop
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}

080028e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028ea:	2300      	movs	r3, #0
 80028ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d101      	bne.n	80028fc <HAL_TIM_ConfigClockSource+0x1c>
 80028f8:	2302      	movs	r3, #2
 80028fa:	e0b4      	b.n	8002a66 <HAL_TIM_ConfigClockSource+0x186>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2202      	movs	r2, #2
 8002908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800291a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002922:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68ba      	ldr	r2, [r7, #8]
 800292a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002934:	d03e      	beq.n	80029b4 <HAL_TIM_ConfigClockSource+0xd4>
 8002936:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800293a:	f200 8087 	bhi.w	8002a4c <HAL_TIM_ConfigClockSource+0x16c>
 800293e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002942:	f000 8086 	beq.w	8002a52 <HAL_TIM_ConfigClockSource+0x172>
 8002946:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800294a:	d87f      	bhi.n	8002a4c <HAL_TIM_ConfigClockSource+0x16c>
 800294c:	2b70      	cmp	r3, #112	; 0x70
 800294e:	d01a      	beq.n	8002986 <HAL_TIM_ConfigClockSource+0xa6>
 8002950:	2b70      	cmp	r3, #112	; 0x70
 8002952:	d87b      	bhi.n	8002a4c <HAL_TIM_ConfigClockSource+0x16c>
 8002954:	2b60      	cmp	r3, #96	; 0x60
 8002956:	d050      	beq.n	80029fa <HAL_TIM_ConfigClockSource+0x11a>
 8002958:	2b60      	cmp	r3, #96	; 0x60
 800295a:	d877      	bhi.n	8002a4c <HAL_TIM_ConfigClockSource+0x16c>
 800295c:	2b50      	cmp	r3, #80	; 0x50
 800295e:	d03c      	beq.n	80029da <HAL_TIM_ConfigClockSource+0xfa>
 8002960:	2b50      	cmp	r3, #80	; 0x50
 8002962:	d873      	bhi.n	8002a4c <HAL_TIM_ConfigClockSource+0x16c>
 8002964:	2b40      	cmp	r3, #64	; 0x40
 8002966:	d058      	beq.n	8002a1a <HAL_TIM_ConfigClockSource+0x13a>
 8002968:	2b40      	cmp	r3, #64	; 0x40
 800296a:	d86f      	bhi.n	8002a4c <HAL_TIM_ConfigClockSource+0x16c>
 800296c:	2b30      	cmp	r3, #48	; 0x30
 800296e:	d064      	beq.n	8002a3a <HAL_TIM_ConfigClockSource+0x15a>
 8002970:	2b30      	cmp	r3, #48	; 0x30
 8002972:	d86b      	bhi.n	8002a4c <HAL_TIM_ConfigClockSource+0x16c>
 8002974:	2b20      	cmp	r3, #32
 8002976:	d060      	beq.n	8002a3a <HAL_TIM_ConfigClockSource+0x15a>
 8002978:	2b20      	cmp	r3, #32
 800297a:	d867      	bhi.n	8002a4c <HAL_TIM_ConfigClockSource+0x16c>
 800297c:	2b00      	cmp	r3, #0
 800297e:	d05c      	beq.n	8002a3a <HAL_TIM_ConfigClockSource+0x15a>
 8002980:	2b10      	cmp	r3, #16
 8002982:	d05a      	beq.n	8002a3a <HAL_TIM_ConfigClockSource+0x15a>
 8002984:	e062      	b.n	8002a4c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6818      	ldr	r0, [r3, #0]
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	6899      	ldr	r1, [r3, #8]
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685a      	ldr	r2, [r3, #4]
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	f000 f96a 	bl	8002c6e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80029a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68ba      	ldr	r2, [r7, #8]
 80029b0:	609a      	str	r2, [r3, #8]
      break;
 80029b2:	e04f      	b.n	8002a54 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6818      	ldr	r0, [r3, #0]
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	6899      	ldr	r1, [r3, #8]
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685a      	ldr	r2, [r3, #4]
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	f000 f953 	bl	8002c6e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689a      	ldr	r2, [r3, #8]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029d6:	609a      	str	r2, [r3, #8]
      break;
 80029d8:	e03c      	b.n	8002a54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6818      	ldr	r0, [r3, #0]
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	6859      	ldr	r1, [r3, #4]
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	461a      	mov	r2, r3
 80029e8:	f000 f8ca 	bl	8002b80 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2150      	movs	r1, #80	; 0x50
 80029f2:	4618      	mov	r0, r3
 80029f4:	f000 f921 	bl	8002c3a <TIM_ITRx_SetConfig>
      break;
 80029f8:	e02c      	b.n	8002a54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6818      	ldr	r0, [r3, #0]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	6859      	ldr	r1, [r3, #4]
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	461a      	mov	r2, r3
 8002a08:	f000 f8e8 	bl	8002bdc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2160      	movs	r1, #96	; 0x60
 8002a12:	4618      	mov	r0, r3
 8002a14:	f000 f911 	bl	8002c3a <TIM_ITRx_SetConfig>
      break;
 8002a18:	e01c      	b.n	8002a54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6818      	ldr	r0, [r3, #0]
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	6859      	ldr	r1, [r3, #4]
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	461a      	mov	r2, r3
 8002a28:	f000 f8aa 	bl	8002b80 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2140      	movs	r1, #64	; 0x40
 8002a32:	4618      	mov	r0, r3
 8002a34:	f000 f901 	bl	8002c3a <TIM_ITRx_SetConfig>
      break;
 8002a38:	e00c      	b.n	8002a54 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4619      	mov	r1, r3
 8002a44:	4610      	mov	r0, r2
 8002a46:	f000 f8f8 	bl	8002c3a <TIM_ITRx_SetConfig>
      break;
 8002a4a:	e003      	b.n	8002a54 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	73fb      	strb	r3, [r7, #15]
      break;
 8002a50:	e000      	b.n	8002a54 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002a52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2201      	movs	r2, #1
 8002a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3710      	adds	r7, #16
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b083      	sub	sp, #12
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bc80      	pop	{r7}
 8002a7e:	4770      	bx	lr

08002a80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bc80      	pop	{r7}
 8002a90:	4770      	bx	lr

08002a92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b083      	sub	sp, #12
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a9a:	bf00      	nop
 8002a9c:	370c      	adds	r7, #12
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bc80      	pop	{r7}
 8002aa2:	4770      	bx	lr

08002aa4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bc80      	pop	{r7}
 8002ab4:	4770      	bx	lr
	...

08002ab8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a2b      	ldr	r2, [pc, #172]	; (8002b78 <TIM_Base_SetConfig+0xc0>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d007      	beq.n	8002ae0 <TIM_Base_SetConfig+0x28>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ad6:	d003      	beq.n	8002ae0 <TIM_Base_SetConfig+0x28>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	4a28      	ldr	r2, [pc, #160]	; (8002b7c <TIM_Base_SetConfig+0xc4>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d108      	bne.n	8002af2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ae6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	68fa      	ldr	r2, [r7, #12]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a20      	ldr	r2, [pc, #128]	; (8002b78 <TIM_Base_SetConfig+0xc0>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d007      	beq.n	8002b0a <TIM_Base_SetConfig+0x52>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b00:	d003      	beq.n	8002b0a <TIM_Base_SetConfig+0x52>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a1d      	ldr	r2, [pc, #116]	; (8002b7c <TIM_Base_SetConfig+0xc4>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d108      	bne.n	8002b1c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	68fa      	ldr	r2, [r7, #12]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	68fa      	ldr	r2, [r7, #12]
 8002b2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	689a      	ldr	r2, [r3, #8]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a0d      	ldr	r2, [pc, #52]	; (8002b78 <TIM_Base_SetConfig+0xc0>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d103      	bne.n	8002b50 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	691a      	ldr	r2, [r3, #16]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	691b      	ldr	r3, [r3, #16]
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d005      	beq.n	8002b6e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	f023 0201 	bic.w	r2, r3, #1
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	611a      	str	r2, [r3, #16]
  }
}
 8002b6e:	bf00      	nop
 8002b70:	3714      	adds	r7, #20
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bc80      	pop	{r7}
 8002b76:	4770      	bx	lr
 8002b78:	40012c00 	.word	0x40012c00
 8002b7c:	40000400 	.word	0x40000400

08002b80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b087      	sub	sp, #28
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	60f8      	str	r0, [r7, #12]
 8002b88:	60b9      	str	r1, [r7, #8]
 8002b8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6a1b      	ldr	r3, [r3, #32]
 8002b90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6a1b      	ldr	r3, [r3, #32]
 8002b96:	f023 0201 	bic.w	r2, r3, #1
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002baa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	011b      	lsls	r3, r3, #4
 8002bb0:	693a      	ldr	r2, [r7, #16]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	f023 030a 	bic.w	r3, r3, #10
 8002bbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002bbe:	697a      	ldr	r2, [r7, #20]
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	693a      	ldr	r2, [r7, #16]
 8002bca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	697a      	ldr	r2, [r7, #20]
 8002bd0:	621a      	str	r2, [r3, #32]
}
 8002bd2:	bf00      	nop
 8002bd4:	371c      	adds	r7, #28
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bc80      	pop	{r7}
 8002bda:	4770      	bx	lr

08002bdc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b087      	sub	sp, #28
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6a1b      	ldr	r3, [r3, #32]
 8002bec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6a1b      	ldr	r3, [r3, #32]
 8002bf2:	f023 0210 	bic.w	r2, r3, #16
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	699b      	ldr	r3, [r3, #24]
 8002bfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002c06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	031b      	lsls	r3, r3, #12
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002c18:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	011b      	lsls	r3, r3, #4
 8002c1e:	697a      	ldr	r2, [r7, #20]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	621a      	str	r2, [r3, #32]
}
 8002c30:	bf00      	nop
 8002c32:	371c      	adds	r7, #28
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bc80      	pop	{r7}
 8002c38:	4770      	bx	lr

08002c3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	b085      	sub	sp, #20
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
 8002c42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c52:	683a      	ldr	r2, [r7, #0]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	f043 0307 	orr.w	r3, r3, #7
 8002c5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	68fa      	ldr	r2, [r7, #12]
 8002c62:	609a      	str	r2, [r3, #8]
}
 8002c64:	bf00      	nop
 8002c66:	3714      	adds	r7, #20
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bc80      	pop	{r7}
 8002c6c:	4770      	bx	lr

08002c6e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b087      	sub	sp, #28
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	60f8      	str	r0, [r7, #12]
 8002c76:	60b9      	str	r1, [r7, #8]
 8002c78:	607a      	str	r2, [r7, #4]
 8002c7a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c88:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	021a      	lsls	r2, r3, #8
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	431a      	orrs	r2, r3
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	697a      	ldr	r2, [r7, #20]
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	609a      	str	r2, [r3, #8]
}
 8002ca2:	bf00      	nop
 8002ca4:	371c      	adds	r7, #28
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bc80      	pop	{r7}
 8002caa:	4770      	bx	lr

08002cac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d101      	bne.n	8002cc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002cc0:	2302      	movs	r3, #2
 8002cc2:	e041      	b.n	8002d48 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2202      	movs	r2, #2
 8002cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68fa      	ldr	r2, [r7, #12]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a14      	ldr	r2, [pc, #80]	; (8002d54 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d009      	beq.n	8002d1c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d10:	d004      	beq.n	8002d1c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a10      	ldr	r2, [pc, #64]	; (8002d58 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d10c      	bne.n	8002d36 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d22:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	68ba      	ldr	r2, [r7, #8]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	68ba      	ldr	r2, [r7, #8]
 8002d34:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2201      	movs	r2, #1
 8002d3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d46:	2300      	movs	r3, #0
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3714      	adds	r7, #20
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bc80      	pop	{r7}
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	40012c00 	.word	0x40012c00
 8002d58:	40000400 	.word	0x40000400

08002d5c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d64:	bf00      	nop
 8002d66:	370c      	adds	r7, #12
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bc80      	pop	{r7}
 8002d6c:	4770      	bx	lr

08002d6e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b083      	sub	sp, #12
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d76:	bf00      	nop
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bc80      	pop	{r7}
 8002d7e:	4770      	bx	lr

08002d80 <__libc_init_array>:
 8002d80:	b570      	push	{r4, r5, r6, lr}
 8002d82:	2600      	movs	r6, #0
 8002d84:	4d0c      	ldr	r5, [pc, #48]	; (8002db8 <__libc_init_array+0x38>)
 8002d86:	4c0d      	ldr	r4, [pc, #52]	; (8002dbc <__libc_init_array+0x3c>)
 8002d88:	1b64      	subs	r4, r4, r5
 8002d8a:	10a4      	asrs	r4, r4, #2
 8002d8c:	42a6      	cmp	r6, r4
 8002d8e:	d109      	bne.n	8002da4 <__libc_init_array+0x24>
 8002d90:	f000 f822 	bl	8002dd8 <_init>
 8002d94:	2600      	movs	r6, #0
 8002d96:	4d0a      	ldr	r5, [pc, #40]	; (8002dc0 <__libc_init_array+0x40>)
 8002d98:	4c0a      	ldr	r4, [pc, #40]	; (8002dc4 <__libc_init_array+0x44>)
 8002d9a:	1b64      	subs	r4, r4, r5
 8002d9c:	10a4      	asrs	r4, r4, #2
 8002d9e:	42a6      	cmp	r6, r4
 8002da0:	d105      	bne.n	8002dae <__libc_init_array+0x2e>
 8002da2:	bd70      	pop	{r4, r5, r6, pc}
 8002da4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002da8:	4798      	blx	r3
 8002daa:	3601      	adds	r6, #1
 8002dac:	e7ee      	b.n	8002d8c <__libc_init_array+0xc>
 8002dae:	f855 3b04 	ldr.w	r3, [r5], #4
 8002db2:	4798      	blx	r3
 8002db4:	3601      	adds	r6, #1
 8002db6:	e7f2      	b.n	8002d9e <__libc_init_array+0x1e>
 8002db8:	08002e14 	.word	0x08002e14
 8002dbc:	08002e14 	.word	0x08002e14
 8002dc0:	08002e14 	.word	0x08002e14
 8002dc4:	08002e18 	.word	0x08002e18

08002dc8 <memset>:
 8002dc8:	4603      	mov	r3, r0
 8002dca:	4402      	add	r2, r0
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d100      	bne.n	8002dd2 <memset+0xa>
 8002dd0:	4770      	bx	lr
 8002dd2:	f803 1b01 	strb.w	r1, [r3], #1
 8002dd6:	e7f9      	b.n	8002dcc <memset+0x4>

08002dd8 <_init>:
 8002dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dda:	bf00      	nop
 8002ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dde:	bc08      	pop	{r3}
 8002de0:	469e      	mov	lr, r3
 8002de2:	4770      	bx	lr

08002de4 <_fini>:
 8002de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002de6:	bf00      	nop
 8002de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dea:	bc08      	pop	{r3}
 8002dec:	469e      	mov	lr, r3
 8002dee:	4770      	bx	lr
