ARM GAS  /tmp/cc5eYngs.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_eth.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c"
  20              		.section	.text.HAL_ETH_RxAllocateCallback,"ax",%progbits
  21              		.align	1
  22              		.weak	HAL_ETH_RxAllocateCallback
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_ETH_RxAllocateCallback:
  28              	.LVL0:
  29              	.LFB144:
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @file    stm32f4xx_hal_eth.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief   ETH HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          functionalities of the Ethernet (ETH) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + Initialization and deinitialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + IO operation functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + Peripheral Control functions
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + Peripheral State and Errors functions
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @attention
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * Copyright (c) 2016 STMicroelectronics.
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * All rights reserved.
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * This software is licensed under terms that can be found in the LICENSE file
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * in the root directory of this software component.
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @verbatim
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                     ##### How to use this driver #####
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      [..]
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      The ETH HAL driver can be used as follows:
ARM GAS  /tmp/cc5eYngs.s 			page 2


  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Declare a ETH_HandleTypeDef handle structure, for example:
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          ETH_HandleTypeDef  heth;
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Fill parameters of Init structure in heth handle
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Call HAL_ETH_Init() API to initialize the Ethernet peripheral (MAC, DMA, ...)
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Initialize the ETH low level resources through the HAL_ETH_MspInit() API:
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Enable the Ethernet interface clock using
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                 (+++)  __HAL_RCC_ETH1MAC_CLK_ENABLE()
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                 (+++)  __HAL_RCC_ETH1TX_CLK_ENABLE()
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                 (+++)  __HAL_RCC_ETH1RX_CLK_ENABLE()
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Initialize the related GPIO clocks
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Configure Ethernet pinout
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Configure Ethernet NVIC interrupt (in Interrupt mode)
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Ethernet data reception is asynchronous, so call the following API
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           to start the listening mode:
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_Start():
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                This API starts the MAC and DMA transmission and reception process,
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                without enabling end of transfer interrupts, in this mode user
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                has to poll for data reception by calling HAL_ETH_ReadData()
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_Start_IT():
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                This API starts the MAC and DMA transmission and reception process,
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                end of transfer interrupts are enabled in this mode,
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                HAL_ETH_RxCpltCallback() will be executed when an Ethernet packet is received
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) When data is received user can call the following API to get received data:
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_ReadData(): Read a received packet
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) For transmission path, two APIs are available:
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_Transmit(): Transmit an ETH frame in blocking mode
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_Transmit_IT(): Transmit an ETH frame in interrupt mode,
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****               HAL_ETH_TxCpltCallback() will be executed when end of transfer occur
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Communication with an external PHY device:
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_ReadPHYRegister(): Read a register from an external PHY
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_WritePHYRegister(): Write data to an external RHY register
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Configure the Ethernet MAC after ETH peripheral initialization
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_GetMACConfig(): Get MAC actual configuration into ETH_MACConfigTypeDef
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_SetMACConfig(): Set MAC configuration based on ETH_MACConfigTypeDef
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Configure the Ethernet DMA after ETH peripheral initialization
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_GetDMAConfig(): Get DMA actual configuration into ETH_DMAConfigTypeDef
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_SetDMAConfig(): Set DMA configuration based on ETH_DMAConfigTypeDef
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Configure the Ethernet PTP after ETH peripheral initialization
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Define HAL_ETH_USE_PTP to use PTP APIs.
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetConfig(): Get PTP actual configuration into ETH_PTP_ConfigTypeDef
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_SetConfig(): Set PTP configuration based on ETH_PTP_ConfigTypeDef
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetTime(): Get Seconds and Nanoseconds for the Ethernet PTP registers
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_SetTime(): Set Seconds and Nanoseconds for the Ethernet PTP registers
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_AddTimeOffset(): Add Seconds and Nanoseconds offset for the Ethernet PTP
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_InsertTxTimestamp(): Insert Timestamp in transmission
ARM GAS  /tmp/cc5eYngs.s 			page 3


  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetTxTimestamp(): Get transmission timestamp
  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetRxTimestamp(): Get reception timestamp
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       -@- The ARP offload feature is not supported in this driver.
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       -@- The PTP offload feature is not supported in this driver.
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *** Callback registration ***
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   =============================================
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   The compilation define  USE_HAL_ETH_REGISTER_CALLBACKS when set to 1
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   allows the user to configure dynamically the driver callbacks.
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Use Function HAL_ETH_RegisterCallback() to register an interrupt callback.
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Function HAL_ETH_RegisterCallback() allows to register following callbacks:
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) TxCpltCallback   : Tx Complete Callback.
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) RxCpltCallback   : Rx Complete Callback.
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) ErrorCallback    : Error Callback.
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) PMTCallback      : Power Management Callback
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) EEECallback      : EEE Callback.
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) WakeUpCallback   : Wake UP Callback
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) MspInitCallback  : MspInit Callback.
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) MspDeInitCallback: MspDeInit Callback.
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   This function takes as parameters the HAL peripheral handle, the Callback ID
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   and a pointer to the user callback function.
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks RxAllocateCallback use dedicated register callbacks:
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_RegisterRxAllocateCallback().
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks RxLinkCallback use dedicated register callbacks:
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_RegisterRxLinkCallback().
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks TxFreeCallback use dedicated register callbacks:
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_RegisterTxFreeCallback().
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks TxPtpCallback use dedicated register callbacks:
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_RegisterTxPtpCallback().
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Use function HAL_ETH_UnRegisterCallback() to reset a callback to the default
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   weak function.
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_ETH_UnRegisterCallback takes as parameters the HAL peripheral handle,
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   and the Callback ID.
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   This function allows to reset following callbacks:
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) TxCpltCallback   : Tx Complete Callback.
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) RxCpltCallback   : Rx Complete Callback.
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) ErrorCallback    : Error Callback.
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) PMTCallback      : Power Management Callback
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) EEECallback      : EEE Callback.
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) WakeUpCallback   : Wake UP Callback
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) MspInitCallback  : MspInit Callback.
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) MspDeInitCallback: MspDeInit Callback.
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks RxAllocateCallback use dedicated unregister callbacks:
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterRxAllocateCallback().
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks RxLinkCallback use dedicated unregister callbacks:
ARM GAS  /tmp/cc5eYngs.s 			page 4


 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterRxLinkCallback().
 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks TxFreeCallback use dedicated unregister callbacks:
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterTxFreeCallback().
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks TxPtpCallback use dedicated unregister callbacks:
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterTxPtpCallback().
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   By default, after the HAL_ETH_Init and when the state is HAL_ETH_STATE_RESET
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   all callbacks are set to the corresponding weak functions:
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   examples HAL_ETH_TxCpltCallback(), HAL_ETH_RxCpltCallback().
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Exception done for MspInit and MspDeInit functions that are
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   reset to the legacy weak function in the HAL_ETH_Init/ HAL_ETH_DeInit only when
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   these callbacks are null (not registered beforehand).
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if not, MspInit or MspDeInit are not null, the HAL_ETH_Init/ HAL_ETH_DeInit
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   keep and use the user MspInit/MspDeInit callbacks (registered beforehand)
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Callbacks can be registered/unregistered in HAL_ETH_STATE_READY state only.
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Exception done MspInit/MspDeInit that can be registered/unregistered
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   in HAL_ETH_STATE_READY or HAL_ETH_STATE_RESET state,
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   In that case first register the MspInit/MspDeInit user callbacks
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   using HAL_ETH_RegisterCallback() before calling HAL_ETH_DeInit
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   or HAL_ETH_Init function.
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   When The compilation define USE_HAL_ETH_REGISTER_CALLBACKS is set to 0 or
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   not defined, the callback registration feature is not available and all callbacks
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   are set to the corresponding weak functions.
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @endverbatim
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Includes ------------------------------------------------------------------*/
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #include "stm32f4xx_hal.h"
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @addtogroup STM32F4xx_HAL_Driver
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_MODULE_ENABLED
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if defined(ETH)
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH ETH
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief ETH HAL module driver
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private typedef -----------------------------------------------------------*/
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private define ------------------------------------------------------------*/
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @addtogroup ETH_Private_Constants ETH Private Constants
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACCR_MASK          0xFFFB7F7CU
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACECR_MASK         0x3F077FFFU
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACFFR_MASK         0x800007FFU
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACWTR_MASK         0x0000010FU
ARM GAS  /tmp/cc5eYngs.s 			page 5


 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACTFCR_MASK        0xFFFF00F2U
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACRFCR_MASK        0x00000003U
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MTLTQOMR_MASK       0x00000072U
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MTLRQOMR_MASK       0x0000007BU
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 							    
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMAMR_MASK          0x00007802U
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMASBMR_MASK        0x0000D001U
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMACCR_MASK         0x00013FFFU
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMACTCR_MASK        0x003F1010U
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMACRCR_MASK        0x803F0000U
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACPMTCSR_MASK      (ETH_MACPMTCSR_PD | ETH_MACPMTCSR_WFE | \
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                  ETH_MACPMTCSR_MPE | ETH_MACPMTCSR_GU)
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Timeout values */
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_SWRESET_TIMEOUT     500U
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MDIO_BUS_TIMEOUT    1000U
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMARXDESC_ERRORS_MASK ((uint32_t)(ETH_DMARXDESC_DBE | ETH_DMARXDESC_RE | \
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                               ETH_DMARXDESC_OE  | ETH_DMARXDESC_RWT |\
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                               ETH_DMARXDESC_LC | ETH_DMARXDESC_CE |\
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                               ETH_DMARXDESC_DE | ETH_DMARXDESC_IPV4HCE))
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MAC_US_TICK         1000000U
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACTSCR_MASK        0x0087FF2FU
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_PTPTSHR_VALUE       0xFFFFFFFFU
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_PTPTSLR_VALUE       0xBB9ACA00U
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Ethernet MACMIIAR register Mask */
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACMIIAR_CR_MASK    0xFFFFFFE3U
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Delay to wait when writing to some Ethernet registers */
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_REG_WRITE_DELAY     0x00000001U
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* ETHERNET MACCR register Mask */
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACCR_CLEAR_MASK    0xFF20810FU
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* ETHERNET MACFCR register Mask */
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACFCR_CLEAR_MASK   0x0000FF41U
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* ETHERNET DMAOMR register Mask */
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMAOMR_CLEAR_MASK   0xF8DE3F23U
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* ETHERNET MAC address offsets */
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MAC_ADDR_HBASE      (uint32_t)(ETH_MAC_BASE + 0x40U)  /* ETHERNET MAC address high offs
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MAC_ADDR_LBASE      (uint32_t)(ETH_MAC_BASE + 0x44U)  /* ETHERNET MAC address low offse
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* ETHERNET DMA Rx descriptors Frame length Shift */
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define  ETH_DMARXDESC_FRAMELENGTHSHIFT            16U
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private macros ------------------------------------------------------------*/
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Private_Macros ETH Private Macros
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
ARM GAS  /tmp/cc5eYngs.s 			page 6


 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Helper macros for TX descriptor handling */
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define INCR_TX_DESC_INDEX(inx, offset) do {\
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                              (inx) += (offset);\
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                              if ((inx) >= (uint32_t)ETH_TX_DESC_CNT){\
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                              (inx) = ((inx) - (uint32_t)ETH_TX_DESC_CNT);}\
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                            } while (0)
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Helper macros for RX descriptor handling */
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define INCR_RX_DESC_INDEX(inx, offset) do {\
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                              (inx) += (offset);\
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                              if ((inx) >= (uint32_t)ETH_RX_DESC_CNT){\
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                              (inx) = ((inx) - (uint32_t)ETH_RX_DESC_CNT);}\
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                            } while (0)
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private function prototypes -----------------------------------------------*/
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Private_Functions   ETH Private Functions
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf);
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf);
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth);
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth);
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth);
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, 
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth);
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth);
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr);
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_InitCallbacksToDefault(ETH_HandleTypeDef *heth);
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Exported functions ---------------------------------------------------------*/
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions ETH Exported Functions
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group1 Initialization and deinitialization functions
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *  @brief    Initialization and Configuration functions
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @verbatim
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** ===============================================================================
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ##### Initialization and Configuration functions #####
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****  ===============================================================================
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     [..]  This subsection provides a set of functions allowing to initialize and
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           deinitialize the ETH peripheral:
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) User must Implement HAL_ETH_MspInit() function in which he configures
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           all related peripherals resources (CLOCK, GPIO and NVIC ).
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) Call the function HAL_ETH_Init() to configure the selected device with
ARM GAS  /tmp/cc5eYngs.s 			page 7


 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           the selected configuration:
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (++) MAC address
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (++) Media interface (MII or RMII)
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (++) Rx DMA Descriptors Tab
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (++) Tx DMA Descriptors Tab
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (++) Length of Rx Buffers
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) Call the function HAL_ETH_DeInit() to restore the default configuration
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           of the selected ETH peripheral.
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @endverbatim
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initialize the Ethernet peripheral registers.
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth == NULL)
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_RESET)
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_InitCallbacksToDefault(heth);
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (heth->MspInitCallback == NULL)
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->MspInitCallback = HAL_ETH_MspInit;
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Init the low level hardware */
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->MspInitCallback(heth);
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC. */
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_MspInit(heth);
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Select MII or RMII Mode*/
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (void)SYSCFG->PMC;
ARM GAS  /tmp/cc5eYngs.s 			page 8


 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Ethernet Software reset */
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* After reset all the registers holds their respective reset values */
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get tick */
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tickstart = HAL_GetTick();
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait for software reset */
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Error Code */
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set State as Error */
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->gState = HAL_ETH_STATE_ERROR;
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return Error */
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*------------------ MAC, MTL and DMA default Configuration ----------------*/
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACDMAConfig(heth);
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*------------------ DMA Tx Descriptors Configuration ----------------------*/
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMATxDescListInit(heth);
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*------------------ DMA Rx Descriptors Configuration ----------------------*/
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMARxDescListInit(heth);
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*--------------------- ETHERNET MAC Address Configuration ------------------*/
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->ErrorCode = HAL_ETH_ERROR_NONE;
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_READY;
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  DeInitializes the ETH peripheral.
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DeInit(ETH_HandleTypeDef *heth)
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_BUSY;
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->MspDeInitCallback == NULL)
ARM GAS  /tmp/cc5eYngs.s 			page 9


 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* DeInit the low level hardware */
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->MspDeInitCallback(heth);
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* De-Init the low level hardware : GPIO, CLOCK, NVIC. */
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_ETH_MspDeInit(heth);
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL state to Disabled */
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_RESET;
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the ETH MSP.
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_MspInit(ETH_HandleTypeDef *heth)
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_MspInit could be implemented in the user file
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  DeInitializes ETH MSP.
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_MspDeInit(ETH_HandleTypeDef *heth)
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_MspDeInit could be implemented in the user file
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Register a User ETH Callback
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         To be used instead of the weak predefined callback
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param heth eth handle
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param CallbackID ID of the callback to be registered
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *        This parameter can be one of the following values:
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_TX_COMPLETE_CB_ID Tx Complete Callback ID
ARM GAS  /tmp/cc5eYngs.s 			page 10


 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_RX_COMPLETE_CB_ID Rx Complete Callback ID
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_ERROR_CB_ID       Error Callback ID
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_PMT_CB_ID         Power Management Callback ID
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_WAKEUP_CB_ID      Wake UP Callback ID
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPINIT_CB_ID     MspInit callback ID
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPDEINIT_CB_ID   MspDeInit callback ID
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param pCallback pointer to the Callback function
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval status
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterCallback(ETH_HandleTypeDef *heth, HAL_ETH_CallbackIDTypeDef Callb
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                            pETH_CallbackTypeDef pCallback)
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_StatusTypeDef status = HAL_OK;
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pCallback == NULL)
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Update the error code */
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_TX_COMPLETE_CB_ID :
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->TxCpltCallback = pCallback;
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_RX_COMPLETE_CB_ID :
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxCpltCallback = pCallback;
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_ERROR_CB_ID :
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCallback = pCallback;
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_PMT_CB_ID :
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->PMTCallback = pCallback;
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_WAKEUP_CB_ID :
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->WakeUpCallback = pCallback;
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspInitCallback = pCallback;
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspDeInitCallback = pCallback;
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       default :
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Update the error code */
ARM GAS  /tmp/cc5eYngs.s 			page 11


 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return error status */
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         status =  HAL_ERROR;
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if (heth->gState == HAL_ETH_STATE_RESET)
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspInitCallback = pCallback;
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspDeInitCallback = pCallback;
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       default :
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Update the error code */
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return error status */
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         status =  HAL_ERROR;
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Update the error code */
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return error status */
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     status =  HAL_ERROR;
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return status;
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister an ETH Callback
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         ETH callabck is redirected to the weak predefined callback
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param heth eth handle
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param CallbackID ID of the callback to be unregistered
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *        This parameter can be one of the following values:
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_TX_COMPLETE_CB_ID Tx Complete Callback ID
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_RX_COMPLETE_CB_ID Rx Complete Callback ID
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_ERROR_CB_ID       Error Callback ID
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_PMT_CB_ID         Power Management Callback ID
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_WAKEUP_CB_ID      Wake UP Callback ID
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPINIT_CB_ID     MspInit callback ID
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPDEINIT_CB_ID   MspDeInit callback ID
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval status
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterCallback(ETH_HandleTypeDef *heth, HAL_ETH_CallbackIDTypeDef Cal
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_StatusTypeDef status = HAL_OK;
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
ARM GAS  /tmp/cc5eYngs.s 			page 12


 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_TX_COMPLETE_CB_ID :
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->TxCpltCallback = HAL_ETH_TxCpltCallback;
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_RX_COMPLETE_CB_ID :
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxCpltCallback = HAL_ETH_RxCpltCallback;
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_ERROR_CB_ID :
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCallback = HAL_ETH_ErrorCallback;
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_PMT_CB_ID :
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->PMTCallback = HAL_ETH_PMTCallback;
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_WAKEUP_CB_ID :
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->WakeUpCallback = HAL_ETH_WakeUpCallback;
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspInitCallback = HAL_ETH_MspInit;
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       default :
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Update the error code */
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return error status */
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         status =  HAL_ERROR;
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if (heth->gState == HAL_ETH_STATE_RESET)
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspInitCallback = HAL_ETH_MspInit;
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       default :
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Update the error code */
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return error status */
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         status =  HAL_ERROR;
ARM GAS  /tmp/cc5eYngs.s 			page 13


 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Update the error code */
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return error status */
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     status =  HAL_ERROR;
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return status;
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group2 IO operation functions
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *  @brief ETH Transmit and Receive functions
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @verbatim
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                       ##### IO operation functions #####
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   [..]
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     This subsection provides a set of functions allowing to manage the ETH
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     data transfer.
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @endverbatim
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables Ethernet MAC and DMA reception and transmission
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set nombre of descriptors to build */
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Build all descriptors */
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_UpdateDescriptor(heth);
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the MAC transmission */
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 14


 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the MAC reception */
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Flush Transmit FIFO */
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the DMA transmission */
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the DMA reception */
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_STARTED;
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables Ethernet MAC and DMA reception/transmission in Interrupt mode
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* save IT mode to ETH Handle */
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.ItMode = 1U;
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable MMC Interrupts */
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable Rx MMC Interrupts */
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ETH_MMCRIMR_RFCEM);
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 15


 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable Tx MMC Interrupts */
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ETH_MMCTIMR_TGFSCM);
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set nombre of descriptors to build */
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Build all descriptors */
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_UpdateDescriptor(heth);
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the MAC transmission */
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the MAC reception */
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Flush Transmit FIFO */
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the DMA transmission */
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the DMA reception */
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable ETH DMA interrupts:
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     - Tx complete interrupt
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     - Rx complete interrupt
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     - Fatal bus interrupt
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     */
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_STARTED;
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Stop Ethernet MAC and DMA reception/transmission
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
ARM GAS  /tmp/cc5eYngs.s 			page 16


 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the ETH peripheral state to BUSY */
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the DMA transmission */
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the DMA reception */
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the MAC reception */
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Flush Transmit FIFO */
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the MAC transmission */
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_READY;
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Stop Ethernet MAC and DMA reception/transmission in Interrupt mode
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
ARM GAS  /tmp/cc5eYngs.s 			page 17


 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descindex;
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the ETH peripheral state to BUSY */
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                     ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the DMA transmission */
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the DMA reception */
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the MAC reception */
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Flush Transmit FIFO */
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the MAC transmission */
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear IOC bit to all Rx descriptors */
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.ItMode = 0U;
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_READY;
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
ARM GAS  /tmp/cc5eYngs.s 			page 18


 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Sends an Ethernet Packet in polling mode.
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pTxConfig: Hold the configuration of packet to be transmitted
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  Timeout: timeout value
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pTxConfig == NULL)
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Config DMA Tx descriptor by Tx Packet info */
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set the ETH error code */
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Ensure completion of descriptor preparation before transmission start */
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __DSB();
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Incr current tx desc index */
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Start transmission */
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->Instance->DMATPDR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDes
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tickstart = HAL_GetTick();
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait for data to be transmitted or timeout occurred */
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if ((heth->Instance->DMASR & ETH_DMASR_FBES) != (uint32_t)RESET)
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->DMAErrorCode = heth->Instance->DMASR;
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return function status */
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         return HAL_ERROR;
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Check for the Timeout */
ARM GAS  /tmp/cc5eYngs.s 			page 19


 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (Timeout != HAL_MAX_DELAY)
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         {
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           /* Clear TX descriptor so that we can proceed */
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           dmatxdesc->DESC0 = (ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           return HAL_ERROR;
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         }
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Sends an Ethernet Packet in interrupt mode.
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pTxConfig: Hold the configuration of packet to be transmitted
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig)
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pTxConfig == NULL)
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Save the packet pointer to release.  */
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Config DMA Tx descriptor by Tx Packet info */
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Ensure completion of descriptor preparation before transmission start */
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __DSB();
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Incr current tx desc index */
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Start transmission */
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
ARM GAS  /tmp/cc5eYngs.s 			page 20


1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Clear TBUS ETHERNET DMA flag */
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->Instance)->DMASR = ETH_DMASR_TBUS;
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Resume DMA transmission*/
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->Instance)->DMATPDR = 0U;
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Read a received packet.
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pAppBuff: Pointer to an application buffer to receive the packet.
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccnt = 0U;
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccntmax;
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t bufflength;
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t rxdataready = 0U;
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pAppBuff == NULL)
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState != HAL_ETH_STATE_STARTED)
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   descidx = heth->RxDescList.RxDescIdx;
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
1103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check if descriptor is not owned by DMA */
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntma
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
1107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
1109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get timestamp high */
1111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC6;
1112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get timestamp low */
ARM GAS  /tmp/cc5eYngs.s 			page 21


1113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC7;
1114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxS
1116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Check first descriptor */
1118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
1119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxDescList.RxDescCnt = 0;
1121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxDescList.RxDataLength = 0;
1122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Check if last descriptor */
1125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       bufflength = heth->Init.RxBuffLen;
1126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
1127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
1129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U
1130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Save Last descriptor index */
1132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
1133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Packet ready */
1135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         rxdataready = 1;
1136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Link data */
1139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
1140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /*Call registered Link callback*/
1142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
1143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                            (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
1144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Link callback */
1146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
1147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                              (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
1148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.RxDescCnt++;
1150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
1151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Clear buffer pointer */
1153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmarxdesc->BackupAddr0 = 0;
1154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Increment current rx descriptor index */
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     INCR_RX_DESC_INDEX(descidx, 1U);
1158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
1159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     desccnt++;
1161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->RxDescList.RxBuildDescCnt += desccnt;
1164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
1165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Update Descriptors */
1167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_UpdateDescriptor(heth);
1168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 22


1170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->RxDescList.RxDescIdx = descidx;
1171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (rxdataready == 1U)
1173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return received packet */
1175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     *pAppBuff = heth->RxDescList.pRxStart;
1176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Reset first element */
1177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.pRxStart = NULL;
1178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Packet not ready */
1183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_ERROR;
1184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  This function gives back Rx Desc of the last received Packet
1188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         to the DMA, so ETH DMA will be able to use these descriptors
1189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         to receive next Packets.
1190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
1195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
1197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccount;
1198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
1199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t *buff = NULL;
1200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t allocStatus = 1U;
1201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   descidx = heth->RxDescList.RxBuildDescIdx;
1203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   desccount = heth->RxDescList.RxBuildDescCnt;
1205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while ((desccount > 0U) && (allocStatus != 0U))
1207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check if a buffer's attached the descriptor */
1209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
1210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get a new buffer. */
1212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /*Call registered Allocate callback*/
1214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->rxAllocateCallback(&buff);
1215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Allocate callback */
1217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_RxAllocateCallback(&buff);
1218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (buff == NULL)
1220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         allocStatus = 0U;
1222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       else
1224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
1226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
ARM GAS  /tmp/cc5eYngs.s 			page 23


1227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (allocStatus != 0U)
1231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (heth->RxDescList.ItMode == 0U)
1233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC1, ETH_DMARXDESC_DIC | ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
1235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       else
1237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC1, ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
1239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Before transferring the ownership to DMA, make sure that the RX descriptors bits writing
1242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          is fully performed.
1243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          The __DMB() instruction is added to avoid any potential compiler optimization that
1244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          may lead to abnormal behavior. */
1245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       __DMB();
1246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
1248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Increment current rx descriptor index */
1250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       INCR_RX_DESC_INDEX(descidx, 1U);
1251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
1252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       desccount--;
1254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->RxDescList.RxBuildDescCnt != desccount)
1258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the Tail pointer address */
1260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->Instance->DMARPDR, 0);
1261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescIdx = descidx;
1263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = desccount;
1264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Register the Rx alloc callback.
1269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  rxAllocateCallback: pointer to function to alloc buffer
1272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterRxAllocateCallback(ETH_HandleTypeDef *heth,
1275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                      pETH_rxAllocateCallbackTypeDef rxAllocateCallb
1276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (rxAllocateCallback == NULL)
1278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* No buffer to save */
1280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
ARM GAS  /tmp/cc5eYngs.s 			page 24


1284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->rxAllocateCallback = rxAllocateCallback;
1285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister the Rx alloc callback.
1291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterRxAllocateCallback(ETH_HandleTypeDef *heth)
1296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
1298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->rxAllocateCallback = HAL_ETH_RxAllocateCallback;
1299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Rx Allocate callback.
1305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  buff: pointer to allocated buffer
1306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_RxAllocateCallback(uint8_t **buff)
1309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
  30              		.loc 1 1309 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
1310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(buff);
  35              		.loc 1 1311 3 view .LVU1
1312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_RxAllocateCallback could be implemented in the user file
1314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
  36              		.loc 1 1315 1 is_stmt 0 view .LVU2
  37 0000 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE144:
  41              		.section	.text.ETH_UpdateDescriptor,"ax",%progbits
  42              		.align	1
  43              		.syntax unified
  44              		.thumb
  45              		.thumb_func
  47              	ETH_UpdateDescriptor:
  48              	.LVL1:
  49              	.LFB141:
1195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
  50              		.loc 1 1195 1 is_stmt 1 view -0
  51              		.cfi_startproc
  52              		@ args = 0, pretend = 0, frame = 8
  53              		@ frame_needed = 0, uses_anonymous_args = 0
1195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
  54              		.loc 1 1195 1 is_stmt 0 view .LVU4
ARM GAS  /tmp/cc5eYngs.s 			page 25


  55 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  56              	.LCFI0:
  57              		.cfi_def_cfa_offset 24
  58              		.cfi_offset 4, -24
  59              		.cfi_offset 5, -20
  60              		.cfi_offset 6, -16
  61              		.cfi_offset 7, -12
  62              		.cfi_offset 8, -8
  63              		.cfi_offset 14, -4
  64 0004 82B0     		sub	sp, sp, #8
  65              	.LCFI1:
  66              		.cfi_def_cfa_offset 32
  67 0006 0746     		mov	r7, r0
1196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccount;
  68              		.loc 1 1196 3 is_stmt 1 view .LVU5
1197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
  69              		.loc 1 1197 3 view .LVU6
1198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t *buff = NULL;
  70              		.loc 1 1198 3 view .LVU7
1199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t allocStatus = 1U;
  71              		.loc 1 1199 3 view .LVU8
1199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t allocStatus = 1U;
  72              		.loc 1 1199 12 is_stmt 0 view .LVU9
  73 0008 0023     		movs	r3, #0
  74 000a 0193     		str	r3, [sp, #4]
1200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  75              		.loc 1 1200 3 is_stmt 1 view .LVU10
  76              	.LVL2:
1202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
  77              		.loc 1 1202 3 view .LVU11
1202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
  78              		.loc 1 1202 11 is_stmt 0 view .LVU12
  79 000c D0F86880 		ldr	r8, [r0, #104]
  80              	.LVL3:
1203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   desccount = heth->RxDescList.RxBuildDescCnt;
  81              		.loc 1 1203 3 is_stmt 1 view .LVU13
1203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   desccount = heth->RxDescList.RxBuildDescCnt;
  82              		.loc 1 1203 60 is_stmt 0 view .LVU14
  83 0010 08F11203 		add	r3, r8, #18
  84 0014 50F82340 		ldr	r4, [r0, r3, lsl #2]
  85              	.LVL4:
1204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  86              		.loc 1 1204 3 is_stmt 1 view .LVU15
1204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  87              		.loc 1 1204 13 is_stmt 0 view .LVU16
  88 0018 C56E     		ldr	r5, [r0, #108]
  89              	.LVL5:
1206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
  90              		.loc 1 1206 3 is_stmt 1 view .LVU17
1200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  91              		.loc 1 1200 11 is_stmt 0 view .LVU18
  92 001a 0126     		movs	r6, #1
1206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
  93              		.loc 1 1206 9 view .LVU19
  94 001c 13E0     		b	.L3
  95              	.LVL6:
  96              	.L14:
ARM GAS  /tmp/cc5eYngs.s 			page 26


1217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  97              		.loc 1 1217 7 is_stmt 1 view .LVU20
  98 001e 01A8     		add	r0, sp, #4
  99 0020 FFF7FEFF 		bl	HAL_ETH_RxAllocateCallback
 100              	.LVL7:
1219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 101              		.loc 1 1219 7 view .LVU21
1219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 102              		.loc 1 1219 16 is_stmt 0 view .LVU22
 103 0024 019B     		ldr	r3, [sp, #4]
1219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 104              		.loc 1 1219 10 view .LVU23
 105 0026 13B1     		cbz	r3, .L12
1225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 106              		.loc 1 1225 9 is_stmt 1 view .LVU24
 107 0028 2362     		str	r3, [r4, #32]
1226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 108              		.loc 1 1226 9 view .LVU25
 109 002a A360     		str	r3, [r4, #8]
 110 002c 10E0     		b	.L4
 111              	.L12:
1221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 112              		.loc 1 1221 21 is_stmt 0 view .LVU26
 113 002e 0026     		movs	r6, #0
 114              	.LVL8:
1221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 115              		.loc 1 1221 21 view .LVU27
 116 0030 0EE0     		b	.L4
 117              	.LVL9:
 118              	.L6:
1238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 119              		.loc 1 1238 9 is_stmt 1 view .LVU28
 120 0032 44F2F853 		movw	r3, #17912
 121 0036 6360     		str	r3, [r4, #4]
 122 0038 11E0     		b	.L7
 123              	.LVL10:
 124              	.L8:
1250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 125              		.loc 1 1250 7 discriminator 3 view .LVU29
1252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       desccount--;
 126              		.loc 1 1252 7 discriminator 3 view .LVU30
1252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       desccount--;
 127              		.loc 1 1252 64 is_stmt 0 discriminator 3 view .LVU31
 128 003a 03F11202 		add	r2, r3, #18
 129 003e 57F82240 		ldr	r4, [r7, r2, lsl #2]
 130              	.LVL11:
1253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 131              		.loc 1 1253 7 is_stmt 1 discriminator 3 view .LVU32
1253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 132              		.loc 1 1253 16 is_stmt 0 discriminator 3 view .LVU33
 133 0042 013D     		subs	r5, r5, #1
 134              	.LVL12:
1253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 135              		.loc 1 1253 16 discriminator 3 view .LVU34
 136 0044 9846     		mov	r8, r3
 137              	.LVL13:
 138              	.L3:
ARM GAS  /tmp/cc5eYngs.s 			page 27


1206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 139              		.loc 1 1206 27 is_stmt 1 view .LVU35
 140 0046 BDB1     		cbz	r5, .L9
1206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 141              		.loc 1 1206 27 is_stmt 0 discriminator 1 view .LVU36
 142 0048 B6B1     		cbz	r6, .L9
1209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 143              		.loc 1 1209 5 is_stmt 1 view .LVU37
1209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 144              		.loc 1 1209 9 is_stmt 0 view .LVU38
 145 004a 236A     		ldr	r3, [r4, #32]
1209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 146              		.loc 1 1209 8 view .LVU39
 147 004c 002B     		cmp	r3, #0
 148 004e E6D0     		beq	.L14
 149              	.LVL14:
 150              	.L4:
1230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 151              		.loc 1 1230 5 is_stmt 1 view .LVU40
1230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 152              		.loc 1 1230 8 is_stmt 0 view .LVU41
 153 0050 002E     		cmp	r6, #0
 154 0052 F8D0     		beq	.L3
1232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 155              		.loc 1 1232 7 is_stmt 1 view .LVU42
1232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 156              		.loc 1 1232 27 is_stmt 0 view .LVU43
 157 0054 BB6D     		ldr	r3, [r7, #88]
1232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 158              		.loc 1 1232 10 view .LVU44
 159 0056 002B     		cmp	r3, #0
 160 0058 EBD1     		bne	.L6
1234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 161              		.loc 1 1234 9 is_stmt 1 view .LVU45
 162 005a 0E4B     		ldr	r3, .L15
 163 005c 6360     		str	r3, [r4, #4]
 164              	.L7:
1245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 165              		.loc 1 1245 7 view .LVU46
 166              	.LBB18:
 167              	.LBI18:
 168              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /tmp/cc5eYngs.s 			page 28


  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /tmp/cc5eYngs.s 			page 29


  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
ARM GAS  /tmp/cc5eYngs.s 			page 30


 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5eYngs.s 			page 31


 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
ARM GAS  /tmp/cc5eYngs.s 			page 32


 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cc5eYngs.s 			page 33


 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc5eYngs.s 			page 34


 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
ARM GAS  /tmp/cc5eYngs.s 			page 35


 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc5eYngs.s 			page 36


 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc5eYngs.s 			page 37


 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  /tmp/cc5eYngs.s 			page 38


 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
ARM GAS  /tmp/cc5eYngs.s 			page 39


 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
ARM GAS  /tmp/cc5eYngs.s 			page 40


 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5eYngs.s 			page 41


 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
ARM GAS  /tmp/cc5eYngs.s 			page 42


 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5eYngs.s 			page 43


 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 169              		.loc 2 888 27 view .LVU47
 170              	.LBB19:
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 171              		.loc 2 890 3 view .LVU48
 172              		.syntax unified
 173              	@ 890 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 174 005e BFF35F8F 		dmb 0xF
 175              	@ 0 "" 2
 176              		.thumb
 177              		.syntax unified
 178              	.LBE19:
 179              	.LBE18:
1247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 180              		.loc 1 1247 7 view .LVU49
 181 0062 2368     		ldr	r3, [r4]
 182 0064 43F00043 		orr	r3, r3, #-2147483648
 183 0068 2360     		str	r3, [r4]
1250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 184              		.loc 1 1250 7 view .LVU50
1250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 185              		.loc 1 1250 7 view .LVU51
 186 006a 08F10103 		add	r3, r8, #1
 187              	.LVL15:
1250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 188              		.loc 1 1250 7 view .LVU52
 189 006e 032B     		cmp	r3, #3
 190 0070 E3D9     		bls	.L8
1250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 191              		.loc 1 1250 7 discriminator 1 view .LVU53
 192 0072 A8F10303 		sub	r3, r8, #3
 193              	.LVL16:
1250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 194              		.loc 1 1250 7 is_stmt 0 discriminator 1 view .LVU54
 195 0076 E0E7     		b	.L8
 196              	.LVL17:
 197              	.L9:
1257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 198              		.loc 1 1257 3 is_stmt 1 view .LVU55
ARM GAS  /tmp/cc5eYngs.s 			page 44


1257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 199              		.loc 1 1257 23 is_stmt 0 view .LVU56
 200 0078 FB6E     		ldr	r3, [r7, #108]
1257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 201              		.loc 1 1257 6 view .LVU57
 202 007a AB42     		cmp	r3, r5
 203 007c 07D0     		beq	.L2
1260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 204              		.loc 1 1260 5 is_stmt 1 view .LVU58
 205 007e 3B68     		ldr	r3, [r7]
 206 0080 03F58053 		add	r3, r3, #4096
 207 0084 0022     		movs	r2, #0
 208 0086 9A60     		str	r2, [r3, #8]
1262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = desccount;
 209              		.loc 1 1262 5 view .LVU59
1262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = desccount;
 210              		.loc 1 1262 37 is_stmt 0 view .LVU60
 211 0088 C7F86880 		str	r8, [r7, #104]
1263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 212              		.loc 1 1263 5 is_stmt 1 view .LVU61
1263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 213              		.loc 1 1263 37 is_stmt 0 view .LVU62
 214 008c FD66     		str	r5, [r7, #108]
 215              	.L2:
1265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 216              		.loc 1 1265 1 view .LVU63
 217 008e 02B0     		add	sp, sp, #8
 218              	.LCFI2:
 219              		.cfi_def_cfa_offset 24
 220              		@ sp needed
 221 0090 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 222              	.LVL18:
 223              	.L16:
1265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 224              		.loc 1 1265 1 view .LVU64
 225              		.align	2
 226              	.L15:
 227 0094 F8450080 		.word	-2147465736
 228              		.cfi_endproc
 229              	.LFE141:
 231              		.section	.text.HAL_ETH_RxLinkCallback,"ax",%progbits
 232              		.align	1
 233              		.weak	HAL_ETH_RxLinkCallback
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 238              	HAL_ETH_RxLinkCallback:
 239              	.LVL19:
 240              	.LFB145:
1316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Rx Link callback.
1319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pStart: pointer to packet start
1320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pStart: pointer to packet end
1321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  buff: pointer to received data
1322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  Length: received data length
1323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
ARM GAS  /tmp/cc5eYngs.s 			page 45


1324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
1326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 241              		.loc 1 1326 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		@ link register save eliminated.
1327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(pStart);
 246              		.loc 1 1328 3 view .LVU66
1329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(pEnd);
 247              		.loc 1 1329 3 view .LVU67
1330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(buff);
 248              		.loc 1 1330 3 view .LVU68
1331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(Length);
 249              		.loc 1 1331 3 view .LVU69
1332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_RxLinkCallback could be implemented in the user file
1334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 250              		.loc 1 1335 1 is_stmt 0 view .LVU70
 251 0000 7047     		bx	lr
 252              		.cfi_endproc
 253              	.LFE145:
 255              		.section	.text.HAL_ETH_TxFreeCallback,"ax",%progbits
 256              		.align	1
 257              		.weak	HAL_ETH_TxFreeCallback
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 262              	HAL_ETH_TxFreeCallback:
 263              	.LVL20:
 264              	.LFB151:
1336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the Rx link data function.
1339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  rxLinkCallback: pointer to function to link data
1342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterRxLinkCallback(ETH_HandleTypeDef *heth, pETH_rxLinkCallbackTypeDe
1345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (rxLinkCallback == NULL)
1347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* No buffer to save */
1349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to link data */
1353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->rxLinkCallback = rxLinkCallback;
1354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
ARM GAS  /tmp/cc5eYngs.s 			page 46


1359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister the Rx link callback.
1360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterRxLinkCallback(ETH_HandleTypeDef *heth)
1365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
1367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->rxLinkCallback = HAL_ETH_RxLinkCallback;
1368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get the error state of the last received packet.
1374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pErrorCode: pointer to uint32_t to hold the error code
1377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetRxDataErrorCode(ETH_HandleTypeDef *heth, uint32_t *pErrorCode)
1380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get error bits. */
1382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *pErrorCode = READ_BIT(heth->RxDescList.pRxLastRxDesc, ETH_DMARXDESC_ERRORS_MASK);
1383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the Tx free function.
1389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  txFreeCallback: pointer to function to release the packet
1392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterTxFreeCallback(ETH_HandleTypeDef *heth, pETH_txFreeCallbackTypeDe
1395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (txFreeCallback == NULL)
1397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* No buffer to save */
1399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to free transmmitted packet */
1403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->txFreeCallback = txFreeCallback;
1404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister the Tx free callback.
1410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterTxFreeCallback(ETH_HandleTypeDef *heth)
1415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
ARM GAS  /tmp/cc5eYngs.s 			page 47


1416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
1417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->txFreeCallback = HAL_ETH_TxFreeCallback;
1418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Tx Free callback.
1424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  buff: pointer to buffer to free
1425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_TxFreeCallback(uint32_t *buff)
1428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 265              		.loc 1 1428 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269              		@ link register save eliminated.
1429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(buff);
 270              		.loc 1 1430 3 view .LVU72
1431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_TxFreeCallback could be implemented in the user file
1433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 271              		.loc 1 1434 1 is_stmt 0 view .LVU73
 272 0000 7047     		bx	lr
 273              		.cfi_endproc
 274              	.LFE151:
 276              		.section	.text.ETH_MACAddressConfig,"ax",%progbits
 277              		.align	1
 278              		.syntax unified
 279              		.thumb
 280              		.thumb_func
 282              	ETH_MACAddressConfig:
 283              	.LVL21:
 284              	.LFB183:
1435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Release transmitted Tx packets.
1438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
1443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
1445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
1446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
1447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktTxStatus = 1U;
1448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktInUse;
1449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
1451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* HAL_ETH_USE_PTP */
1452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Loop through buffers in use.  */
1454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while ((numOfBuf != 0U) && (pktTxStatus != 0U))
ARM GAS  /tmp/cc5eYngs.s 			page 48


1455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     pktInUse = 1U;
1457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     numOfBuf--;
1458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* If no packet, just examine the next packet.  */
1459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (dmatxdesclist->PacketAddress[idx] == NULL)
1460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* No packet in use, skip to next.  */
1462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       idx = (idx + 1U) & (ETH_TX_DESC_CNT - 1U);
1463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       pktInUse = 0U;
1464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (pktInUse != 0U)
1467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Determine if the packet has been transmitted.  */
1469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
1470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get timestamp low */
1473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         timestamp->TimeStampLow = heth->Init.TxDesc[idx].DESC6;
1474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get timestamp high */
1475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         timestamp->TimeStampHigh = heth->Init.TxDesc[idx].DESC7;
1476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* HAL_ETH_USE_PTP */
1477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /*Call registered callbacks*/
1480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Handle Ptp  */
1482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->txPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
1483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* HAL_ETH_USE_PTP */
1484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Release the packet.  */
1485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->txFreeCallback(dmatxdesclist->PacketAddress[idx]);
1486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Call callbacks */
1488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Handle Ptp  */
1490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
1491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* HAL_ETH_USE_PTP */
1492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Release the packet.  */
1493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
1494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Clear the entry in the in-use array.  */
1497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->PacketAddress[idx] = NULL;
1498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Update the transmit relesae index and number of buffers in use.  */
1500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         idx = (idx + 1U) & (ETH_TX_DESC_CNT - 1U);
1501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
1502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->releaseIndex = idx;
1503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       else
1505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get out of the loop!  */
1507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         pktTxStatus = 0U;
1508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
ARM GAS  /tmp/cc5eYngs.s 			page 49


1512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the Ethernet PTP configuration.
1517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  ptpconfig: pointer to a ETH_PTP_ConfigTypeDef structure that contains
1520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for PTP
1521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_SetConfig(ETH_HandleTypeDef *heth, ETH_PTP_ConfigTypeDef *ptpconfig)
1524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpTSCR;
1526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TimeTypeDef time;
1527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ptpconfig == NULL)
1529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpTSCR = ptpconfig->Timestamp |
1534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampUpdate << ETH_PTPTSCR_TSFCU_Pos) |
1535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampAll << ETH_PTPTSCR_TSSARFE_Pos) |
1536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampRolloverMode << ETH_PTPTSCR_TSSSR_Pos) |
1537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampV2 << ETH_PTPTSCR_TSPTPPSV2E_Pos) |
1538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampEthernet << ETH_PTPTSCR_TSSPTPOEFE_Pos) |
1539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampIPv6 << ETH_PTPTSCR_TSSIPV6FE_Pos) |
1540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampIPv4 << ETH_PTPTSCR_TSSIPV4FE_Pos) |
1541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampEvent << ETH_PTPTSCR_TSSEME_Pos) |
1542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampMaster << ETH_PTPTSCR_TSSMRME_Pos) |
1543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampFilter << ETH_PTPTSCR_TSPFFMAE_Pos) |
1544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampClockType << ETH_PTPTSCR_TSCNT_Pos);
1545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to MACTSCR */
1547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(heth->Instance->PTPTSCR, ETH_MACTSCR_MASK, tmpTSCR);
1548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable Timestamp */
1550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSE);
1551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->Instance->PTPSSIR, ptpconfig->TimestampSubsecondInc);
1552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->Instance->PTPTSAR, ptpconfig->TimestampAddend);
1553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable Timestamp */
1555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ptpconfig->TimestampAddendUpdate == ENABLE)
1556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSARU);
1558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     while ((heth->Instance->PTPTSCR & ETH_PTPTSCR_TSARU) != 0) {}
1559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable Update mode */
1562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ptpconfig->TimestampUpdateMode == ENABLE)
1563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSFCU);
1565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Initialize Time */
1568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   time.Seconds = 0;
ARM GAS  /tmp/cc5eYngs.s 			page 50


1569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   time.NanoSeconds = 0;
1570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_ETH_PTP_SetTime(heth, &time);
1571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Ptp Init */
1573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSSTI);
1574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set PTP Configuration done */
1576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->IsPtpConfigured = HAL_ETH_PTP_CONFIGURATED;
1577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get the Ethernet PTP configuration.
1584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  ptpconfig: pointer to a ETH_PTP_ConfigTypeDef structure that contains
1587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for PTP
1588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetConfig(ETH_HandleTypeDef *heth, ETH_PTP_ConfigTypeDef *ptpconfig)
1591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ptpconfig == NULL)
1593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->Timestamp = READ_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSE);
1597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampUpdate = ((READ_BIT(heth->Instance->PTPTSCR,
1598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           ETH_PTPTSCR_TSFCU) >> ETH_PTPTSCR_TSFCU_Pos) > 0U) ? ENAB
1599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampAll = ((READ_BIT(heth->Instance->PTPTSCR,
1600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                        ETH_PTPTSCR_TSSARFE) >> ETH_PTPTSCR_TSSARFE_Pos) > 0U) ? ENA
1601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampRolloverMode = ((READ_BIT(heth->Instance->PTPTSCR,
1602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                 ETH_PTPTSCR_TSSSR) >> ETH_PTPTSCR_TSSSR_Pos) > 0U)
1603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                      ? ENABLE : DISABLE;
1604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampV2 = ((READ_BIT(heth->Instance->PTPTSCR,
1605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                       ETH_PTPTSCR_TSPTPPSV2E) >> ETH_PTPTSCR_TSPTPPSV2E_Pos) > 0U) 
1606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampEthernet = ((READ_BIT(heth->Instance->PTPTSCR,
1607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                             ETH_PTPTSCR_TSSPTPOEFE) >> ETH_PTPTSCR_TSSPTPOEFE_Pos) 
1608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                  ? ENABLE : DISABLE;
1609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampIPv6 = ((READ_BIT(heth->Instance->PTPTSCR,
1610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ETH_PTPTSCR_TSSIPV6FE) >> ETH_PTPTSCR_TSSIPV6FE_Pos) > 0U) 
1611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampIPv4 = ((READ_BIT(heth->Instance->PTPTSCR,
1612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ETH_PTPTSCR_TSSIPV4FE) >> ETH_PTPTSCR_TSSIPV4FE_Pos) > 0U) 
1613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampEvent = ((READ_BIT(heth->Instance->PTPTSCR,
1614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          ETH_PTPTSCR_TSSEME) >> ETH_PTPTSCR_TSSEME_Pos) > 0U) ? ENA
1615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampMaster = ((READ_BIT(heth->Instance->PTPTSCR,
1616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           ETH_PTPTSCR_TSSMRME) >> ETH_PTPTSCR_TSSMRME_Pos) > 0U) ? 
1617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampFilter = ((READ_BIT(heth->Instance->PTPTSCR,
1618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           ETH_PTPTSCR_TSPFFMAE) >> ETH_PTPTSCR_TSPFFMAE_Pos) > 0U) 
1619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampClockType = ((READ_BIT(heth->Instance->PTPTSCR,
1620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                              ETH_PTPTSCR_TSCNT) >> ETH_PTPTSCR_TSCNT_Pos) > 0U) ? E
1621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 51


1626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set Seconds and Nanoseconds for the Ethernet PTP registers.
1628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_TimeTypeDef structure that contains
1631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         time to set
1632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_SetTime(ETH_HandleTypeDef *heth, ETH_TimeTypeDef *time)
1635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURATED)
1637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Seconds */
1639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->Instance->PTPTSHUR = time->Seconds;
1640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set NanoSeconds */
1642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->Instance->PTPTSLUR = time->NanoSeconds;
1643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get Seconds and Nanoseconds for the Ethernet PTP registers.
1656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_TimeTypeDef structure that contains
1659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         time to get
1660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetTime(ETH_HandleTypeDef *heth, ETH_TimeTypeDef *time)
1663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURATED)
1665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get Seconds */
1667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     time->Seconds = heth->Instance->PTPTSHR;
1668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get NanoSeconds */
1670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     time->NanoSeconds = heth->Instance->PTPTSLR;
1671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
ARM GAS  /tmp/cc5eYngs.s 			page 52


1683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Update time for the Ethernet PTP registers.
1684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  timeupdate: pointer to a ETH_TIMEUPDATETypeDef structure that contains
1687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the time update information
1688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_AddTimeOffset(ETH_HandleTypeDef *heth, ETH_PtpUpdateTypeDef ptpoffset
1691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                             ETH_TimeTypeDef *timeoffset)
1692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURATED)
1694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (ptpoffsettype ==  HAL_ETH_PTP_NEGATIVE_UPDATE)
1696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Seconds update */
1698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->Instance->PTPTSHUR = ETH_PTPTSHR_VALUE - timeoffset->Seconds + 1U;
1699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (READ_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSSSR) == ETH_PTPTSCR_TSSSR)
1701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Set nanoSeconds update */
1703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->Instance->PTPTSLUR = ETH_PTPTSLR_VALUE - timeoffset->NanoSeconds;
1704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       else
1706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->Instance->PTPTSLUR = ETH_PTPTSHR_VALUE - timeoffset->NanoSeconds + 1U;
1708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
1711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Seconds update */
1713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->Instance->PTPTSHUR = timeoffset->Seconds;
1714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set nanoSeconds update */
1715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->Instance->PTPTSLUR = timeoffset->NanoSeconds;
1716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Insert Timestamp in transmission.
1730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  txtimestampconf: Enable or Disable timestamp in transmission
1733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_InsertTxTimestamp(ETH_HandleTypeDef *heth)
1736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
1738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx = dmatxdesclist->CurTxDesc;
1739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
ARM GAS  /tmp/cc5eYngs.s 			page 53


1740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURATED)
1742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable Time Stamp transmission */
1744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TTSE);
1745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get transmission timestamp.
1758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  timestamp: pointer to ETH_TIMESTAMPTypeDef structure that contains
1761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         transmission timestamp
1762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetTxTimestamp(ETH_HandleTypeDef *heth, ETH_TimeStampTypeDef *timesta
1765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
1767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
1768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[idx];
1769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURATED)
1771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get timestamp low */
1773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     timestamp->TimeStampLow = dmatxdesc->DESC0;
1774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get timestamp high */
1775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     timestamp->TimeStampHigh = dmatxdesc->DESC1;
1776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get receive timestamp.
1789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  timestamp: pointer to ETH_TIMESTAMPTypeDef structure that contains
1792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         receive timestamp
1793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetRxTimestamp(ETH_HandleTypeDef *heth, ETH_TimeStampTypeDef *timesta
1796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
ARM GAS  /tmp/cc5eYngs.s 			page 54


1797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURATED)
1798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get timestamp low */
1800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     timestamp->TimeStampLow = heth->RxDescList.TimeStamp.TimeStampLow;
1801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get timestamp high */
1802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     timestamp->TimeStampHigh = heth->RxDescList.TimeStamp.TimeStampHigh;
1803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Register the Tx Ptp callback.
1816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  txPtpCallback: Function to handle Ptp transmission
1819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterTxPtpCallback(ETH_HandleTypeDef *heth, pETH_txPtpCallbackTypeDef 
1822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (txPtpCallback == NULL)
1824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* No buffer to save */
1826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set Function to handle Tx Ptp */
1829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->txPtpCallback = txPtpCallback;
1830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister the Tx Ptp callback.
1836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterTxPtpCallback(ETH_HandleTypeDef *heth)
1841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
1843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->txPtpCallback = HAL_ETH_TxPtpCallback;
1844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Tx Ptp callback.
1850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  buff: pointer to application buffer
1851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_TxPtpCallback(uint32_t *buff, ETH_TimeStampTypeDef *timestamp)
ARM GAS  /tmp/cc5eYngs.s 			page 55


1854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(buff);
1857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_TxPtpCallback could be implemented in the user file
1859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* HAL_ETH_USE_PTP */
1862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  This function handles ETH interrupt request.
1865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
1870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Packet received */
1872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_RS))
1873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_RIE))
1875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Clear the Eth DMA Rx IT pending bits */
1877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
1878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /*Call registered Receive complete callback*/
1881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxCpltCallback(heth);
1882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Receive complete callback */
1884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_RxCpltCallback(heth);
1885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Packet transmitted */
1890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_TS))
1891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_TIE))
1893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Clear the Eth DMA Tx IT pending bits */
1895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
1896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /*Call registered Transmit complete callback*/
1899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->TxCpltCallback(heth);
1900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Transfer complete callback */
1902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_TxCpltCallback(heth);
1903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* ETH DMA Error */
1909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_AIS))
1910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
ARM GAS  /tmp/cc5eYngs.s 			page 56


1911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_AISE))
1912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->ErrorCode |= HAL_ETH_ERROR_DMA;
1914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* if fatal bus error occurred */
1916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_FBES))
1917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get DMA error code  */
1919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_
1920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Disable all interrupts */
1922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
1923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Set HAL state to ERROR */
1925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->gState = HAL_ETH_STATE_ERROR;
1926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       else
1928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get DMA error status  */
1930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
1931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                               ETH_DMASR_RBUS | ETH_DMASR_AIS));
1932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Clear the interrupt summary flag */
1934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
1935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                       ETH_DMASR_RBUS | ETH_DMASR_AIS));
1936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Call registered Error callback*/
1939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->ErrorCallback(heth);
1940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Ethernet DMA Error callback */
1942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_ErrorCallback(heth);
1943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* ETH PMT IT */
1950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
1951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get MAC Wake-up source and clear the status register pending bit */
1953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_M
1954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Call registered PMT callback*/
1957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->PMTCallback(heth);
1958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Ethernet PMT callback */
1960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_PMTCallback(heth);
1961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->MACWakeUpEvent = (uint32_t)(0x0U);
1964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* check ETH WAKEUP exti flag */
ARM GAS  /tmp/cc5eYngs.s 			page 57


1968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
1969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear ETH WAKEUP Exti pending bit */
1971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
1972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Call registered WakeUp callback*/
1974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->WakeUpCallback(heth);
1975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* ETH WAKEUP callback */
1977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_WakeUpCallback(heth);
1978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
1979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Tx Transfer completed callbacks.
1984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
1989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
1992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
1994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Rx Transfer completed callbacks.
1999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
2004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
2007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_RxCpltCallback could be implemented in the user file
2009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Ethernet transfer error callbacks
2014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
2019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
2022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_ErrorCallback could be implemented in the user file
2024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
ARM GAS  /tmp/cc5eYngs.s 			page 58


2025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Ethernet Power Management module IT callback
2029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
2034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
2037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_PMTCallback could be implemented in the user file
2039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  ETH WAKEUP interrupt callback
2045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
2050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
2053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             the HAL_ETH_WakeUpCallback could be implemented in the user file
2055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    */
2056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Read a PHY register
2060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  PHYAddr: PHY port address, must be a value from 0 to 31
2063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  PHYReg: PHY register address, must be a value from 0 to 31
2064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param pRegValue: parameter to hold read value
2065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYRe
2068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           uint32_t *pRegValue)
2069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
2072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
2074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = heth->Instance->MACMIIAR;
2075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
2077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
2078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prepare the MII address register value */
2080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device add
2081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
ARM GAS  /tmp/cc5eYngs.s 			page 59


2082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
2083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
2084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write the result value into the MII Address register */
2086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg1;
2087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tickstart = HAL_GetTick();
2090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check for the Busy flag */
2092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
2093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check for the Timeout */
2095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
2096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
2097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
2098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
2099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = heth->Instance->MACMIIAR;
2101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get MACMIIDR value */
2104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
2105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Writes to a PHY register.
2112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  PHYAddr: PHY port address, must be a value from 0 to 31
2115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  PHYReg: PHY register address, must be a value from 0 to 31
2116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  RegValue: the value to write
2117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYR
2120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                            uint32_t RegValue)
2121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
2124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
2126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = heth->Instance->MACMIIAR;
2127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
2129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
2130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prepare the MII register address value */
2132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device addre
2133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
2134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
2135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
2136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Give the value to the MII data register */
2138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACMIIDR = (uint16_t)RegValue;
ARM GAS  /tmp/cc5eYngs.s 			page 60


2139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write the result value into the MII Address register */
2141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg1;
2142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get tick */
2144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tickstart = HAL_GetTick();
2145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check for the Busy flag */
2147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
2148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check for the Timeout */
2150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
2151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
2152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
2153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
2154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = heth->Instance->MACMIIAR;
2156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
2163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group3 Peripheral Control functions
2166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *  @brief   ETH control functions
2167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
2168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @verbatim
2169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
2170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                       ##### Peripheral Control functions #####
2171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
2172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   [..]
2173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     This subsection provides a set of functions allowing to control the ETH
2174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     peripheral.
2175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @endverbatim
2177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
2178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get the configuration of the MAC and MTL subsystems.
2181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
2184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the MAC.
2185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL Status
2186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
2188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (macconf == NULL)
2190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get MAC parameters */
2195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : D
ARM GAS  /tmp/cc5eYngs.s 			page 61


2196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
2197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
2198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
2199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
2200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : D
2201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
2202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
2203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
2204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
2205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
2206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
2207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
2208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
2209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? 
2212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
2213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
2214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
2215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
2216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
2217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
2218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get the configuration of the DMA.
2224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
2227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the ETH DMA.
2228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL Status
2229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetDMAConfig(ETH_HandleTypeDef *heth, ETH_DMAConfigTypeDef *dmaconf)
2231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (dmaconf == NULL)
2233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DMAArbitration = READ_BIT(heth->Instance->DMABMR,
2238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                     (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_R
2239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->AddressAlignedBeats = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_AAB) >> 25U) > 0U) ?
2240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
2241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
2242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
2243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
2244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
2245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DropTCPIPChecksumErrorFrame = ((READ_BIT(heth->Instance->DMAOMR,
2247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
2248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ReceiveStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RSF) >> 25) > 0U) ? 
2249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
2250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
2251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
2252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
ARM GAS  /tmp/cc5eYngs.s 			page 62


2253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
2254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
2255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ReceiveThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RTC);
2256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
2257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the MAC configuration.
2262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
2265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the MAC.
2266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
2269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (macconf == NULL)
2271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
2276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_SetMACConfig(heth, macconf);
2278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
2280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
2282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the ETH DMA configuration.
2289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
2292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the ETH DMA.
2293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
2296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (dmaconf == NULL)
2298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
2303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_SetDMAConfig(heth, dmaconf);
2305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
2307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
2309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
ARM GAS  /tmp/cc5eYngs.s 			page 63


2310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Configures the Clock range of ETH MDIO interface.
2316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
2321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t hclk;
2323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg;
2324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
2326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg = (heth->Instance)->MACMIIAR;
2327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
2328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg &= ETH_MACMIIAR_CR_MASK;
2329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get hclk frequency value */
2331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   hclk = HAL_RCC_GetHCLKFreq();
2332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set CR bits depending on hclk value */
2334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if ((hclk >= 20000000U) && (hclk < 35000000U))
2335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 20-35 MHz */
2337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
2338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if ((hclk >= 35000000U) && (hclk < 60000000U))
2340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 35-60 MHz */
2342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
2343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if ((hclk >= 60000000U) && (hclk < 100000000U))
2345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 60-100 MHz */
2347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
2348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if ((hclk >= 100000000U) && (hclk < 150000000U))
2350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 100-150 MHz */
2352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
2353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else /* ((hclk >= 150000000)&&(hclk <= 183000000))*/
2355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 150-183 MHz */
2357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
2358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
2361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
2362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the ETH MAC (L2) Filters configuration.
2366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
ARM GAS  /tmp/cc5eYngs.s 			page 64


2367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that contains
2369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the ETH MAC filters.
2370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetMACFilterConfig(ETH_HandleTypeDef *heth, ETH_MACFilterConfigTypeDef *p
2373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t filterconfig;
2375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pFilterConfig == NULL)
2378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
2383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
2384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashMulticast << 2)  |
2385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
2386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
2387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)((pFilterConfig->BroadcastFilter == DISABLE) ? 1U : 0U) << 5) |
2388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
2389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
2390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
2391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
2392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   pFilterConfig->ControlPacketsFilter);
2393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACFFR, ETH_MACFFR_MASK, filterconfig);
2395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACFFR;
2399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFFR = tmpreg1;
2401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get the ETH MAC (L2) Filters configuration.
2407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that will hold
2410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the ETH MAC filters.
2411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetMACFilterConfig(ETH_HandleTypeDef *heth, ETH_MACFilterConfigTypeDef *p
2414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pFilterConfig == NULL)
2416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->PromiscuousMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PM)) > 0U) ? ENABL
2421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
2422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
2423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
ARM GAS  /tmp/cc5eYngs.s 			page 65


2424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
2425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->PassAllMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PAM) >> 4) > 0U) 
2426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) == 0U) 
2427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
2428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
2429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
2430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrFiltering = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_SAF) >> 9) > 0U) 
2431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
2432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
2433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ReceiveAllMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_RA) >> 31) > 0U) ? 
2434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the source MAC Address to be matched.
2440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  AddrNbr: The MAC address to configure
2443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          This parameter must be a value of the following:
2444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *            ETH_MAC_ADDRESS1
2445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *            ETH_MAC_ADDRESS2
2446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *            ETH_MAC_ADDRESS3
2447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pMACAddr: Pointer to MAC address buffer data (6 bytes)
2448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetSourceMACAddrMatch(ETH_HandleTypeDef *heth, uint32_t AddrNbr, uint8_t 
2451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t macaddrlr;
2453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t macaddrhr;
2454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pMACAddr == NULL)
2456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get mac addr high reg offset */
2461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macaddrhr = ((uint32_t) &(heth->Instance->MACA0HR) + AddrNbr);
2462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get mac addr low reg offset */
2463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macaddrlr = ((uint32_t) &(heth->Instance->MACA0LR) + AddrNbr);
2464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 32 to 47 */
2466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)macaddrhr) = (((uint32_t)(pMACAddr[5]) << 8) | (uint32_t)pMACAddr[4]);
2467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
2468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)macaddrlr) = (((uint32_t)(pMACAddr[3]) << 24) | ((uint32_t)(pMACAddr[2]) << 16
2469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
2470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable address and set source address bit */
2472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)macaddrhr) |= (ETH_MACA1HR_AE | ETH_MACA1HR_SA);
2473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the ETH Hash Table Value.
2479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
ARM GAS  /tmp/cc5eYngs.s 			page 66


2481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pHashTable: pointer to a table of two 32 bit values, that contains
2482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the 64 bits of the hash table.
2483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetHashTable(ETH_HandleTypeDef *heth, uint32_t *pHashTable)
2486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pHashTable == NULL)
2489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACHTHR = pHashTable[0];
2494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACHTHR;
2498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACHTHR = tmpreg1;
2500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACHTLR = pHashTable[1];
2502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACHTLR;
2506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACHTLR = tmpreg1;
2508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the VLAN Identifier for Rx packets
2514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  ComparisonBits: 12 or 16 bit comparison mode
2517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             must be a value of @ref ETH_VLAN_Tag_Comparison
2518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  VLANIdentifier: VLAN Identifier value
2519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_SetRxVLANIdentifier(ETH_HandleTypeDef *heth, uint32_t ComparisonBits, uint32_t VLANIde
2522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTI, VLANIdentifier);
2525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ComparisonBits == ETH_VLANTAGCOMPARISON_16BIT)
2526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTC);
2528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
2530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTC);
2532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACVLANTR;
2537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
ARM GAS  /tmp/cc5eYngs.s 			page 67


2538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACVLANTR = tmpreg1;
2539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enters the Power down mode.
2543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pPowerDownConfig: a pointer to ETH_PowerDownConfigTypeDef structure
2546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         that contains the Power Down configuration
2547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None.
2548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_EnterPowerDownMode(ETH_HandleTypeDef *heth, ETH_PowerDownConfigTypeDef *pPowerDownConf
2550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t powerdownconfig;
2552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   powerdownconfig = (((uint32_t)pPowerDownConfig->MagicPacket << ETH_MACPMTCSR_MPE_Pos) |
2554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
2555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
2556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ETH_MACPMTCSR_PD);
2557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_MASK, powerdownconfig);
2559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Exits from the Power down mode.
2563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None.
2566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_ExitPowerDownMode(ETH_HandleTypeDef *heth)
2568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* clear wake up sources */
2572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   CLEAR_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_WFE | ETH_MACPMTCSR_MPE | ETH_MACPMTCSR_GU);
2573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACPMTCSR;
2577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACPMTCSR = tmpreg1;
2579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (READ_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_PD) != 0U)
2581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Exit power down mode */
2583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_PD);
2584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
2586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
2587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACPMTCSR;
2588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
2589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACPMTCSR = tmpreg1;
2590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Disable PMT interrupt */
2593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_PMTIM);
2594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
ARM GAS  /tmp/cc5eYngs.s 			page 68


2595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the WakeUp filter.
2598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pFilter: pointer to filter registers values
2601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  Count: number of filter registers, must be from 1 to 8.
2602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None.
2603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetWakeUpFilter(ETH_HandleTypeDef *heth, uint32_t *pFilter, uint32_t Coun
2605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t regindex;
2607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pFilter == NULL)
2609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Reset Filter Pointer */
2614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_WFFRPR);
2615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wake up packet filter config */
2617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   for (regindex = 0; regindex < Count; regindex++)
2618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Write filter regs */
2620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->Instance->MACRWUFFR, pFilter[regindex]);
2621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
2628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group4 Peripheral State and Errors functions
2631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *  @brief   ETH State and Errors functions
2632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
2633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @verbatim
2634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
2635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                  ##### Peripheral State and Errors functions #####
2636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
2637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****  [..]
2638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    This subsection provides a set of functions allowing to return the State of
2639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    ETH communication process, return Peripheral Errors occurred during communication
2640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    process
2641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @endverbatim
2644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
2645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH state.
2649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL state
ARM GAS  /tmp/cc5eYngs.s 			page 69


2652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_ETH_StateTypeDef HAL_ETH_GetState(ETH_HandleTypeDef *heth)
2654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->gState;
2656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH error code
2660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval ETH Error Code
2663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** uint32_t HAL_ETH_GetError(ETH_HandleTypeDef *heth)
2665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->ErrorCode;
2667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH DMA error code
2671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval ETH DMA Error Code
2674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** uint32_t HAL_ETH_GetDMAError(ETH_HandleTypeDef *heth)
2676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->DMAErrorCode;
2678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH MAC error code
2682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval ETH MAC Error Code
2685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** uint32_t HAL_ETH_GetMACError(ETH_HandleTypeDef *heth)
2687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->MACErrorCode;
2689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH MAC WakeUp event source
2693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval ETH MAC WakeUp event source
2696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** uint32_t HAL_ETH_GetMACWakeUpSource(ETH_HandleTypeDef *heth)
2698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->MACWakeUpEvent;
2700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
2704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
2708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
ARM GAS  /tmp/cc5eYngs.s 			page 70


2709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @addtogroup ETH_Private_Functions   ETH Private Functions
2711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
2712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Clears the ETHERNET transmit FIFO.
2716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
2721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
2723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the Flush Transmit FIFO bit */
2725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
2726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg = (heth->Instance)->DMAOMR;
2730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
2732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
2735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*------------------------ ETHERNET MACCR Configuration --------------------*/
2739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACCR value */
2740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
2741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
2742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ETH_MACCR_CLEAR_MASK;
2743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
2745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
2746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
2747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
2748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->Speed |
2749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
2750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
2751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->DuplexMode |
2752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->ChecksumOffload << 10U) |
2753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
2754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
2755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->BackOffLimit |
2756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->DeferralCheck << 4U));
2757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET MACCR */
2759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = (uint32_t)tmpreg1;
2760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
2764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
ARM GAS  /tmp/cc5eYngs.s 			page 71


2766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*----------------------- ETHERNET MACFCR Configuration --------------------*/
2768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACFCR value */
2770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACFCR;
2771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
2772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
2773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
2775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
2776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->PauseLowThreshold |
2777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U)
2778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
2779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
2780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET MACFCR */
2782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
2783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACFCR;
2787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFCR = tmpreg1;
2789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
2792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
2796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET DMAOMR value */
2797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
2798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
2799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
2800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) <<
2802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
2803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
2804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
2805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->TransmitThresholdControl |
2806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
2807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
2808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->ReceiveThresholdControl |
2809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->SecondFrameOperate << 2U));
2810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET DMAOMR */
2812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
2813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
2817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
2819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*----------------------- ETHERNET DMABMR Configuration --------------------*/
2821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
2822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
ARM GAS  /tmp/cc5eYngs.s 			page 72


2823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for 
2824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                                        Rx it is applied for the oth
2825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->TxDMABurstLength |
2826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
2827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         (dmaconf->DescriptorSkipLength << 2U) |
2828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->DMAArbitration |
2829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and T
2830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMABMR;
2834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMABMR = tmpreg1;
2836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Configures Ethernet MAC and DMA with default parameters.
2840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         called by HAL_ETH_Init() API.
2841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
2846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACConfigTypeDef macDefaultConf;
2848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMAConfigTypeDef dmaDefaultConf;
2849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*--------------- ETHERNET MAC registers default Configuration --------------*/
2851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Watchdog = ENABLE;
2852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Jabber = ENABLE;
2853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
2854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
2855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveOwn = ENABLE;
2856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.LoopbackMode = DISABLE;
2857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ChecksumOffload = ENABLE;
2858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.RetryTransmission = DISABLE;
2859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.AutomaticPadCRCStrip = DISABLE;
2860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
2861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DeferralCheck = DISABLE;
2862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseTime = 0x0U;
2863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ZeroQuantaPause = DISABLE;
2864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
2865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveFlowControl = DISABLE;
2866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.TransmitFlowControl = DISABLE;
2867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Speed = ETH_SPEED_100M;
2868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
2869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.UnicastPausePacketDetect = DISABLE;
2870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* MAC default configuration */
2872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_SetMACConfig(heth, &macDefaultConf);
2873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*--------------- ETHERNET DMA registers default Configuration --------------*/
2875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
2876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveStoreForward = ENABLE;
2877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.FlushRxPacket = ENABLE;
2878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitStoreForward = ENABLE;
2879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
ARM GAS  /tmp/cc5eYngs.s 			page 73


2880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardErrorFrames = DISABLE;
2881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
2882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
2883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.SecondFrameOperate = ENABLE;
2884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.AddressAlignedBeats = ENABLE;
2885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
2886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
2887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
2888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
2889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DescriptorSkipLength = 0x0U;
2890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
2891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* DMA default configuration */
2893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_SetDMAConfig(heth, &dmaDefaultConf);
2894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Configures the selected MAC address.
2898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  MacAddr The MAC address to configure
2901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          This parameter can be one of the following values:
2902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address0: MAC Address0
2903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address1: MAC Address1
2904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address2: MAC Address2
2905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address3: MAC Address3
2906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  Addr Pointer to MAC address buffer data (6 bytes)
2907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
2910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 285              		.loc 1 2910 1 is_stmt 1 view -0
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 0
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289              		@ link register save eliminated.
2911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 290              		.loc 1 2911 3 view .LVU75
2912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
 291              		.loc 1 2914 3 view .LVU76
2915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Calculate the selected MAC address high register */
2917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 292              		.loc 1 2917 3 view .LVU77
 293              		.loc 1 2917 28 is_stmt 0 view .LVU78
 294 0000 5079     		ldrb	r0, [r2, #5]	@ zero_extendqisi2
 295              	.LVL22:
 296              		.loc 1 2917 56 view .LVU79
 297 0002 1379     		ldrb	r3, [r2, #4]	@ zero_extendqisi2
 298              		.loc 1 2917 11 view .LVU80
 299 0004 43EA0023 		orr	r3, r3, r0, lsl #8
 300              	.LVL23:
2918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Load the selected MAC address high register */
2919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 301              		.loc 1 2919 3 is_stmt 1 view .LVU81
ARM GAS  /tmp/cc5eYngs.s 			page 74


 302              		.loc 1 2919 23 is_stmt 0 view .LVU82
 303 0008 0748     		ldr	r0, .L20
 304              		.loc 1 2919 66 view .LVU83
 305 000a 0B50     		str	r3, [r1, r0]
2920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Calculate the selected MAC address low register */
2921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) 
 306              		.loc 1 2921 3 is_stmt 1 view .LVU84
 307              		.loc 1 2921 28 is_stmt 0 view .LVU85
 308 000c D078     		ldrb	r0, [r2, #3]	@ zero_extendqisi2
 309              		.loc 1 2921 58 view .LVU86
 310 000e 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
 311              	.LVL24:
 312              		.loc 1 2921 63 view .LVU87
 313 0010 1B04     		lsls	r3, r3, #16
 314              		.loc 1 2921 41 view .LVU88
 315 0012 43EA0063 		orr	r3, r3, r0, lsl #24
 316              		.loc 1 2921 88 view .LVU89
 317 0016 5078     		ldrb	r0, [r2, #1]	@ zero_extendqisi2
 318              		.loc 1 2921 71 view .LVU90
 319 0018 43EA0023 		orr	r3, r3, r0, lsl #8
 320              		.loc 1 2921 106 view .LVU91
 321 001c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 322              	.LVL25:
 323              		.loc 1 2921 11 view .LVU92
 324 001e 1343     		orrs	r3, r3, r2
 325              	.LVL26:
2922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Load the selected MAC address low register */
2924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 326              		.loc 1 2924 3 is_stmt 1 view .LVU93
 327              		.loc 1 2924 23 is_stmt 0 view .LVU94
 328 0020 024A     		ldr	r2, .L20+4
 329              		.loc 1 2924 66 view .LVU95
 330 0022 8B50     		str	r3, [r1, r2]
2925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 331              		.loc 1 2925 1 view .LVU96
 332 0024 7047     		bx	lr
 333              	.L21:
 334 0026 00BF     		.align	2
 335              	.L20:
 336 0028 40800240 		.word	1073905728
 337 002c 44800240 		.word	1073905732
 338              		.cfi_endproc
 339              	.LFE183:
 341              		.section	.text.ETH_DMATxDescListInit,"ax",%progbits
 342              		.align	1
 343              		.syntax unified
 344              		.thumb
 345              		.thumb_func
 347              	ETH_DMATxDescListInit:
 348              	.LVL27:
 349              	.LFB184:
2926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the DMA Tx descriptors.
2929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         called by HAL_ETH_Init() API.
2930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
ARM GAS  /tmp/cc5eYngs.s 			page 75


2931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
2935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 350              		.loc 1 2935 1 is_stmt 1 view -0
 351              		.cfi_startproc
 352              		@ args = 0, pretend = 0, frame = 0
 353              		@ frame_needed = 0, uses_anonymous_args = 0
 354              		@ link register save eliminated.
 355              		.loc 1 2935 1 is_stmt 0 view .LVU98
 356 0000 30B4     		push	{r4, r5}
 357              	.LCFI3:
 358              		.cfi_def_cfa_offset 8
 359              		.cfi_offset 4, -8
 360              		.cfi_offset 5, -4
2936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 361              		.loc 1 2936 3 is_stmt 1 view .LVU99
2937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t i;
 362              		.loc 1 2937 3 view .LVU100
2938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Fill each DMATxDesc descriptor with the right values */
2940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 363              		.loc 1 2940 3 view .LVU101
 364              	.LVL28:
 365              		.loc 1 2940 10 is_stmt 0 view .LVU102
 366 0002 0022     		movs	r2, #0
 367              		.loc 1 2940 3 view .LVU103
 368 0004 08E0     		b	.L23
 369              	.LVL29:
 370              	.L24:
2941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmatxdesc = heth->Init.TxDesc + i;
2943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC0, 0x0);
2945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC1, 0x0);
2946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC2, 0x0);
2947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC3, 0x0);
2948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
2950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Second Address Chained bit */
2952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
2953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
2955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
2956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
2957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
2958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
2959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
2960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 371              		.loc 1 2960 7 is_stmt 1 view .LVU104
 372 0006 C468     		ldr	r4, [r0, #12]
 373 0008 DC60     		str	r4, [r3, #12]
 374              	.L25:
2961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
2962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 76


2963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the DMA Tx descriptors checksum insertion */
2964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 375              		.loc 1 2964 5 discriminator 2 view .LVU105
 376 000a 51F80C30 		ldr	r3, [r1, ip]
 377              	.LVL30:
 378              		.loc 1 2964 5 is_stmt 0 discriminator 2 view .LVU106
 379 000e 43F44003 		orr	r3, r3, #12582912
 380 0012 41F80C30 		str	r3, [r1, ip]
2940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 381              		.loc 1 2940 47 is_stmt 1 discriminator 2 view .LVU107
 382 0016 0132     		adds	r2, r2, #1
 383              	.LVL31:
 384              	.L23:
2940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 385              		.loc 1 2940 17 discriminator 1 view .LVU108
 386 0018 032A     		cmp	r2, #3
 387 001a 1FD8     		bhi	.L28
2942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 388              		.loc 1 2942 5 view .LVU109
2942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 389              		.loc 1 2942 27 is_stmt 0 view .LVU110
 390 001c C168     		ldr	r1, [r0, #12]
2942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 391              		.loc 1 2942 35 view .LVU111
 392 001e 02EB8203 		add	r3, r2, r2, lsl #2
 393 0022 4FEAC30C 		lsl	ip, r3, #3
2942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 394              		.loc 1 2942 15 view .LVU112
 395 0026 01EBC303 		add	r3, r1, r3, lsl #3
 396              	.LVL32:
2944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC1, 0x0);
 397              		.loc 1 2944 5 is_stmt 1 view .LVU113
 398 002a 0024     		movs	r4, #0
 399 002c 41F80C40 		str	r4, [r1, ip]
2945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC2, 0x0);
 400              		.loc 1 2945 5 view .LVU114
 401 0030 5C60     		str	r4, [r3, #4]
2946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC3, 0x0);
 402              		.loc 1 2946 5 view .LVU115
 403 0032 9C60     		str	r4, [r3, #8]
2947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 404              		.loc 1 2947 5 view .LVU116
 405 0034 DC60     		str	r4, [r3, #12]
2949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 406              		.loc 1 2949 5 view .LVU117
 407 0036 941D     		adds	r4, r2, #6
 408 0038 40F82430 		str	r3, [r0, r4, lsl #2]
2952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 409              		.loc 1 2952 5 view .LVU118
 410 003c 51F80C40 		ldr	r4, [r1, ip]
 411 0040 44F48014 		orr	r4, r4, #1048576
 412 0044 41F80C40 		str	r4, [r1, ip]
2954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 413              		.loc 1 2954 5 view .LVU119
2954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 414              		.loc 1 2954 8 is_stmt 0 view .LVU120
 415 0048 022A     		cmp	r2, #2
ARM GAS  /tmp/cc5eYngs.s 			page 77


 416 004a DCD8     		bhi	.L24
2956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 417              		.loc 1 2956 7 is_stmt 1 view .LVU121
 418 004c 541C     		adds	r4, r2, #1
 419 004e 04EB8404 		add	r4, r4, r4, lsl #2
 420 0052 C568     		ldr	r5, [r0, #12]
 421 0054 05EBC404 		add	r4, r5, r4, lsl #3
 422 0058 DC60     		str	r4, [r3, #12]
 423 005a D6E7     		b	.L25
 424              	.LVL33:
 425              	.L28:
2965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->TxDescList.CurTxDesc = 0;
 426              		.loc 1 2967 3 view .LVU122
 427              		.loc 1 2967 30 is_stmt 0 view .LVU123
 428 005c 0023     		movs	r3, #0
 429 005e 8362     		str	r3, [r0, #40]
2968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set Transmit Descriptor List Address */
2970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 430              		.loc 1 2970 3 is_stmt 1 view .LVU124
 431 0060 C268     		ldr	r2, [r0, #12]
 432              	.LVL34:
 433              		.loc 1 2970 3 is_stmt 0 view .LVU125
 434 0062 0368     		ldr	r3, [r0]
 435 0064 03F58053 		add	r3, r3, #4096
 436 0068 1A61     		str	r2, [r3, #16]
2971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 437              		.loc 1 2971 1 view .LVU126
 438 006a 30BC     		pop	{r4, r5}
 439              	.LCFI4:
 440              		.cfi_restore 5
 441              		.cfi_restore 4
 442              		.cfi_def_cfa_offset 0
 443 006c 7047     		bx	lr
 444              		.cfi_endproc
 445              	.LFE184:
 447              		.section	.text.ETH_DMARxDescListInit,"ax",%progbits
 448              		.align	1
 449              		.syntax unified
 450              		.thumb
 451              		.thumb_func
 453              	ETH_DMARxDescListInit:
 454              	.LVL35:
 455              	.LFB185:
2972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the DMA Rx descriptors in chain mode.
2975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         called by HAL_ETH_Init() API.
2976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
2981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 456              		.loc 1 2981 1 is_stmt 1 view -0
ARM GAS  /tmp/cc5eYngs.s 			page 78


 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 0
 459              		@ frame_needed = 0, uses_anonymous_args = 0
 460              		.loc 1 2981 1 is_stmt 0 view .LVU128
 461 0000 00B5     		push	{lr}
 462              	.LCFI5:
 463              		.cfi_def_cfa_offset 4
 464              		.cfi_offset 14, -4
2982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 465              		.loc 1 2982 3 is_stmt 1 view .LVU129
2983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t i;
 466              		.loc 1 2983 3 view .LVU130
2984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 467              		.loc 1 2985 3 view .LVU131
 468              	.LVL36:
 469              		.loc 1 2985 10 is_stmt 0 view .LVU132
 470 0002 4FF0000E 		mov	lr, #0
 471              		.loc 1 2985 3 view .LVU133
 472 0006 03E0     		b	.L30
 473              	.LVL37:
 474              	.L31:
2986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmarxdesc =  heth->Init.RxDesc + i;
2988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC0, 0x0);
2990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC1, 0x0);
2991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC2, 0x0);
2992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC3, 0x0);
2993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
2994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
2995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Own bit of the Rx descriptor Status */
2997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
2998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Buffer1 size and Second Address Chained bit */
3000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
3001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable Ethernet DMA Rx Descriptor interrupt */
3003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
3004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Rx descritors addresses */
3006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
3007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
3009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
3010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
3011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
3012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
3013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
3014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 475              		.loc 1 3014 7 is_stmt 1 view .LVU134
 476 0008 0269     		ldr	r2, [r0, #16]
 477 000a DA60     		str	r2, [r3, #12]
 478              	.L32:
2985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 479              		.loc 1 2985 47 discriminator 2 view .LVU135
ARM GAS  /tmp/cc5eYngs.s 			page 79


 480 000c 0EF1010E 		add	lr, lr, #1
 481              	.LVL38:
 482              	.L30:
2985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 483              		.loc 1 2985 17 discriminator 1 view .LVU136
 484 0010 BEF1030F 		cmp	lr, #3
 485 0014 29D8     		bhi	.L35
2987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 486              		.loc 1 2987 5 view .LVU137
2987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 487              		.loc 1 2987 28 is_stmt 0 view .LVU138
 488 0016 0169     		ldr	r1, [r0, #16]
2987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 489              		.loc 1 2987 36 view .LVU139
 490 0018 0EEB8E03 		add	r3, lr, lr, lsl #2
 491 001c 4FEAC30C 		lsl	ip, r3, #3
2987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 492              		.loc 1 2987 15 view .LVU140
 493 0020 01EBC303 		add	r3, r1, r3, lsl #3
 494              	.LVL39:
2989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC1, 0x0);
 495              		.loc 1 2989 5 is_stmt 1 view .LVU141
 496 0024 0022     		movs	r2, #0
 497 0026 41F80C20 		str	r2, [r1, ip]
2990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC2, 0x0);
 498              		.loc 1 2990 5 view .LVU142
 499 002a 5A60     		str	r2, [r3, #4]
2991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC3, 0x0);
 500              		.loc 1 2991 5 view .LVU143
 501 002c 9A60     		str	r2, [r3, #8]
2992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 502              		.loc 1 2992 5 view .LVU144
 503 002e DA60     		str	r2, [r3, #12]
2993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 504              		.loc 1 2993 5 view .LVU145
 505 0030 1A62     		str	r2, [r3, #32]
2994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 506              		.loc 1 2994 5 view .LVU146
 507 0032 5A62     		str	r2, [r3, #36]
2997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 508              		.loc 1 2997 5 view .LVU147
2997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 509              		.loc 1 2997 22 is_stmt 0 view .LVU148
 510 0034 4FF00042 		mov	r2, #-2147483648
 511 0038 41F80C20 		str	r2, [r1, ip]
3000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 512              		.loc 1 3000 5 is_stmt 1 view .LVU149
3000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 513              		.loc 1 3000 22 is_stmt 0 view .LVU150
 514 003c 44F2F852 		movw	r2, #17912
 515 0040 5A60     		str	r2, [r3, #4]
3003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 516              		.loc 1 3003 5 is_stmt 1 view .LVU151
3003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 517              		.loc 1 3003 14 is_stmt 0 view .LVU152
 518 0042 5A68     		ldr	r2, [r3, #4]
3003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 80


 519              		.loc 1 3003 22 view .LVU153
 520 0044 22F00042 		bic	r2, r2, #-2147483648
 521 0048 5A60     		str	r2, [r3, #4]
3006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 522              		.loc 1 3006 5 is_stmt 1 view .LVU154
 523 004a 0EF11202 		add	r2, lr, #18
 524 004e 40F82230 		str	r3, [r0, r2, lsl #2]
3008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 525              		.loc 1 3008 5 view .LVU155
3008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 526              		.loc 1 3008 8 is_stmt 0 view .LVU156
 527 0052 BEF1020F 		cmp	lr, #2
 528 0056 D7D8     		bhi	.L31
3010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 529              		.loc 1 3010 7 is_stmt 1 view .LVU157
 530 0058 0169     		ldr	r1, [r0, #16]
 531 005a 0EF10102 		add	r2, lr, #1
 532 005e 02EB8202 		add	r2, r2, r2, lsl #2
 533 0062 01EBC201 		add	r1, r1, r2, lsl #3
 534 0066 D960     		str	r1, [r3, #12]
 535 0068 D0E7     		b	.L32
 536              	.LVL40:
 537              	.L35:
3015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
3016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 538              		.loc 1 3018 3 view .LVU158
 539 006a 0023     		movs	r3, #0
 540 006c C365     		str	r3, [r0, #92]
3019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 541              		.loc 1 3019 3 view .LVU159
 542 006e 0366     		str	r3, [r0, #96]
3020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 543              		.loc 1 3020 3 view .LVU160
 544 0070 8366     		str	r3, [r0, #104]
3021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 545              		.loc 1 3021 3 view .LVU161
 546 0072 C366     		str	r3, [r0, #108]
3022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.ItMode, 0);
 547              		.loc 1 3022 3 view .LVU162
 548 0074 8365     		str	r3, [r0, #88]
3023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set Receive Descriptor List Address */
3025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 549              		.loc 1 3025 3 view .LVU163
 550 0076 0269     		ldr	r2, [r0, #16]
 551 0078 0368     		ldr	r3, [r0]
 552 007a 03F58053 		add	r3, r3, #4096
 553 007e DA60     		str	r2, [r3, #12]
3026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 554              		.loc 1 3026 1 is_stmt 0 view .LVU164
 555 0080 5DF804FB 		ldr	pc, [sp], #4
 556              		.cfi_endproc
 557              	.LFE185:
 559              		.section	.text.ETH_Prepare_Tx_Descriptors,"ax",%progbits
 560              		.align	1
ARM GAS  /tmp/cc5eYngs.s 			page 81


 561              		.syntax unified
 562              		.thumb
 563              		.thumb_func
 565              	ETH_Prepare_Tx_Descriptors:
 566              	.LVL41:
 567              	.LFB186:
3027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
3029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Prepare Tx DMA descriptor before transmission.
3030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         called by HAL_ETH_Transmit_IT and HAL_ETH_Transmit_IT() API.
3031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
3032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
3033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pTxConfig: Tx packet configuration
3034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  ItMode: Enable or disable Tx EOT interrept
3035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval Status
3036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
3037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, 
3038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 568              		.loc 1 3038 1 is_stmt 1 view -0
 569              		.cfi_startproc
 570              		@ args = 0, pretend = 0, frame = 0
 571              		@ frame_needed = 0, uses_anonymous_args = 0
 572              		.loc 1 3038 1 is_stmt 0 view .LVU166
 573 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 574              	.LCFI6:
 575              		.cfi_def_cfa_offset 20
 576              		.cfi_offset 4, -20
 577              		.cfi_offset 5, -16
 578              		.cfi_offset 6, -12
 579              		.cfi_offset 7, -8
 580              		.cfi_offset 14, -4
3039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 581              		.loc 1 3039 3 is_stmt 1 view .LVU167
 582              	.LVL42:
3040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx = dmatxdesclist->CurTxDesc;
 583              		.loc 1 3040 3 view .LVU168
 584              		.loc 1 3040 12 is_stmt 0 view .LVU169
 585 0002 856A     		ldr	r5, [r0, #40]
 586              	.LVL43:
3041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 587              		.loc 1 3041 3 is_stmt 1 view .LVU170
3042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t idx;
 588              		.loc 1 3042 3 view .LVU171
3043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descnbr = 0;
 589              		.loc 1 3043 3 view .LVU172
3044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 590              		.loc 1 3044 3 view .LVU173
 591              		.loc 1 3044 78 is_stmt 0 view .LVU174
 592 0004 00EB8503 		add	r3, r0, r5, lsl #2
 593 0008 9B69     		ldr	r3, [r3, #24]
 594              	.LVL44:
3045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 595              		.loc 1 3046 3 is_stmt 1 view .LVU175
 596              		.loc 1 3046 23 is_stmt 0 view .LVU176
 597 000a 8C68     		ldr	r4, [r1, #8]
 598              	.LVL45:
ARM GAS  /tmp/cc5eYngs.s 			page 82


3047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t           bd_count = 0;
 599              		.loc 1 3047 3 is_stmt 1 view .LVU177
3048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
3050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 600              		.loc 1 3050 3 view .LVU178
 601              		.loc 1 3050 8 is_stmt 0 view .LVU179
 602 000c 1E68     		ldr	r6, [r3]
 603              		.loc 1 3050 6 view .LVU180
 604 000e 002E     		cmp	r6, #0
 605 0010 C0F2AF80 		blt	.L53
3051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       || (dmatxdesclist->PacketAddress[descidx] != NULL))
 606              		.loc 1 3051 39 view .LVU181
 607 0014 2E1D     		adds	r6, r5, #4
 608 0016 00EB8606 		add	r6, r0, r6, lsl #2
 609 001a F669     		ldr	r6, [r6, #28]
 610              		.loc 1 3051 7 view .LVU182
 611 001c 002E     		cmp	r6, #0
 612 001e 40F0AA80 		bne	.L54
3052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
3053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ETH_ERROR_BUSY;
3054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   descnbr += 1U;
 613              		.loc 1 3057 3 is_stmt 1 view .LVU183
 614              	.LVL46:
3058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set header or buffer 1 address */
3060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 615              		.loc 1 3060 3 view .LVU184
 616 0022 2668     		ldr	r6, [r4]
 617 0024 9E60     		str	r6, [r3, #8]
3061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set header or buffer 1 Length */
3063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 618              		.loc 1 3063 3 view .LVU185
 619 0026 5E68     		ldr	r6, [r3, #4]
 620 0028 26F4FF56 		bic	r6, r6, #8160
 621 002c 26F01F06 		bic	r6, r6, #31
 622 0030 6768     		ldr	r7, [r4, #4]
 623 0032 3E43     		orrs	r6, r6, r7
 624 0034 5E60     		str	r6, [r3, #4]
3064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 625              		.loc 1 3065 3 view .LVU186
 626              		.loc 1 3065 7 is_stmt 0 view .LVU187
 627 0036 0E68     		ldr	r6, [r1]
 628              		.loc 1 3065 6 view .LVU188
 629 0038 16F0010F 		tst	r6, #1
 630 003c 05D0     		beq	.L38
3066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
3067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 631              		.loc 1 3067 5 is_stmt 1 view .LVU189
 632 003e 1E68     		ldr	r6, [r3]
 633 0040 26F44006 		bic	r6, r6, #12582912
 634 0044 4F69     		ldr	r7, [r1, #20]
ARM GAS  /tmp/cc5eYngs.s 			page 83


 635 0046 3E43     		orrs	r6, r6, r7
 636 0048 1E60     		str	r6, [r3]
 637              	.L38:
3068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 638              		.loc 1 3070 3 view .LVU190
 639              		.loc 1 3070 7 is_stmt 0 view .LVU191
 640 004a 0E68     		ldr	r6, [r1]
 641              		.loc 1 3070 6 view .LVU192
 642 004c 16F0200F 		tst	r6, #32
 643 0050 05D0     		beq	.L39
3071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
3072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 644              		.loc 1 3072 5 is_stmt 1 view .LVU193
 645 0052 1E68     		ldr	r6, [r3]
 646 0054 26F04066 		bic	r6, r6, #201326592
 647 0058 0F69     		ldr	r7, [r1, #16]
 648 005a 3E43     		orrs	r6, r6, r7
 649 005c 1E60     		str	r6, [r3]
 650              	.L39:
3073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 651              		.loc 1 3076 3 view .LVU194
 652              		.loc 1 3076 7 is_stmt 0 view .LVU195
 653 005e 0968     		ldr	r1, [r1]
 654              	.LVL47:
 655              		.loc 1 3076 6 view .LVU196
 656 0060 11F0040F 		tst	r1, #4
 657 0064 03D0     		beq	.L40
3077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
3078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Vlan Type */
3079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 658              		.loc 1 3079 5 is_stmt 1 view .LVU197
 659 0066 1968     		ldr	r1, [r3]
 660 0068 41F08001 		orr	r1, r1, #128
 661 006c 1960     		str	r1, [r3]
 662              	.L40:
3080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Mark it as First Descriptor */
3083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 663              		.loc 1 3083 3 view .LVU198
 664 006e 1968     		ldr	r1, [r3]
 665 0070 41F08051 		orr	r1, r1, #268435456
 666 0074 1960     		str	r1, [r3]
3084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Ensure rest of descriptor is written to RAM before the OWN bit */
3086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __DMB();
 667              		.loc 1 3086 3 view .LVU199
 668              	.LBB20:
 669              	.LBI20:
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 670              		.loc 2 888 27 view .LVU200
 671              	.LBB21:
ARM GAS  /tmp/cc5eYngs.s 			page 84


 672              		.loc 2 890 3 view .LVU201
 673              		.syntax unified
 674              	@ 890 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 675 0076 BFF35F8F 		dmb 0xF
 676              	@ 0 "" 2
 677              		.thumb
 678              		.syntax unified
 679              	.LBE21:
 680              	.LBE20:
3087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* set OWN bit of FIRST descriptor */
3088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 681              		.loc 1 3088 3 view .LVU202
 682 007a 1968     		ldr	r1, [r3]
 683 007c 41F00041 		orr	r1, r1, #-2147483648
 684 0080 1960     		str	r1, [r3]
3089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* only if the packet is split into more than one descriptors > 1 */
3091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while (txbuffer->next != NULL)
 685              		.loc 1 3091 3 view .LVU203
3040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 686              		.loc 1 3040 12 is_stmt 0 view .LVU204
 687 0082 2F46     		mov	r7, r5
3047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 688              		.loc 1 3047 22 view .LVU205
 689 0084 0026     		movs	r6, #0
3057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 690              		.loc 1 3057 11 view .LVU206
 691 0086 4FF0010E 		mov	lr, #1
 692              		.loc 1 3091 9 view .LVU207
 693 008a 29E0     		b	.L41
 694              	.LVL48:
 695              	.L42:
3092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
3093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear the LD bit of previous descriptor */
3094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
3095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (ItMode != ((uint32_t)RESET))
3096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
3097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Interrupt on completion bit */
3098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
3099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
3100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
3101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
3102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Clear Interrupt on completion bit */
3103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 696              		.loc 1 3103 7 is_stmt 1 view .LVU208
 697 008c 1968     		ldr	r1, [r3]
 698 008e 21F08041 		bic	r1, r1, #1073741824
 699 0092 1960     		str	r1, [r3]
 700 0094 30E0     		b	.L43
 701              	.LVL49:
 702              	.L44:
3104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
3105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Increment current tx descriptor index */
3106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     INCR_TX_DESC_INDEX(descidx, 1U);
 703              		.loc 1 3106 5 discriminator 3 view .LVU209
3107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
3108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
ARM GAS  /tmp/cc5eYngs.s 			page 85


 704              		.loc 1 3108 5 discriminator 3 view .LVU210
 705              		.loc 1 3108 60 is_stmt 0 discriminator 3 view .LVU211
 706 0096 00EB8C03 		add	r3, r0, ip, lsl #2
 707              	.LVL50:
 708              		.loc 1 3108 60 discriminator 3 view .LVU212
 709 009a 9B69     		ldr	r3, [r3, #24]
 710              	.LVL51:
3109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear the FD bit of new Descriptor */
3111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 711              		.loc 1 3111 5 is_stmt 1 discriminator 3 view .LVU213
 712 009c 1968     		ldr	r1, [r3]
 713 009e 21F08051 		bic	r1, r1, #268435456
 714 00a2 1960     		str	r1, [r3]
3112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
3114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 715              		.loc 1 3114 5 discriminator 3 view .LVU214
 716              		.loc 1 3114 10 is_stmt 0 discriminator 3 view .LVU215
 717 00a4 1968     		ldr	r1, [r3]
 718              		.loc 1 3114 8 discriminator 3 view .LVU216
 719 00a6 0029     		cmp	r1, #0
 720 00a8 2EDB     		blt	.L45
3115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         || (dmatxdesclist->PacketAddress[descidx] != NULL))
 721              		.loc 1 3115 41 view .LVU217
 722 00aa 0CF10401 		add	r1, ip, #4
 723 00ae 00EB8101 		add	r1, r0, r1, lsl #2
 724 00b2 C969     		ldr	r1, [r1, #28]
 725              		.loc 1 3115 9 view .LVU218
 726 00b4 41BB     		cbnz	r1, .L45
3116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
3117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       descidx = firstdescidx;
3118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
3119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* clear previous desc own bit */
3121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       for (idx = 0; idx < descnbr; idx ++)
3122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
3123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Ensure rest of descriptor is written to RAM before the OWN bit */
3124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         __DMB();
3125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
3127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Increment current tx descriptor index */
3129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         INCR_TX_DESC_INDEX(descidx, 1U);
3130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
3131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
3132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
3133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ETH_ERROR_BUSY;
3135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
3136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     descnbr += 1U;
 727              		.loc 1 3137 5 is_stmt 1 view .LVU219
 728              		.loc 1 3137 13 is_stmt 0 view .LVU220
 729 00b6 0EF1010E 		add	lr, lr, #1
 730              	.LVL52:
3138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 86


3139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get the next Tx buffer in the list */
3140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     txbuffer = txbuffer->next;
 731              		.loc 1 3140 5 is_stmt 1 view .LVU221
 732              		.loc 1 3140 14 is_stmt 0 view .LVU222
 733 00ba A468     		ldr	r4, [r4, #8]
 734              	.LVL53:
3141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set header or buffer 1 address */
3143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 735              		.loc 1 3143 5 is_stmt 1 view .LVU223
 736 00bc 2168     		ldr	r1, [r4]
 737 00be 9960     		str	r1, [r3, #8]
3144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set header or buffer 1 Length */
3146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 738              		.loc 1 3146 5 view .LVU224
 739 00c0 5968     		ldr	r1, [r3, #4]
 740 00c2 21F4FF51 		bic	r1, r1, #8160
 741 00c6 21F01F01 		bic	r1, r1, #31
 742 00ca 6768     		ldr	r7, [r4, #4]
 743 00cc 3943     		orrs	r1, r1, r7
 744 00ce 5960     		str	r1, [r3, #4]
3147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     bd_count += 1U;
 745              		.loc 1 3148 5 view .LVU225
 746              		.loc 1 3148 14 is_stmt 0 view .LVU226
 747 00d0 0136     		adds	r6, r6, #1
 748              	.LVL54:
3149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Ensure rest of descriptor is written to RAM before the OWN bit */
3151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __DMB();
 749              		.loc 1 3151 5 is_stmt 1 view .LVU227
 750              	.LBB22:
 751              	.LBI22:
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 752              		.loc 2 888 27 view .LVU228
 753              	.LBB23:
 754              		.loc 2 890 3 view .LVU229
 755              		.syntax unified
 756              	@ 890 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 757 00d2 BFF35F8F 		dmb 0xF
 758              	@ 0 "" 2
 759              		.thumb
 760              		.syntax unified
 761              	.LBE23:
 762              	.LBE22:
3152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Own bit */
3153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 763              		.loc 1 3153 5 view .LVU230
 764 00d6 1968     		ldr	r1, [r3]
 765 00d8 41F00041 		orr	r1, r1, #-2147483648
 766 00dc 1960     		str	r1, [r3]
 767 00de 6746     		mov	r7, ip
 768              	.LVL55:
 769              	.L41:
3091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 770              		.loc 1 3091 25 view .LVU231
ARM GAS  /tmp/cc5eYngs.s 			page 87


3091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 771              		.loc 1 3091 18 is_stmt 0 view .LVU232
 772 00e0 A168     		ldr	r1, [r4, #8]
3091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 773              		.loc 1 3091 25 view .LVU233
 774 00e2 51B3     		cbz	r1, .L56
3094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (ItMode != ((uint32_t)RESET))
 775              		.loc 1 3094 5 is_stmt 1 view .LVU234
 776 00e4 1968     		ldr	r1, [r3]
 777 00e6 21F00051 		bic	r1, r1, #536870912
 778 00ea 1960     		str	r1, [r3]
3095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 779              		.loc 1 3095 5 view .LVU235
3095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 780              		.loc 1 3095 8 is_stmt 0 view .LVU236
 781 00ec 002A     		cmp	r2, #0
 782 00ee CDD0     		beq	.L42
3098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 783              		.loc 1 3098 7 is_stmt 1 view .LVU237
 784 00f0 1968     		ldr	r1, [r3]
 785 00f2 41F08041 		orr	r1, r1, #1073741824
 786 00f6 1960     		str	r1, [r3]
 787              	.L43:
3106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 788              		.loc 1 3106 5 view .LVU238
3106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 789              		.loc 1 3106 5 view .LVU239
 790 00f8 07F1010C 		add	ip, r7, #1
 791              	.LVL56:
3106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 792              		.loc 1 3106 5 view .LVU240
 793 00fc BCF1030F 		cmp	ip, #3
 794 0100 C9D9     		bls	.L44
3106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 795              		.loc 1 3106 5 discriminator 1 view .LVU241
 796 0102 A7F1030C 		sub	ip, r7, #3
 797              	.LVL57:
3106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 798              		.loc 1 3106 5 is_stmt 0 discriminator 1 view .LVU242
 799 0106 C6E7     		b	.L44
 800              	.L45:
3117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 801              		.loc 1 3117 7 is_stmt 1 view .LVU243
 802              	.LVL58:
3118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 803              		.loc 1 3118 7 view .LVU244
3118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 804              		.loc 1 3118 62 is_stmt 0 view .LVU245
 805 0108 00EB8503 		add	r3, r0, r5, lsl #2
 806              	.LVL59:
3118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 807              		.loc 1 3118 62 view .LVU246
 808 010c 9969     		ldr	r1, [r3, #24]
 809              	.LVL60:
3121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 810              		.loc 1 3121 7 is_stmt 1 view .LVU247
3121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
ARM GAS  /tmp/cc5eYngs.s 			page 88


 811              		.loc 1 3121 16 is_stmt 0 view .LVU248
 812 010e 0022     		movs	r2, #0
 813              	.LVL61:
3121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 814              		.loc 1 3121 7 view .LVU249
 815 0110 04E0     		b	.L47
 816              	.LVL62:
 817              	.L48:
3129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 818              		.loc 1 3129 9 is_stmt 1 discriminator 3 view .LVU250
3131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 819              		.loc 1 3131 9 discriminator 3 view .LVU251
3131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 820              		.loc 1 3131 64 is_stmt 0 discriminator 3 view .LVU252
 821 0112 00EB8301 		add	r1, r0, r3, lsl #2
 822              	.LVL63:
3131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 823              		.loc 1 3131 64 discriminator 3 view .LVU253
 824 0116 8969     		ldr	r1, [r1, #24]
 825              	.LVL64:
3121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 826              		.loc 1 3121 40 is_stmt 1 discriminator 3 view .LVU254
 827 0118 0132     		adds	r2, r2, #1
 828              	.LVL65:
3121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 829              		.loc 1 3121 40 is_stmt 0 discriminator 3 view .LVU255
 830 011a 1D46     		mov	r5, r3
 831              	.LVL66:
 832              	.L47:
3121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 833              		.loc 1 3121 25 is_stmt 1 discriminator 2 view .LVU256
 834 011c 7245     		cmp	r2, lr
 835 011e 0AD2     		bcs	.L57
3124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 836              		.loc 1 3124 9 view .LVU257
 837              	.LBB24:
 838              	.LBI24:
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 839              		.loc 2 888 27 view .LVU258
 840              	.LBB25:
 841              		.loc 2 890 3 view .LVU259
 842              		.syntax unified
 843              	@ 890 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 844 0120 BFF35F8F 		dmb 0xF
 845              	@ 0 "" 2
 846              		.thumb
 847              		.syntax unified
 848              	.LBE25:
 849              	.LBE24:
3126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 850              		.loc 1 3126 9 view .LVU260
 851 0124 0B68     		ldr	r3, [r1]
 852 0126 23F00043 		bic	r3, r3, #-2147483648
 853 012a 0B60     		str	r3, [r1]
3129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 854              		.loc 1 3129 9 view .LVU261
3129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
ARM GAS  /tmp/cc5eYngs.s 			page 89


 855              		.loc 1 3129 9 view .LVU262
 856 012c 6B1C     		adds	r3, r5, #1
 857              	.LVL67:
3129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 858              		.loc 1 3129 9 view .LVU263
 859 012e 032B     		cmp	r3, #3
 860 0130 EFD9     		bls	.L48
3129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 861              		.loc 1 3129 9 discriminator 1 view .LVU264
 862 0132 EB1E     		subs	r3, r5, #3
 863              	.LVL68:
3129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 864              		.loc 1 3129 9 is_stmt 0 discriminator 1 view .LVU265
 865 0134 EDE7     		b	.L48
 866              	.LVL69:
 867              	.L57:
3134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 868              		.loc 1 3134 14 view .LVU266
 869 0136 0220     		movs	r0, #2
 870              	.LVL70:
 871              	.L36:
3154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ItMode != ((uint32_t)RESET))
3157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
3158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Interrupt on completion bit */
3159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
3160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
3162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
3163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear Interrupt on completion bit */
3164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
3165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Mark it as LAST descriptor */
3168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
3169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Save the current packet address to expose it to the application */
3170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
3171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmatxdesclist->CurTxDesc = descidx;
3173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* disable the interrupt */
3175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __disable_irq();
3176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmatxdesclist->BuffersInUse += bd_count + 1U;
3178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable interrupts back */
3180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __enable_irq();
3181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
3184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_ETH_ERROR_NONE;
3185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 872              		.loc 1 3185 1 view .LVU267
 873 0138 F0BD     		pop	{r4, r5, r6, r7, pc}
 874              	.LVL71:
 875              	.L56:
ARM GAS  /tmp/cc5eYngs.s 			page 90


3156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 876              		.loc 1 3156 3 is_stmt 1 view .LVU268
3156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 877              		.loc 1 3156 6 is_stmt 0 view .LVU269
 878 013a AAB1     		cbz	r2, .L51
3159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 879              		.loc 1 3159 5 is_stmt 1 view .LVU270
 880 013c 1A68     		ldr	r2, [r3]
 881              	.LVL72:
3159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 882              		.loc 1 3159 5 is_stmt 0 view .LVU271
 883 013e 42F08042 		orr	r2, r2, #1073741824
 884 0142 1A60     		str	r2, [r3]
 885              	.L52:
3168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Save the current packet address to expose it to the application */
 886              		.loc 1 3168 3 is_stmt 1 view .LVU272
 887 0144 1A68     		ldr	r2, [r3]
 888 0146 42F00052 		orr	r2, r2, #536870912
 889 014a 1A60     		str	r2, [r3]
3170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 890              		.loc 1 3170 3 view .LVU273
3170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 891              		.loc 1 3170 56 is_stmt 0 view .LVU274
 892 014c C26B     		ldr	r2, [r0, #60]
3170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 893              		.loc 1 3170 41 view .LVU275
 894 014e 3B1D     		adds	r3, r7, #4
 895              	.LVL73:
3170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 896              		.loc 1 3170 41 view .LVU276
 897 0150 00EB8303 		add	r3, r0, r3, lsl #2
 898 0154 DA61     		str	r2, [r3, #28]
3172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 899              		.loc 1 3172 3 is_stmt 1 view .LVU277
3172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 900              		.loc 1 3172 28 is_stmt 0 view .LVU278
 901 0156 8762     		str	r7, [r0, #40]
3175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 902              		.loc 1 3175 3 is_stmt 1 view .LVU279
 903              	.LBB26:
 904              	.LBI26:
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 905              		.loc 2 140 27 view .LVU280
 906              	.LBB27:
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 907              		.loc 2 142 3 view .LVU281
 908              		.syntax unified
 909              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 910 0158 72B6     		cpsid i
 911              	@ 0 "" 2
 912              		.thumb
 913              		.syntax unified
 914              	.LBE27:
 915              	.LBE26:
3177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 916              		.loc 1 3177 3 view .LVU282
3177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 91


 917              		.loc 1 3177 16 is_stmt 0 view .LVU283
 918 015a 036C     		ldr	r3, [r0, #64]
3177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 919              		.loc 1 3177 31 view .LVU284
 920 015c 3344     		add	r3, r3, r6
 921 015e 0133     		adds	r3, r3, #1
 922 0160 0364     		str	r3, [r0, #64]
3180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 923              		.loc 1 3180 3 is_stmt 1 view .LVU285
 924              	.LBB28:
 925              	.LBI28:
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926              		.loc 2 129 27 view .LVU286
 927              	.LBB29:
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 928              		.loc 2 131 3 view .LVU287
 929              		.syntax unified
 930              	@ 131 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 931 0162 62B6     		cpsie i
 932              	@ 0 "" 2
 933              		.thumb
 934              		.syntax unified
 935              	.LBE29:
 936              	.LBE28:
3184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 937              		.loc 1 3184 3 view .LVU288
3184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 938              		.loc 1 3184 10 is_stmt 0 view .LVU289
 939 0164 0020     		movs	r0, #0
 940              	.LVL74:
3184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 941              		.loc 1 3184 10 view .LVU290
 942 0166 E7E7     		b	.L36
 943              	.LVL75:
 944              	.L51:
3164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 945              		.loc 1 3164 5 is_stmt 1 view .LVU291
 946 0168 1A68     		ldr	r2, [r3]
 947              	.LVL76:
3164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 948              		.loc 1 3164 5 is_stmt 0 view .LVU292
 949 016a 22F08042 		bic	r2, r2, #1073741824
 950 016e 1A60     		str	r2, [r3]
 951 0170 E8E7     		b	.L52
 952              	.LVL77:
 953              	.L53:
3053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 954              		.loc 1 3053 12 view .LVU293
 955 0172 0220     		movs	r0, #2
 956              	.LVL78:
3053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 957              		.loc 1 3053 12 view .LVU294
 958 0174 E0E7     		b	.L36
 959              	.LVL79:
 960              	.L54:
3053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 961              		.loc 1 3053 12 view .LVU295
ARM GAS  /tmp/cc5eYngs.s 			page 92


 962 0176 0220     		movs	r0, #2
 963              	.LVL80:
3053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 964              		.loc 1 3053 12 view .LVU296
 965 0178 DEE7     		b	.L36
 966              		.cfi_endproc
 967              	.LFE186:
 969              		.section	.text.ETH_SetMACConfig,"ax",%progbits
 970              		.align	1
 971              		.syntax unified
 972              		.thumb
 973              		.thumb_func
 975              	ETH_SetMACConfig:
 976              	.LVL81:
 977              	.LFB180:
2735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 978              		.loc 1 2735 1 is_stmt 1 view -0
 979              		.cfi_startproc
 980              		@ args = 0, pretend = 0, frame = 0
 981              		@ frame_needed = 0, uses_anonymous_args = 0
2735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 982              		.loc 1 2735 1 is_stmt 0 view .LVU298
 983 0000 70B5     		push	{r4, r5, r6, lr}
 984              	.LCFI7:
 985              		.cfi_def_cfa_offset 16
 986              		.cfi_offset 4, -16
 987              		.cfi_offset 5, -12
 988              		.cfi_offset 6, -8
 989              		.cfi_offset 14, -4
 990 0002 0546     		mov	r5, r0
 991 0004 0C46     		mov	r4, r1
2736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 992              		.loc 1 2736 3 is_stmt 1 view .LVU299
2740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
 993              		.loc 1 2740 3 view .LVU300
2740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
 994              		.loc 1 2740 18 is_stmt 0 view .LVU301
 995 0006 0268     		ldr	r2, [r0]
2740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
 996              		.loc 1 2740 11 view .LVU302
 997 0008 1368     		ldr	r3, [r2]
 998              	.LVL82:
2742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 999              		.loc 1 2742 3 is_stmt 1 view .LVU303
2742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1000              		.loc 1 2742 11 is_stmt 0 view .LVU304
 1001 000a 3B49     		ldr	r1, .L79
 1002              	.LVL83:
2742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1003              		.loc 1 2742 11 view .LVU305
 1004 000c 1940     		ands	r1, r1, r3
 1005              	.LVL84:
2744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1006              		.loc 1 2744 3 is_stmt 1 view .LVU306
2744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1007              		.loc 1 2744 45 is_stmt 0 view .LVU307
 1008 000e 237C     		ldrb	r3, [r4, #16]	@ zero_extendqisi2
ARM GAS  /tmp/cc5eYngs.s 			page 93


2744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1009              		.loc 1 2744 79 view .LVU308
 1010 0010 002B     		cmp	r3, #0
 1011 0012 60D1     		bne	.L67
 1012 0014 4FF40003 		mov	r3, #8388608
 1013              	.L59:
2745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1014              		.loc 1 2745 45 view .LVU309
 1015 0018 607C     		ldrb	r0, [r4, #17]	@ zero_extendqisi2
 1016              	.LVL85:
2745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1017              		.loc 1 2745 77 view .LVU310
 1018 001a 0028     		cmp	r0, #0
 1019 001c 5DD1     		bne	.L68
 1020 001e 4FF48000 		mov	r0, #4194304
 1021              	.L60:
2744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1022              		.loc 1 2744 87 view .LVU311
 1023 0022 0343     		orrs	r3, r3, r0
2746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 1024              		.loc 1 2746 42 view .LVU312
 1025 0024 A068     		ldr	r0, [r4, #8]
2745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1026              		.loc 1 2745 85 view .LVU313
 1027 0026 0343     		orrs	r3, r3, r0
2747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->Speed |
 1028              		.loc 1 2747 43 view .LVU314
 1029 0028 E07F     		ldrb	r0, [r4, #31]	@ zero_extendqisi2
2746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 1030              		.loc 1 2746 62 view .LVU315
 1031 002a 43EA0043 		orr	r3, r3, r0, lsl #16
2748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 1032              		.loc 1 2748 32 view .LVU316
 1033 002e 6069     		ldr	r0, [r4, #20]
2747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->Speed |
 1034              		.loc 1 2747 80 view .LVU317
 1035 0030 0343     		orrs	r3, r3, r0
2749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1036              		.loc 1 2749 45 view .LVU318
 1037 0032 A07F     		ldrb	r0, [r4, #30]	@ zero_extendqisi2
2749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1038              		.loc 1 2749 81 view .LVU319
 1039 0034 0028     		cmp	r0, #0
 1040 0036 52D1     		bne	.L69
 1041 0038 4FF40050 		mov	r0, #8192
 1042              	.L61:
2748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 1043              		.loc 1 2748 40 view .LVU320
 1044 003c 0343     		orrs	r3, r3, r0
2750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->DuplexMode |
 1045              		.loc 1 2750 43 view .LVU321
 1046 003e 207F     		ldrb	r0, [r4, #28]	@ zero_extendqisi2
2749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1047              		.loc 1 2749 89 view .LVU322
 1048 0040 43EA0033 		orr	r3, r3, r0, lsl #12
2751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->ChecksumOffload << 10U) |
 1049              		.loc 1 2751 32 view .LVU323
ARM GAS  /tmp/cc5eYngs.s 			page 94


 1050 0044 A069     		ldr	r0, [r4, #24]
2750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->DuplexMode |
 1051              		.loc 1 2750 66 view .LVU324
 1052 0046 0343     		orrs	r3, r3, r0
2752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 1053              		.loc 1 2752 43 view .LVU325
 1054 0048 2079     		ldrb	r0, [r4, #4]	@ zero_extendqisi2
2751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->ChecksumOffload << 10U) |
 1055              		.loc 1 2751 45 view .LVU326
 1056 004a 43EA8023 		orr	r3, r3, r0, lsl #10
2753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1057              		.loc 1 2753 45 view .LVU327
 1058 004e 94F82000 		ldrb	r0, [r4, #32]	@ zero_extendqisi2
2753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1059              		.loc 1 2753 88 view .LVU328
 1060 0052 0028     		cmp	r0, #0
 1061 0054 45D1     		bne	.L70
 1062 0056 4FF40070 		mov	r0, #512
 1063              	.L62:
2752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 1064              		.loc 1 2752 69 view .LVU329
 1065 005a 0343     		orrs	r3, r3, r0
2754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->BackOffLimit |
 1066              		.loc 1 2754 43 view .LVU330
 1067 005c E07B     		ldrb	r0, [r4, #15]	@ zero_extendqisi2
2753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1068              		.loc 1 2753 95 view .LVU331
 1069 005e 43EAC013 		orr	r3, r3, r0, lsl #7
2755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->DeferralCheck << 4U));
 1070              		.loc 1 2755 32 view .LVU332
 1071 0062 606A     		ldr	r0, [r4, #36]
2754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->BackOffLimit |
 1072              		.loc 1 2754 73 view .LVU333
 1073 0064 0343     		orrs	r3, r3, r0
2756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1074              		.loc 1 2756 43 view .LVU334
 1075 0066 94F82800 		ldrb	r0, [r4, #40]	@ zero_extendqisi2
2744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1076              		.loc 1 2744 14 view .LVU335
 1077 006a 43EA0013 		orr	r3, r3, r0, lsl #4
2744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1078              		.loc 1 2744 11 view .LVU336
 1079 006e 0B43     		orrs	r3, r3, r1
 1080              	.LVL86:
2759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1081              		.loc 1 2759 3 is_stmt 1 view .LVU337
2759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1082              		.loc 1 2759 27 is_stmt 0 view .LVU338
 1083 0070 1360     		str	r3, [r2]
2763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1084              		.loc 1 2763 3 is_stmt 1 view .LVU339
2763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1085              		.loc 1 2763 18 is_stmt 0 view .LVU340
 1086 0072 2B68     		ldr	r3, [r5]
 1087              	.LVL87:
2763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1088              		.loc 1 2763 11 view .LVU341
ARM GAS  /tmp/cc5eYngs.s 			page 95


 1089 0074 1E68     		ldr	r6, [r3]
 1090              	.LVL88:
2764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 1091              		.loc 1 2764 3 is_stmt 1 view .LVU342
 1092 0076 0120     		movs	r0, #1
 1093 0078 FFF7FEFF 		bl	HAL_Delay
 1094              	.LVL89:
2765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1095              		.loc 1 2765 3 view .LVU343
2765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1096              		.loc 1 2765 8 is_stmt 0 view .LVU344
 1097 007c 2B68     		ldr	r3, [r5]
2765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1098              		.loc 1 2765 27 view .LVU345
 1099 007e 1E60     		str	r6, [r3]
2770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1100              		.loc 1 2770 3 is_stmt 1 view .LVU346
2770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1101              		.loc 1 2770 18 is_stmt 0 view .LVU347
 1102 0080 2968     		ldr	r1, [r5]
2770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1103              		.loc 1 2770 11 view .LVU348
 1104 0082 8A69     		ldr	r2, [r1, #24]
 1105              	.LVL90:
2772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1106              		.loc 1 2772 3 is_stmt 1 view .LVU349
2772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1107              		.loc 1 2772 11 is_stmt 0 view .LVU350
 1108 0084 22F0BE02 		bic	r2, r2, #190
 1109              	.LVL91:
2772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1110              		.loc 1 2772 11 view .LVU351
 1111 0088 1204     		lsls	r2, r2, #16
 1112 008a 120C     		lsrs	r2, r2, #16
 1113              	.LVL92:
2774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1114              		.loc 1 2774 3 is_stmt 1 view .LVU352
2774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1115              		.loc 1 2774 33 is_stmt 0 view .LVU353
 1116 008c A36C     		ldr	r3, [r4, #72]
2774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1117              		.loc 1 2774 45 view .LVU354
 1118 008e 1B04     		lsls	r3, r3, #16
2775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1119              		.loc 1 2775 45 view .LVU355
 1120 0090 94F84C00 		ldrb	r0, [r4, #76]	@ zero_extendqisi2
2775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1121              		.loc 1 2775 86 view .LVU356
 1122 0094 38BB     		cbnz	r0, .L71
 1123 0096 8020     		movs	r0, #128
 1124              	.L63:
2774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1125              		.loc 1 2774 53 view .LVU357
 1126 0098 0343     		orrs	r3, r3, r0
2776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U)
 1127              		.loc 1 2776 32 view .LVU358
 1128 009a 206D     		ldr	r0, [r4, #80]
ARM GAS  /tmp/cc5eYngs.s 			page 96


2775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1129              		.loc 1 2775 93 view .LVU359
 1130 009c 0343     		orrs	r3, r3, r0
2777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1131              		.loc 1 2777 45 view .LVU360
 1132 009e 94F85500 		ldrb	r0, [r4, #85]	@ zero_extendqisi2
2777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1133              		.loc 1 2777 94 view .LVU361
 1134 00a2 0128     		cmp	r0, #1
 1135 00a4 21D0     		beq	.L76
 1136 00a6 0020     		movs	r0, #0
 1137              	.L64:
2776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U)
 1138              		.loc 1 2776 52 view .LVU362
 1139 00a8 0343     		orrs	r3, r3, r0
2778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 1140              		.loc 1 2778 45 view .LVU363
 1141 00aa 94F85600 		ldrb	r0, [r4, #86]	@ zero_extendqisi2
2778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 1142              		.loc 1 2778 88 view .LVU364
 1143 00ae 0128     		cmp	r0, #1
 1144 00b0 1DD0     		beq	.L77
 1145 00b2 0020     		movs	r0, #0
 1146              	.L65:
2777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1147              		.loc 1 2777 101 view .LVU365
 1148 00b4 0343     		orrs	r3, r3, r0
2779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1149              		.loc 1 2779 45 view .LVU366
 1150 00b6 94F85400 		ldrb	r0, [r4, #84]	@ zero_extendqisi2
2779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1151              		.loc 1 2779 89 view .LVU367
 1152 00ba 0128     		cmp	r0, #1
 1153 00bc 19D0     		beq	.L78
 1154 00be 0020     		movs	r0, #0
 1155              	.L66:
2774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1156              		.loc 1 2774 14 view .LVU368
 1157 00c0 0343     		orrs	r3, r3, r0
2774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1158              		.loc 1 2774 11 view .LVU369
 1159 00c2 1343     		orrs	r3, r3, r2
 1160              	.LVL93:
2782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1161              		.loc 1 2782 3 is_stmt 1 view .LVU370
2782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1162              		.loc 1 2782 28 is_stmt 0 view .LVU371
 1163 00c4 8B61     		str	r3, [r1, #24]
2786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1164              		.loc 1 2786 3 is_stmt 1 view .LVU372
2786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1165              		.loc 1 2786 18 is_stmt 0 view .LVU373
 1166 00c6 2B68     		ldr	r3, [r5]
 1167              	.LVL94:
2786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1168              		.loc 1 2786 11 view .LVU374
 1169 00c8 9C69     		ldr	r4, [r3, #24]
ARM GAS  /tmp/cc5eYngs.s 			page 97


 1170              	.LVL95:
2787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFCR = tmpreg1;
 1171              		.loc 1 2787 3 is_stmt 1 view .LVU375
 1172 00ca 0120     		movs	r0, #1
 1173 00cc FFF7FEFF 		bl	HAL_Delay
 1174              	.LVL96:
2788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1175              		.loc 1 2788 3 view .LVU376
2788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1176              		.loc 1 2788 8 is_stmt 0 view .LVU377
 1177 00d0 2B68     		ldr	r3, [r5]
2788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1178              		.loc 1 2788 28 view .LVU378
 1179 00d2 9C61     		str	r4, [r3, #24]
2789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1180              		.loc 1 2789 1 view .LVU379
 1181 00d4 70BD     		pop	{r4, r5, r6, pc}
 1182              	.LVL97:
 1183              	.L67:
2744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1184              		.loc 1 2744 79 view .LVU380
 1185 00d6 0023     		movs	r3, #0
 1186 00d8 9EE7     		b	.L59
 1187              	.LVL98:
 1188              	.L68:
2745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1189              		.loc 1 2745 77 view .LVU381
 1190 00da 0020     		movs	r0, #0
 1191 00dc A1E7     		b	.L60
 1192              	.L69:
2749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1193              		.loc 1 2749 81 view .LVU382
 1194 00de 0020     		movs	r0, #0
 1195 00e0 ACE7     		b	.L61
 1196              	.L70:
2753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1197              		.loc 1 2753 88 view .LVU383
 1198 00e2 0020     		movs	r0, #0
 1199 00e4 B9E7     		b	.L62
 1200              	.LVL99:
 1201              	.L71:
2775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1202              		.loc 1 2775 86 view .LVU384
 1203 00e6 0020     		movs	r0, #0
 1204 00e8 D6E7     		b	.L63
 1205              	.L76:
2777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1206              		.loc 1 2777 94 view .LVU385
 1207 00ea 0820     		movs	r0, #8
 1208 00ec DCE7     		b	.L64
 1209              	.L77:
2778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 1210              		.loc 1 2778 88 view .LVU386
 1211 00ee 0420     		movs	r0, #4
 1212 00f0 E0E7     		b	.L65
 1213              	.L78:
2779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 98


 1214              		.loc 1 2779 89 view .LVU387
 1215 00f2 0220     		movs	r0, #2
 1216 00f4 E4E7     		b	.L66
 1217              	.L80:
 1218 00f6 00BF     		.align	2
 1219              	.L79:
 1220 00f8 0F8120FF 		.word	-14647025
 1221              		.cfi_endproc
 1222              	.LFE180:
 1224              		.section	.text.ETH_SetDMAConfig,"ax",%progbits
 1225              		.align	1
 1226              		.syntax unified
 1227              		.thumb
 1228              		.thumb_func
 1230              	ETH_SetDMAConfig:
 1231              	.LVL100:
 1232              	.LFB181:
2792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 1233              		.loc 1 2792 1 is_stmt 1 view -0
 1234              		.cfi_startproc
 1235              		@ args = 0, pretend = 0, frame = 0
 1236              		@ frame_needed = 0, uses_anonymous_args = 0
2792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 1237              		.loc 1 2792 1 is_stmt 0 view .LVU389
 1238 0000 70B5     		push	{r4, r5, r6, lr}
 1239              	.LCFI8:
 1240              		.cfi_def_cfa_offset 16
 1241              		.cfi_offset 4, -16
 1242              		.cfi_offset 5, -12
 1243              		.cfi_offset 6, -8
 1244              		.cfi_offset 14, -4
 1245 0002 0546     		mov	r5, r0
 1246 0004 0C46     		mov	r4, r1
2793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1247              		.loc 1 2793 3 is_stmt 1 view .LVU390
2797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1248              		.loc 1 2797 3 view .LVU391
2797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1249              		.loc 1 2797 18 is_stmt 0 view .LVU392
 1250 0006 0268     		ldr	r2, [r0]
2797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1251              		.loc 1 2797 11 view .LVU393
 1252 0008 02F58053 		add	r3, r2, #4096
 1253 000c 9B69     		ldr	r3, [r3, #24]
 1254              	.LVL101:
2799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1255              		.loc 1 2799 3 is_stmt 1 view .LVU394
2799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1256              		.loc 1 2799 11 is_stmt 0 view .LVU395
 1257 000e 2B49     		ldr	r1, .L87
 1258              	.LVL102:
2799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1259              		.loc 1 2799 11 view .LVU396
 1260 0010 1940     		ands	r1, r1, r3
 1261              	.LVL103:
2801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1262              		.loc 1 2801 3 is_stmt 1 view .LVU397
ARM GAS  /tmp/cc5eYngs.s 			page 99


2801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1263              		.loc 1 2801 45 is_stmt 0 view .LVU398
 1264 0012 237B     		ldrb	r3, [r4, #12]	@ zero_extendqisi2
2801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1265              		.loc 1 2801 98 view .LVU399
 1266 0014 002B     		cmp	r3, #0
 1267 0016 4DD1     		bne	.L84
 1268 0018 4FF08063 		mov	r3, #67108864
 1269              	.L82:
2802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 1270              		.loc 1 2802 43 view .LVU400
 1271 001c 607B     		ldrb	r0, [r4, #13]	@ zero_extendqisi2
 1272              	.LVL104:
2801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1273              		.loc 1 2801 106 view .LVU401
 1274 001e 43EA4063 		orr	r3, r3, r0, lsl #25
2803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1275              		.loc 1 2803 45 view .LVU402
 1276 0022 607F     		ldrb	r0, [r4, #29]	@ zero_extendqisi2
2803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1277              		.loc 1 2803 84 view .LVU403
 1278 0024 0028     		cmp	r0, #0
 1279 0026 47D1     		bne	.L85
 1280 0028 4FF48010 		mov	r0, #1048576
 1281              	.L83:
2802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 1282              		.loc 1 2802 73 view .LVU404
 1283 002c 0343     		orrs	r3, r3, r0
2804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->TransmitThresholdControl |
 1284              		.loc 1 2804 43 view .LVU405
 1285 002e A07B     		ldrb	r0, [r4, #14]	@ zero_extendqisi2
2803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1286              		.loc 1 2803 92 view .LVU406
 1287 0030 43EA4053 		orr	r3, r3, r0, lsl #21
2805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 1288              		.loc 1 2805 32 view .LVU407
 1289 0034 6069     		ldr	r0, [r4, #20]
2804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->TransmitThresholdControl |
 1290              		.loc 1 2804 74 view .LVU408
 1291 0036 0343     		orrs	r3, r3, r0
2806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 1292              		.loc 1 2806 43 view .LVU409
 1293 0038 207F     		ldrb	r0, [r4, #28]	@ zero_extendqisi2
2805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 1294              		.loc 1 2805 59 view .LVU410
 1295 003a 43EAC013 		orr	r3, r3, r0, lsl #7
2807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->ReceiveThresholdControl |
 1296              		.loc 1 2807 43 view .LVU411
 1297 003e A07F     		ldrb	r0, [r4, #30]	@ zero_extendqisi2
2806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 1298              		.loc 1 2806 71 view .LVU412
 1299 0040 43EA8013 		orr	r3, r3, r0, lsl #6
2808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 1300              		.loc 1 2808 32 view .LVU413
 1301 0044 206A     		ldr	r0, [r4, #32]
2807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->ReceiveThresholdControl |
 1302              		.loc 1 2807 80 view .LVU414
ARM GAS  /tmp/cc5eYngs.s 			page 100


 1303 0046 0343     		orrs	r3, r3, r0
2809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1304              		.loc 1 2809 43 view .LVU415
 1305 0048 94F82400 		ldrb	r0, [r4, #36]	@ zero_extendqisi2
2801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1306              		.loc 1 2801 14 view .LVU416
 1307 004c 43EA8003 		orr	r3, r3, r0, lsl #2
2801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1308              		.loc 1 2801 11 view .LVU417
 1309 0050 0B43     		orrs	r3, r3, r1
 1310              	.LVL105:
2812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1311              		.loc 1 2812 3 is_stmt 1 view .LVU418
2812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1312              		.loc 1 2812 28 is_stmt 0 view .LVU419
 1313 0052 02F58052 		add	r2, r2, #4096
 1314 0056 9361     		str	r3, [r2, #24]
2816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1315              		.loc 1 2816 3 is_stmt 1 view .LVU420
2816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1316              		.loc 1 2816 18 is_stmt 0 view .LVU421
 1317 0058 2B68     		ldr	r3, [r5]
 1318              	.LVL106:
2816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1319              		.loc 1 2816 11 view .LVU422
 1320 005a 03F58053 		add	r3, r3, #4096
 1321 005e 9E69     		ldr	r6, [r3, #24]
 1322              	.LVL107:
2817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
 1323              		.loc 1 2817 3 is_stmt 1 view .LVU423
 1324 0060 0120     		movs	r0, #1
 1325 0062 FFF7FEFF 		bl	HAL_Delay
 1326              	.LVL108:
2818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1327              		.loc 1 2818 3 view .LVU424
2818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1328              		.loc 1 2818 8 is_stmt 0 view .LVU425
 1329 0066 2B68     		ldr	r3, [r5]
2818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1330              		.loc 1 2818 28 view .LVU426
 1331 0068 03F58053 		add	r3, r3, #4096
 1332 006c 9E61     		str	r6, [r3, #24]
2821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1333              		.loc 1 2821 3 is_stmt 1 view .LVU427
2821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1334              		.loc 1 2821 59 is_stmt 0 view .LVU428
 1335 006e 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
2822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for 
 1336              		.loc 1 2822 48 view .LVU429
 1337 0070 A368     		ldr	r3, [r4, #8]
2821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1338              		.loc 1 2821 89 view .LVU430
 1339 0072 43EA4263 		orr	r3, r3, r2, lsl #25
2823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                                        Rx it is applied for the oth
 1340              		.loc 1 2823 48 view .LVU431
 1341 0076 A269     		ldr	r2, [r4, #24]
2822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for 
ARM GAS  /tmp/cc5eYngs.s 			page 101


 1342              		.loc 1 2822 60 view .LVU432
 1343 0078 1343     		orrs	r3, r3, r2
2825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 1344              		.loc 1 2825 48 view .LVU433
 1345 007a 2269     		ldr	r2, [r4, #16]
2823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                                        Rx it is applied for the oth
 1346              		.loc 1 2823 67 view .LVU434
 1347 007c 1343     		orrs	r3, r3, r2
2826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         (dmaconf->DescriptorSkipLength << 2U) |
 1348              		.loc 1 2826 59 view .LVU435
 1349 007e 94F82520 		ldrb	r2, [r4, #37]	@ zero_extendqisi2
2825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 1350              		.loc 1 2825 67 view .LVU436
 1351 0082 43EAC213 		orr	r3, r3, r2, lsl #7
2827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->DMAArbitration |
 1352              		.loc 1 2827 49 view .LVU437
 1353 0086 A26A     		ldr	r2, [r4, #40]
2826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         (dmaconf->DescriptorSkipLength << 2U) |
 1354              		.loc 1 2826 93 view .LVU438
 1355 0088 43EA8203 		orr	r3, r3, r2, lsl #2
2828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and T
 1356              		.loc 1 2828 48 view .LVU439
 1357 008c 2268     		ldr	r2, [r4]
2827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->DMAArbitration |
 1358              		.loc 1 2827 79 view .LVU440
 1359 008e 1343     		orrs	r3, r3, r2
2821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1360              		.loc 1 2821 8 view .LVU441
 1361 0090 2A68     		ldr	r2, [r5]
2821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1362              		.loc 1 2821 30 view .LVU442
 1363 0092 43F40003 		orr	r3, r3, #8388608
2821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1364              		.loc 1 2821 28 view .LVU443
 1365 0096 02F58052 		add	r2, r2, #4096
 1366 009a 1360     		str	r3, [r2]
2833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1367              		.loc 1 2833 3 is_stmt 1 view .LVU444
2833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1368              		.loc 1 2833 18 is_stmt 0 view .LVU445
 1369 009c 2B68     		ldr	r3, [r5]
2833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1370              		.loc 1 2833 11 view .LVU446
 1371 009e 03F58053 		add	r3, r3, #4096
 1372 00a2 1C68     		ldr	r4, [r3]
 1373              	.LVL109:
2834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMABMR = tmpreg1;
 1374              		.loc 1 2834 3 is_stmt 1 view .LVU447
 1375 00a4 0120     		movs	r0, #1
 1376 00a6 FFF7FEFF 		bl	HAL_Delay
 1377              	.LVL110:
2835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1378              		.loc 1 2835 3 view .LVU448
2835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1379              		.loc 1 2835 8 is_stmt 0 view .LVU449
 1380 00aa 2B68     		ldr	r3, [r5]
2835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
ARM GAS  /tmp/cc5eYngs.s 			page 102


 1381              		.loc 1 2835 28 view .LVU450
 1382 00ac 03F58053 		add	r3, r3, #4096
 1383 00b0 1C60     		str	r4, [r3]
2836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1384              		.loc 1 2836 1 view .LVU451
 1385 00b2 70BD     		pop	{r4, r5, r6, pc}
 1386              	.LVL111:
 1387              	.L84:
2801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1388              		.loc 1 2801 98 view .LVU452
 1389 00b4 0023     		movs	r3, #0
 1390 00b6 B1E7     		b	.L82
 1391              	.LVL112:
 1392              	.L85:
2803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1393              		.loc 1 2803 84 view .LVU453
 1394 00b8 0020     		movs	r0, #0
 1395 00ba B7E7     		b	.L83
 1396              	.L88:
 1397              		.align	2
 1398              	.L87:
 1399 00bc 233FDEF8 		.word	-119652573
 1400              		.cfi_endproc
 1401              	.LFE181:
 1403              		.section	.text.ETH_MACDMAConfig,"ax",%progbits
 1404              		.align	1
 1405              		.syntax unified
 1406              		.thumb
 1407              		.thumb_func
 1409              	ETH_MACDMAConfig:
 1410              	.LVL113:
 1411              	.LFB182:
2846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACConfigTypeDef macDefaultConf;
 1412              		.loc 1 2846 1 is_stmt 1 view -0
 1413              		.cfi_startproc
 1414              		@ args = 0, pretend = 0, frame = 144
 1415              		@ frame_needed = 0, uses_anonymous_args = 0
2846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACConfigTypeDef macDefaultConf;
 1416              		.loc 1 2846 1 is_stmt 0 view .LVU455
 1417 0000 70B5     		push	{r4, r5, r6, lr}
 1418              	.LCFI9:
 1419              		.cfi_def_cfa_offset 16
 1420              		.cfi_offset 4, -16
 1421              		.cfi_offset 5, -12
 1422              		.cfi_offset 6, -8
 1423              		.cfi_offset 14, -4
 1424 0002 A4B0     		sub	sp, sp, #144
 1425              	.LCFI10:
 1426              		.cfi_def_cfa_offset 160
 1427 0004 0646     		mov	r6, r0
2847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMAConfigTypeDef dmaDefaultConf;
 1428              		.loc 1 2847 3 is_stmt 1 view .LVU456
2848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1429              		.loc 1 2848 3 view .LVU457
2851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Jabber = ENABLE;
 1430              		.loc 1 2851 3 view .LVU458
2851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Jabber = ENABLE;
ARM GAS  /tmp/cc5eYngs.s 			page 103


 1431              		.loc 1 2851 27 is_stmt 0 view .LVU459
 1432 0006 0125     		movs	r5, #1
 1433 0008 8DF83C50 		strb	r5, [sp, #60]
2852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 1434              		.loc 1 2852 3 is_stmt 1 view .LVU460
2852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 1435              		.loc 1 2852 25 is_stmt 0 view .LVU461
 1436 000c 8DF83D50 		strb	r5, [sp, #61]
2853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 1437              		.loc 1 2853 3 is_stmt 1 view .LVU462
2853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 1438              		.loc 1 2853 36 is_stmt 0 view .LVU463
 1439 0010 0024     		movs	r4, #0
 1440 0012 0D94     		str	r4, [sp, #52]
2854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveOwn = ENABLE;
 1441              		.loc 1 2854 3 is_stmt 1 view .LVU464
2854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveOwn = ENABLE;
 1442              		.loc 1 2854 45 is_stmt 0 view .LVU465
 1443 0014 8DF84B40 		strb	r4, [sp, #75]
2855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.LoopbackMode = DISABLE;
 1444              		.loc 1 2855 3 is_stmt 1 view .LVU466
2855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.LoopbackMode = DISABLE;
 1445              		.loc 1 2855 29 is_stmt 0 view .LVU467
 1446 0018 8DF84A50 		strb	r5, [sp, #74]
2856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ChecksumOffload = ENABLE;
 1447              		.loc 1 2856 3 is_stmt 1 view .LVU468
2856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ChecksumOffload = ENABLE;
 1448              		.loc 1 2856 31 is_stmt 0 view .LVU469
 1449 001c 8DF84840 		strb	r4, [sp, #72]
2857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.RetryTransmission = DISABLE;
 1450              		.loc 1 2857 3 is_stmt 1 view .LVU470
2857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.RetryTransmission = DISABLE;
 1451              		.loc 1 2857 34 is_stmt 0 view .LVU471
 1452 0020 8DF83050 		strb	r5, [sp, #48]
2858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 1453              		.loc 1 2858 3 is_stmt 1 view .LVU472
2858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 1454              		.loc 1 2858 36 is_stmt 0 view .LVU473
 1455 0024 8DF84C40 		strb	r4, [sp, #76]
2859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 1456              		.loc 1 2859 3 is_stmt 1 view .LVU474
2859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 1457              		.loc 1 2859 39 is_stmt 0 view .LVU475
 1458 0028 8DF83B40 		strb	r4, [sp, #59]
2860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DeferralCheck = DISABLE;
 1459              		.loc 1 2860 3 is_stmt 1 view .LVU476
2860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DeferralCheck = DISABLE;
 1460              		.loc 1 2860 31 is_stmt 0 view .LVU477
 1461 002c 1494     		str	r4, [sp, #80]
2861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseTime = 0x0U;
 1462              		.loc 1 2861 3 is_stmt 1 view .LVU478
2861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseTime = 0x0U;
 1463              		.loc 1 2861 32 is_stmt 0 view .LVU479
 1464 002e 8DF85440 		strb	r4, [sp, #84]
2862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ZeroQuantaPause = DISABLE;
 1465              		.loc 1 2862 3 is_stmt 1 view .LVU480
2862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ZeroQuantaPause = DISABLE;
ARM GAS  /tmp/cc5eYngs.s 			page 104


 1466              		.loc 1 2862 28 is_stmt 0 view .LVU481
 1467 0032 1D94     		str	r4, [sp, #116]
2863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 1468              		.loc 1 2863 3 is_stmt 1 view .LVU482
2863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 1469              		.loc 1 2863 34 is_stmt 0 view .LVU483
 1470 0034 8DF87840 		strb	r4, [sp, #120]
2864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveFlowControl = DISABLE;
 1471              		.loc 1 2864 3 is_stmt 1 view .LVU484
2864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveFlowControl = DISABLE;
 1472              		.loc 1 2864 36 is_stmt 0 view .LVU485
 1473 0038 1F94     		str	r4, [sp, #124]
2865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.TransmitFlowControl = DISABLE;
 1474              		.loc 1 2865 3 is_stmt 1 view .LVU486
2865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.TransmitFlowControl = DISABLE;
 1475              		.loc 1 2865 37 is_stmt 0 view .LVU487
 1476 003a 8DF88240 		strb	r4, [sp, #130]
2866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Speed = ETH_SPEED_100M;
 1477              		.loc 1 2866 3 is_stmt 1 view .LVU488
2866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Speed = ETH_SPEED_100M;
 1478              		.loc 1 2866 38 is_stmt 0 view .LVU489
 1479 003e 8DF88040 		strb	r4, [sp, #128]
2867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 1480              		.loc 1 2867 3 is_stmt 1 view .LVU490
2867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 1481              		.loc 1 2867 24 is_stmt 0 view .LVU491
 1482 0042 4FF48043 		mov	r3, #16384
 1483 0046 1093     		str	r3, [sp, #64]
2868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.UnicastPausePacketDetect = DISABLE;
 1484              		.loc 1 2868 3 is_stmt 1 view .LVU492
2868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.UnicastPausePacketDetect = DISABLE;
 1485              		.loc 1 2868 29 is_stmt 0 view .LVU493
 1486 0048 4FF40063 		mov	r3, #2048
 1487 004c 1193     		str	r3, [sp, #68]
2869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1488              		.loc 1 2869 3 is_stmt 1 view .LVU494
2869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1489              		.loc 1 2869 43 is_stmt 0 view .LVU495
 1490 004e 8DF88140 		strb	r4, [sp, #129]
2872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1491              		.loc 1 2872 3 is_stmt 1 view .LVU496
 1492 0052 0BA9     		add	r1, sp, #44
 1493 0054 FFF7FEFF 		bl	ETH_SetMACConfig
 1494              	.LVL114:
2875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveStoreForward = ENABLE;
 1495              		.loc 1 2875 3 view .LVU497
2875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveStoreForward = ENABLE;
 1496              		.loc 1 2875 46 is_stmt 0 view .LVU498
 1497 0058 8DF80C50 		strb	r5, [sp, #12]
2876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.FlushRxPacket = ENABLE;
 1498              		.loc 1 2876 3 is_stmt 1 view .LVU499
2876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.FlushRxPacket = ENABLE;
 1499              		.loc 1 2876 38 is_stmt 0 view .LVU500
 1500 005c 8DF80D50 		strb	r5, [sp, #13]
2877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitStoreForward = ENABLE;
 1501              		.loc 1 2877 3 is_stmt 1 view .LVU501
2877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitStoreForward = ENABLE;
ARM GAS  /tmp/cc5eYngs.s 			page 105


 1502              		.loc 1 2877 32 is_stmt 0 view .LVU502
 1503 0060 8DF81D50 		strb	r5, [sp, #29]
2878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 1504              		.loc 1 2878 3 is_stmt 1 view .LVU503
2878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 1505              		.loc 1 2878 39 is_stmt 0 view .LVU504
 1506 0064 8DF80E50 		strb	r5, [sp, #14]
2879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardErrorFrames = DISABLE;
 1507              		.loc 1 2879 3 is_stmt 1 view .LVU505
2879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardErrorFrames = DISABLE;
 1508              		.loc 1 2879 43 is_stmt 0 view .LVU506
 1509 0068 0594     		str	r4, [sp, #20]
2880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 1510              		.loc 1 2880 3 is_stmt 1 view .LVU507
2880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 1511              		.loc 1 2880 37 is_stmt 0 view .LVU508
 1512 006a 8DF81C40 		strb	r4, [sp, #28]
2881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 1513              		.loc 1 2881 3 is_stmt 1 view .LVU509
2881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 1514              		.loc 1 2881 46 is_stmt 0 view .LVU510
 1515 006e 8DF81E40 		strb	r4, [sp, #30]
2882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.SecondFrameOperate = ENABLE;
 1516              		.loc 1 2882 3 is_stmt 1 view .LVU511
2882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.SecondFrameOperate = ENABLE;
 1517              		.loc 1 2882 42 is_stmt 0 view .LVU512
 1518 0072 0894     		str	r4, [sp, #32]
2883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.AddressAlignedBeats = ENABLE;
 1519              		.loc 1 2883 3 is_stmt 1 view .LVU513
2883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.AddressAlignedBeats = ENABLE;
 1520              		.loc 1 2883 37 is_stmt 0 view .LVU514
 1521 0074 8DF82450 		strb	r5, [sp, #36]
2884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 1522              		.loc 1 2884 3 is_stmt 1 view .LVU515
2884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 1523              		.loc 1 2884 38 is_stmt 0 view .LVU516
 1524 0078 8DF80450 		strb	r5, [sp, #4]
2885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 1525              		.loc 1 2885 3 is_stmt 1 view .LVU517
2885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 1526              		.loc 1 2885 28 is_stmt 0 view .LVU518
 1527 007c 4FF48033 		mov	r3, #65536
 1528 0080 0293     		str	r3, [sp, #8]
2886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 1529              		.loc 1 2886 3 is_stmt 1 view .LVU519
2886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 1530              		.loc 1 2886 35 is_stmt 0 view .LVU520
 1531 0082 4FF48003 		mov	r3, #4194304
 1532 0086 0693     		str	r3, [sp, #24]
2887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 1533              		.loc 1 2887 3 is_stmt 1 view .LVU521
2887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 1534              		.loc 1 2887 35 is_stmt 0 view .LVU522
 1535 0088 4FF40053 		mov	r3, #8192
 1536 008c 0493     		str	r3, [sp, #16]
2888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DescriptorSkipLength = 0x0U;
 1537              		.loc 1 2888 3 is_stmt 1 view .LVU523
ARM GAS  /tmp/cc5eYngs.s 			page 106


2888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DescriptorSkipLength = 0x0U;
 1538              		.loc 1 2888 43 is_stmt 0 view .LVU524
 1539 008e 8DF82550 		strb	r5, [sp, #37]
2889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 1540              		.loc 1 2889 3 is_stmt 1 view .LVU525
2889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 1541              		.loc 1 2889 39 is_stmt 0 view .LVU526
 1542 0092 0A94     		str	r4, [sp, #40]
2890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1543              		.loc 1 2890 3 is_stmt 1 view .LVU527
2890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1544              		.loc 1 2890 33 is_stmt 0 view .LVU528
 1545 0094 0094     		str	r4, [sp]
2893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1546              		.loc 1 2893 3 is_stmt 1 view .LVU529
 1547 0096 6946     		mov	r1, sp
 1548 0098 3046     		mov	r0, r6
 1549 009a FFF7FEFF 		bl	ETH_SetDMAConfig
 1550              	.LVL115:
2894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1551              		.loc 1 2894 1 is_stmt 0 view .LVU530
 1552 009e 24B0     		add	sp, sp, #144
 1553              	.LCFI11:
 1554              		.cfi_def_cfa_offset 16
 1555              		@ sp needed
 1556 00a0 70BD     		pop	{r4, r5, r6, pc}
2894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1557              		.loc 1 2894 1 view .LVU531
 1558              		.cfi_endproc
 1559              	.LFE182:
 1561              		.section	.text.ETH_FlushTransmitFIFO,"ax",%progbits
 1562              		.align	1
 1563              		.syntax unified
 1564              		.thumb
 1565              		.thumb_func
 1567              	ETH_FlushTransmitFIFO:
 1568              	.LVL116:
 1569              	.LFB179:
2721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
 1570              		.loc 1 2721 1 is_stmt 1 view -0
 1571              		.cfi_startproc
 1572              		@ args = 0, pretend = 0, frame = 8
 1573              		@ frame_needed = 0, uses_anonymous_args = 0
2721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
 1574              		.loc 1 2721 1 is_stmt 0 view .LVU533
 1575 0000 10B5     		push	{r4, lr}
 1576              	.LCFI12:
 1577              		.cfi_def_cfa_offset 8
 1578              		.cfi_offset 4, -8
 1579              		.cfi_offset 14, -4
 1580 0002 82B0     		sub	sp, sp, #8
 1581              	.LCFI13:
 1582              		.cfi_def_cfa_offset 16
 1583 0004 0446     		mov	r4, r0
2722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1584              		.loc 1 2722 3 is_stmt 1 view .LVU534
2722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 107


 1585              		.loc 1 2722 17 is_stmt 0 view .LVU535
 1586 0006 0023     		movs	r3, #0
 1587 0008 0193     		str	r3, [sp, #4]
2725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1588              		.loc 1 2725 3 is_stmt 1 view .LVU536
2725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1589              		.loc 1 2725 8 is_stmt 0 view .LVU537
 1590 000a 0368     		ldr	r3, [r0]
2725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1591              		.loc 1 2725 19 view .LVU538
 1592 000c 03F58053 		add	r3, r3, #4096
 1593 0010 9A69     		ldr	r2, [r3, #24]
2725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1594              		.loc 1 2725 28 view .LVU539
 1595 0012 42F48012 		orr	r2, r2, #1048576
 1596 0016 9A61     		str	r2, [r3, #24]
2729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1597              		.loc 1 2729 3 is_stmt 1 view .LVU540
2729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1598              		.loc 1 2729 17 is_stmt 0 view .LVU541
 1599 0018 0368     		ldr	r3, [r0]
2729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1600              		.loc 1 2729 28 view .LVU542
 1601 001a 03F58053 		add	r3, r3, #4096
 1602 001e 9B69     		ldr	r3, [r3, #24]
2729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1603              		.loc 1 2729 10 view .LVU543
 1604 0020 0193     		str	r3, [sp, #4]
2730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
 1605              		.loc 1 2730 3 is_stmt 1 view .LVU544
 1606 0022 0120     		movs	r0, #1
 1607              	.LVL117:
2730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
 1608              		.loc 1 2730 3 is_stmt 0 view .LVU545
 1609 0024 FFF7FEFF 		bl	HAL_Delay
 1610              	.LVL118:
2731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1611              		.loc 1 2731 3 is_stmt 1 view .LVU546
2731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1612              		.loc 1 2731 8 is_stmt 0 view .LVU547
 1613 0028 2368     		ldr	r3, [r4]
2731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1614              		.loc 1 2731 28 view .LVU548
 1615 002a 019A     		ldr	r2, [sp, #4]
 1616 002c 03F58053 		add	r3, r3, #4096
 1617 0030 9A61     		str	r2, [r3, #24]
2732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1618              		.loc 1 2732 1 view .LVU549
 1619 0032 02B0     		add	sp, sp, #8
 1620              	.LCFI14:
 1621              		.cfi_def_cfa_offset 8
 1622              		@ sp needed
 1623 0034 10BD     		pop	{r4, pc}
2732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1624              		.loc 1 2732 1 view .LVU550
 1625              		.cfi_endproc
 1626              	.LFE179:
ARM GAS  /tmp/cc5eYngs.s 			page 108


 1628              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
 1629              		.align	1
 1630              		.weak	HAL_ETH_MspInit
 1631              		.syntax unified
 1632              		.thumb
 1633              		.thumb_func
 1635              	HAL_ETH_MspInit:
 1636              	.LVL119:
 1637              	.LFB132:
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1638              		.loc 1 455 1 is_stmt 1 view -0
 1639              		.cfi_startproc
 1640              		@ args = 0, pretend = 0, frame = 0
 1641              		@ frame_needed = 0, uses_anonymous_args = 0
 1642              		@ link register save eliminated.
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 1643              		.loc 1 457 3 view .LVU552
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1644              		.loc 1 461 1 is_stmt 0 view .LVU553
 1645 0000 7047     		bx	lr
 1646              		.cfi_endproc
 1647              	.LFE132:
 1649              		.section	.text.HAL_ETH_Init,"ax",%progbits
 1650              		.align	1
 1651              		.global	HAL_ETH_Init
 1652              		.syntax unified
 1653              		.thumb
 1654              		.thumb_func
 1656              	HAL_ETH_Init:
 1657              	.LVL120:
 1658              	.LFB130:
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 1659              		.loc 1 336 1 is_stmt 1 view -0
 1660              		.cfi_startproc
 1661              		@ args = 0, pretend = 0, frame = 8
 1662              		@ frame_needed = 0, uses_anonymous_args = 0
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1663              		.loc 1 337 3 view .LVU555
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1664              		.loc 1 339 3 view .LVU556
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1665              		.loc 1 339 6 is_stmt 0 view .LVU557
 1666 0000 0028     		cmp	r0, #0
 1667 0002 57D0     		beq	.L99
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 1668              		.loc 1 336 1 view .LVU558
 1669 0004 30B5     		push	{r4, r5, lr}
 1670              	.LCFI15:
 1671              		.cfi_def_cfa_offset 12
 1672              		.cfi_offset 4, -12
 1673              		.cfi_offset 5, -8
 1674              		.cfi_offset 14, -4
 1675 0006 83B0     		sub	sp, sp, #12
 1676              	.LCFI16:
 1677              		.cfi_def_cfa_offset 24
 1678 0008 0446     		mov	r4, r0
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
ARM GAS  /tmp/cc5eYngs.s 			page 109


 1679              		.loc 1 343 3 is_stmt 1 view .LVU559
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1680              		.loc 1 343 11 is_stmt 0 view .LVU560
 1681 000a D0F88430 		ldr	r3, [r0, #132]
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1682              		.loc 1 343 6 view .LVU561
 1683 000e 002B     		cmp	r3, #0
 1684 0010 34D0     		beq	.L104
 1685              	.LVL121:
 1686              	.L96:
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1687              		.loc 1 365 3 is_stmt 1 view .LVU562
 1688              	.LBB30:
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1689              		.loc 1 365 3 view .LVU563
 1690 0012 0023     		movs	r3, #0
 1691 0014 0193     		str	r3, [sp, #4]
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1692              		.loc 1 365 3 view .LVU564
 1693 0016 284B     		ldr	r3, .L106
 1694 0018 5A6C     		ldr	r2, [r3, #68]
 1695 001a 42F48042 		orr	r2, r2, #16384
 1696 001e 5A64     		str	r2, [r3, #68]
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1697              		.loc 1 365 3 view .LVU565
 1698 0020 5B6C     		ldr	r3, [r3, #68]
 1699 0022 03F48043 		and	r3, r3, #16384
 1700 0026 0193     		str	r3, [sp, #4]
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1701              		.loc 1 365 3 view .LVU566
 1702 0028 019B     		ldr	r3, [sp, #4]
 1703              	.LBE30:
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1704              		.loc 1 365 3 view .LVU567
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 1705              		.loc 1 368 3 view .LVU568
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 1706              		.loc 1 368 9 is_stmt 0 view .LVU569
 1707 002a 244B     		ldr	r3, .L106+4
 1708 002c 5A68     		ldr	r2, [r3, #4]
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 1709              		.loc 1 368 15 view .LVU570
 1710 002e 22F40002 		bic	r2, r2, #8388608
 1711 0032 5A60     		str	r2, [r3, #4]
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1712              		.loc 1 369 3 is_stmt 1 view .LVU571
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1713              		.loc 1 369 9 is_stmt 0 view .LVU572
 1714 0034 5A68     		ldr	r2, [r3, #4]
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1715              		.loc 1 369 38 view .LVU573
 1716 0036 A168     		ldr	r1, [r4, #8]
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1717              		.loc 1 369 15 view .LVU574
 1718 0038 0A43     		orrs	r2, r2, r1
 1719 003a 5A60     		str	r2, [r3, #4]
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 110


 1720              		.loc 1 371 3 is_stmt 1 view .LVU575
 1721 003c 5B68     		ldr	r3, [r3, #4]
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1722              		.loc 1 376 3 view .LVU576
 1723 003e 2368     		ldr	r3, [r4]
 1724 0040 03F58053 		add	r3, r3, #4096
 1725 0044 1A68     		ldr	r2, [r3]
 1726 0046 42F00102 		orr	r2, r2, #1
 1727 004a 1A60     		str	r2, [r3]
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1728              		.loc 1 379 3 view .LVU577
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1729              		.loc 1 379 15 is_stmt 0 view .LVU578
 1730 004c FFF7FEFF 		bl	HAL_GetTick
 1731              	.LVL122:
 1732 0050 0546     		mov	r5, r0
 1733              	.LVL123:
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1734              		.loc 1 382 3 is_stmt 1 view .LVU579
 1735              	.L97:
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1736              		.loc 1 382 58 view .LVU580
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1737              		.loc 1 382 10 is_stmt 0 view .LVU581
 1738 0052 2368     		ldr	r3, [r4]
 1739 0054 03F58053 		add	r3, r3, #4096
 1740 0058 1B68     		ldr	r3, [r3]
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1741              		.loc 1 382 58 view .LVU582
 1742 005a 13F0010F 		tst	r3, #1
 1743 005e 13D0     		beq	.L105
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1744              		.loc 1 384 5 is_stmt 1 view .LVU583
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1745              		.loc 1 384 11 is_stmt 0 view .LVU584
 1746 0060 FFF7FEFF 		bl	HAL_GetTick
 1747              	.LVL124:
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1748              		.loc 1 384 25 view .LVU585
 1749 0064 401B     		subs	r0, r0, r5
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1750              		.loc 1 384 8 view .LVU586
 1751 0066 B0F5FA7F 		cmp	r0, #500
 1752 006a F2D9     		bls	.L97
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set State as Error */
 1753              		.loc 1 387 7 is_stmt 1 view .LVU587
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set State as Error */
 1754              		.loc 1 387 23 is_stmt 0 view .LVU588
 1755 006c 0423     		movs	r3, #4
 1756 006e C4F88830 		str	r3, [r4, #136]
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return Error */
 1757              		.loc 1 389 7 is_stmt 1 view .LVU589
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return Error */
 1758              		.loc 1 389 20 is_stmt 0 view .LVU590
 1759 0072 E023     		movs	r3, #224
 1760 0074 C4F88430 		str	r3, [r4, #132]
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
ARM GAS  /tmp/cc5eYngs.s 			page 111


 1761              		.loc 1 391 7 is_stmt 1 view .LVU591
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 1762              		.loc 1 391 14 is_stmt 0 view .LVU592
 1763 0078 0120     		movs	r0, #1
 1764 007a 19E0     		b	.L95
 1765              	.LVL125:
 1766              	.L104:
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1767              		.loc 1 345 5 is_stmt 1 view .LVU593
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1768              		.loc 1 345 18 is_stmt 0 view .LVU594
 1769 007c 2323     		movs	r3, #35
 1770 007e C0F88430 		str	r3, [r0, #132]
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1771              		.loc 1 360 5 is_stmt 1 view .LVU595
 1772 0082 FFF7FEFF 		bl	HAL_ETH_MspInit
 1773              	.LVL126:
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1774              		.loc 1 360 5 is_stmt 0 view .LVU596
 1775 0086 C4E7     		b	.L96
 1776              	.LVL127:
 1777              	.L105:
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1778              		.loc 1 397 3 is_stmt 1 view .LVU597
 1779 0088 2046     		mov	r0, r4
 1780 008a FFF7FEFF 		bl	ETH_MACDMAConfig
 1781              	.LVL128:
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1782              		.loc 1 401 3 view .LVU598
 1783 008e 2046     		mov	r0, r4
 1784 0090 FFF7FEFF 		bl	ETH_DMATxDescListInit
 1785              	.LVL129:
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1786              		.loc 1 404 3 view .LVU599
 1787 0094 2046     		mov	r0, r4
 1788 0096 FFF7FEFF 		bl	ETH_DMARxDescListInit
 1789              	.LVL130:
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1790              		.loc 1 407 3 view .LVU600
 1791 009a 6268     		ldr	r2, [r4, #4]
 1792 009c 0021     		movs	r1, #0
 1793 009e 2046     		mov	r0, r4
 1794 00a0 FFF7FEFF 		bl	ETH_MACAddressConfig
 1795              	.LVL131:
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_READY;
 1796              		.loc 1 409 3 view .LVU601
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_READY;
 1797              		.loc 1 409 19 is_stmt 0 view .LVU602
 1798 00a4 0020     		movs	r0, #0
 1799 00a6 C4F88800 		str	r0, [r4, #136]
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1800              		.loc 1 410 3 is_stmt 1 view .LVU603
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1801              		.loc 1 410 16 is_stmt 0 view .LVU604
 1802 00aa 1023     		movs	r3, #16
 1803 00ac C4F88430 		str	r3, [r4, #132]
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
ARM GAS  /tmp/cc5eYngs.s 			page 112


 1804              		.loc 1 412 3 is_stmt 1 view .LVU605
 1805              	.L95:
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1806              		.loc 1 413 1 is_stmt 0 view .LVU606
 1807 00b0 03B0     		add	sp, sp, #12
 1808              	.LCFI17:
 1809              		.cfi_def_cfa_offset 12
 1810              		@ sp needed
 1811 00b2 30BD     		pop	{r4, r5, pc}
 1812              	.LVL132:
 1813              	.L99:
 1814              	.LCFI18:
 1815              		.cfi_def_cfa_offset 0
 1816              		.cfi_restore 4
 1817              		.cfi_restore 5
 1818              		.cfi_restore 14
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 1819              		.loc 1 341 12 view .LVU607
 1820 00b4 0120     		movs	r0, #1
 1821              	.LVL133:
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1822              		.loc 1 413 1 view .LVU608
 1823 00b6 7047     		bx	lr
 1824              	.L107:
 1825              		.align	2
 1826              	.L106:
 1827 00b8 00380240 		.word	1073887232
 1828 00bc 00380140 		.word	1073821696
 1829              		.cfi_endproc
 1830              	.LFE130:
 1832              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 1833              		.align	1
 1834              		.weak	HAL_ETH_MspDeInit
 1835              		.syntax unified
 1836              		.thumb
 1837              		.thumb_func
 1839              	HAL_ETH_MspDeInit:
 1840              	.LVL134:
 1841              	.LFB133:
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1842              		.loc 1 470 1 is_stmt 1 view -0
 1843              		.cfi_startproc
 1844              		@ args = 0, pretend = 0, frame = 0
 1845              		@ frame_needed = 0, uses_anonymous_args = 0
 1846              		@ link register save eliminated.
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 1847              		.loc 1 472 3 view .LVU610
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1848              		.loc 1 476 1 is_stmt 0 view .LVU611
 1849 0000 7047     		bx	lr
 1850              		.cfi_endproc
 1851              	.LFE133:
 1853              		.section	.text.HAL_ETH_DeInit,"ax",%progbits
 1854              		.align	1
 1855              		.global	HAL_ETH_DeInit
 1856              		.syntax unified
 1857              		.thumb
ARM GAS  /tmp/cc5eYngs.s 			page 113


 1858              		.thumb_func
 1860              	HAL_ETH_DeInit:
 1861              	.LVL135:
 1862              	.LFB131:
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 1863              		.loc 1 422 1 is_stmt 1 view -0
 1864              		.cfi_startproc
 1865              		@ args = 0, pretend = 0, frame = 0
 1866              		@ frame_needed = 0, uses_anonymous_args = 0
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 1867              		.loc 1 422 1 is_stmt 0 view .LVU613
 1868 0000 10B5     		push	{r4, lr}
 1869              	.LCFI19:
 1870              		.cfi_def_cfa_offset 8
 1871              		.cfi_offset 4, -8
 1872              		.cfi_offset 14, -4
 1873 0002 0446     		mov	r4, r0
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1874              		.loc 1 424 3 is_stmt 1 view .LVU614
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1875              		.loc 1 424 16 is_stmt 0 view .LVU615
 1876 0004 2323     		movs	r3, #35
 1877 0006 C0F88430 		str	r3, [r0, #132]
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1878              		.loc 1 437 3 is_stmt 1 view .LVU616
 1879 000a FFF7FEFF 		bl	HAL_ETH_MspDeInit
 1880              	.LVL136:
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1881              		.loc 1 442 3 view .LVU617
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1882              		.loc 1 442 16 is_stmt 0 view .LVU618
 1883 000e 0020     		movs	r0, #0
 1884 0010 C4F88400 		str	r0, [r4, #132]
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1885              		.loc 1 445 3 is_stmt 1 view .LVU619
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1886              		.loc 1 446 1 is_stmt 0 view .LVU620
 1887 0014 10BD     		pop	{r4, pc}
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1888              		.loc 1 446 1 view .LVU621
 1889              		.cfi_endproc
 1890              	.LFE131:
 1892              		.section	.text.HAL_ETH_Start,"ax",%progbits
 1893              		.align	1
 1894              		.global	HAL_ETH_Start
 1895              		.syntax unified
 1896              		.thumb
 1897              		.thumb_func
 1899              	HAL_ETH_Start:
 1900              	.LVL137:
 1901              	.LFB134:
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 1902              		.loc 1 698 1 is_stmt 1 view -0
 1903              		.cfi_startproc
 1904              		@ args = 0, pretend = 0, frame = 0
 1905              		@ frame_needed = 0, uses_anonymous_args = 0
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 114


 1906              		.loc 1 699 3 view .LVU623
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1907              		.loc 1 701 3 view .LVU624
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1908              		.loc 1 701 11 is_stmt 0 view .LVU625
 1909 0000 D0F88430 		ldr	r3, [r0, #132]
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1910              		.loc 1 701 6 view .LVU626
 1911 0004 102B     		cmp	r3, #16
 1912 0006 01D0     		beq	.L118
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 1913              		.loc 1 744 12 view .LVU627
 1914 0008 0120     		movs	r0, #1
 1915              	.LVL138:
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1916              		.loc 1 746 1 view .LVU628
 1917 000a 7047     		bx	lr
 1918              	.LVL139:
 1919              	.L118:
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 1920              		.loc 1 698 1 view .LVU629
 1921 000c 70B5     		push	{r4, r5, r6, lr}
 1922              	.LCFI20:
 1923              		.cfi_def_cfa_offset 16
 1924              		.cfi_offset 4, -16
 1925              		.cfi_offset 5, -12
 1926              		.cfi_offset 6, -8
 1927              		.cfi_offset 14, -4
 1928 000e 0446     		mov	r4, r0
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1929              		.loc 1 703 5 is_stmt 1 view .LVU630
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1930              		.loc 1 703 18 is_stmt 0 view .LVU631
 1931 0010 2325     		movs	r5, #35
 1932 0012 C0F88450 		str	r5, [r0, #132]
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1933              		.loc 1 706 5 is_stmt 1 view .LVU632
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1934              		.loc 1 706 37 is_stmt 0 view .LVU633
 1935 0016 0423     		movs	r3, #4
 1936 0018 C366     		str	r3, [r0, #108]
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1937              		.loc 1 709 5 is_stmt 1 view .LVU634
 1938 001a FFF7FEFF 		bl	ETH_UpdateDescriptor
 1939              	.LVL140:
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1940              		.loc 1 712 5 view .LVU635
 1941 001e 2268     		ldr	r2, [r4]
 1942 0020 1368     		ldr	r3, [r2]
 1943 0022 43F00803 		orr	r3, r3, #8
 1944 0026 1360     		str	r3, [r2]
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 1945              		.loc 1 716 5 view .LVU636
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 1946              		.loc 1 716 20 is_stmt 0 view .LVU637
 1947 0028 2368     		ldr	r3, [r4]
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
ARM GAS  /tmp/cc5eYngs.s 			page 115


 1948              		.loc 1 716 13 view .LVU638
 1949 002a 1E68     		ldr	r6, [r3]
 1950              	.LVL141:
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 1951              		.loc 1 717 5 is_stmt 1 view .LVU639
 1952 002c 0120     		movs	r0, #1
 1953 002e FFF7FEFF 		bl	HAL_Delay
 1954              	.LVL142:
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1955              		.loc 1 718 5 view .LVU640
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1956              		.loc 1 718 10 is_stmt 0 view .LVU641
 1957 0032 2368     		ldr	r3, [r4]
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1958              		.loc 1 718 29 view .LVU642
 1959 0034 1E60     		str	r6, [r3]
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1960              		.loc 1 721 5 is_stmt 1 view .LVU643
 1961 0036 2268     		ldr	r2, [r4]
 1962 0038 1368     		ldr	r3, [r2]
 1963 003a 43F00403 		orr	r3, r3, #4
 1964 003e 1360     		str	r3, [r2]
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 1965              		.loc 1 725 5 view .LVU644
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 1966              		.loc 1 725 20 is_stmt 0 view .LVU645
 1967 0040 2368     		ldr	r3, [r4]
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 1968              		.loc 1 725 13 view .LVU646
 1969 0042 1E68     		ldr	r6, [r3]
 1970              	.LVL143:
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 1971              		.loc 1 726 5 is_stmt 1 view .LVU647
 1972 0044 0120     		movs	r0, #1
 1973 0046 FFF7FEFF 		bl	HAL_Delay
 1974              	.LVL144:
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1975              		.loc 1 727 5 view .LVU648
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1976              		.loc 1 727 10 is_stmt 0 view .LVU649
 1977 004a 2368     		ldr	r3, [r4]
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1978              		.loc 1 727 29 view .LVU650
 1979 004c 1E60     		str	r6, [r3]
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1980              		.loc 1 730 5 is_stmt 1 view .LVU651
 1981 004e 2046     		mov	r0, r4
 1982 0050 FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 1983              	.LVL145:
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1984              		.loc 1 733 5 view .LVU652
 1985 0054 2368     		ldr	r3, [r4]
 1986 0056 03F58053 		add	r3, r3, #4096
 1987 005a 9A69     		ldr	r2, [r3, #24]
 1988 005c 42F40052 		orr	r2, r2, #8192
 1989 0060 9A61     		str	r2, [r3, #24]
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 116


 1990              		.loc 1 736 5 view .LVU653
 1991 0062 2368     		ldr	r3, [r4]
 1992 0064 03F58053 		add	r3, r3, #4096
 1993 0068 9A69     		ldr	r2, [r3, #24]
 1994 006a 42F00202 		orr	r2, r2, #2
 1995 006e 9A61     		str	r2, [r3, #24]
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1996              		.loc 1 738 5 view .LVU654
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1997              		.loc 1 738 18 is_stmt 0 view .LVU655
 1998 0070 C4F88450 		str	r5, [r4, #132]
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 1999              		.loc 1 740 5 is_stmt 1 view .LVU656
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2000              		.loc 1 740 12 is_stmt 0 view .LVU657
 2001 0074 0020     		movs	r0, #0
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2002              		.loc 1 746 1 view .LVU658
 2003 0076 70BD     		pop	{r4, r5, r6, pc}
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2004              		.loc 1 746 1 view .LVU659
 2005              		.cfi_endproc
 2006              	.LFE134:
 2008              		.section	.text.HAL_ETH_Start_IT,"ax",%progbits
 2009              		.align	1
 2010              		.global	HAL_ETH_Start_IT
 2011              		.syntax unified
 2012              		.thumb
 2013              		.thumb_func
 2015              	HAL_ETH_Start_IT:
 2016              	.LVL146:
 2017              	.LFB135:
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2018              		.loc 1 755 1 is_stmt 1 view -0
 2019              		.cfi_startproc
 2020              		@ args = 0, pretend = 0, frame = 0
 2021              		@ frame_needed = 0, uses_anonymous_args = 0
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2022              		.loc 1 755 1 is_stmt 0 view .LVU661
 2023 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2024              	.LCFI21:
 2025              		.cfi_def_cfa_offset 24
 2026              		.cfi_offset 3, -24
 2027              		.cfi_offset 4, -20
 2028              		.cfi_offset 5, -16
 2029              		.cfi_offset 6, -12
 2030              		.cfi_offset 7, -8
 2031              		.cfi_offset 14, -4
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2032              		.loc 1 756 3 is_stmt 1 view .LVU662
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2033              		.loc 1 758 3 view .LVU663
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2034              		.loc 1 758 11 is_stmt 0 view .LVU664
 2035 0002 D0F88430 		ldr	r3, [r0, #132]
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2036              		.loc 1 758 6 view .LVU665
ARM GAS  /tmp/cc5eYngs.s 			page 117


 2037 0006 102B     		cmp	r3, #16
 2038 0008 01D0     		beq	.L123
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2039              		.loc 1 821 12 view .LVU666
 2040 000a 0120     		movs	r0, #1
 2041              	.LVL147:
 2042              	.L120:
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2043              		.loc 1 823 1 view .LVU667
 2044 000c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2045              	.LVL148:
 2046              	.L123:
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2047              		.loc 1 823 1 view .LVU668
 2048 000e 0446     		mov	r4, r0
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2049              		.loc 1 760 5 is_stmt 1 view .LVU669
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2050              		.loc 1 760 18 is_stmt 0 view .LVU670
 2051 0010 2325     		movs	r5, #35
 2052 0012 C0F88450 		str	r5, [r0, #132]
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable MMC Interrupts */
 2053              		.loc 1 763 5 is_stmt 1 view .LVU671
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable MMC Interrupts */
 2054              		.loc 1 763 29 is_stmt 0 view .LVU672
 2055 0016 0126     		movs	r6, #1
 2056 0018 8665     		str	r6, [r0, #88]
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2057              		.loc 1 765 5 is_stmt 1 view .LVU673
 2058 001a 0268     		ldr	r2, [r0]
 2059 001c D36B     		ldr	r3, [r2, #60]
 2060 001e 43F40273 		orr	r3, r3, #520
 2061 0022 D363     		str	r3, [r2, #60]
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ETH_MMCRIMR_RFCEM);
 2062              		.loc 1 768 5 view .LVU674
 2063 0024 0268     		ldr	r2, [r0]
 2064 0026 D2F80C31 		ldr	r3, [r2, #268]
 2065 002a 43F40033 		orr	r3, r3, #131072
 2066 002e 43F06003 		orr	r3, r3, #96
 2067 0032 C2F80C31 		str	r3, [r2, #268]
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ETH_MMCTIMR_TGFSCM);
 2068              		.loc 1 772 5 view .LVU675
 2069 0036 0268     		ldr	r2, [r0]
 2070 0038 D2F81031 		ldr	r3, [r2, #272]
 2071 003c 43F40313 		orr	r3, r3, #2146304
 2072 0040 C2F81031 		str	r3, [r2, #272]
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2073              		.loc 1 776 5 view .LVU676
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2074              		.loc 1 776 37 is_stmt 0 view .LVU677
 2075 0044 0423     		movs	r3, #4
 2076 0046 C366     		str	r3, [r0, #108]
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2077              		.loc 1 779 5 is_stmt 1 view .LVU678
 2078 0048 FFF7FEFF 		bl	ETH_UpdateDescriptor
 2079              	.LVL149:
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 118


 2080              		.loc 1 782 5 view .LVU679
 2081 004c 2268     		ldr	r2, [r4]
 2082 004e 1368     		ldr	r3, [r2]
 2083 0050 43F00803 		orr	r3, r3, #8
 2084 0054 1360     		str	r3, [r2]
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2085              		.loc 1 786 5 view .LVU680
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2086              		.loc 1 786 20 is_stmt 0 view .LVU681
 2087 0056 2368     		ldr	r3, [r4]
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2088              		.loc 1 786 13 view .LVU682
 2089 0058 1F68     		ldr	r7, [r3]
 2090              	.LVL150:
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2091              		.loc 1 787 5 is_stmt 1 view .LVU683
 2092 005a 3046     		mov	r0, r6
 2093 005c FFF7FEFF 		bl	HAL_Delay
 2094              	.LVL151:
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2095              		.loc 1 788 5 view .LVU684
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2096              		.loc 1 788 10 is_stmt 0 view .LVU685
 2097 0060 2368     		ldr	r3, [r4]
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2098              		.loc 1 788 29 view .LVU686
 2099 0062 1F60     		str	r7, [r3]
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2100              		.loc 1 791 5 is_stmt 1 view .LVU687
 2101 0064 2268     		ldr	r2, [r4]
 2102 0066 1368     		ldr	r3, [r2]
 2103 0068 43F00403 		orr	r3, r3, #4
 2104 006c 1360     		str	r3, [r2]
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2105              		.loc 1 795 5 view .LVU688
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2106              		.loc 1 795 20 is_stmt 0 view .LVU689
 2107 006e 2368     		ldr	r3, [r4]
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2108              		.loc 1 795 13 view .LVU690
 2109 0070 1F68     		ldr	r7, [r3]
 2110              	.LVL152:
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2111              		.loc 1 796 5 is_stmt 1 view .LVU691
 2112 0072 3046     		mov	r0, r6
 2113 0074 FFF7FEFF 		bl	HAL_Delay
 2114              	.LVL153:
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2115              		.loc 1 797 5 view .LVU692
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2116              		.loc 1 797 10 is_stmt 0 view .LVU693
 2117 0078 2368     		ldr	r3, [r4]
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2118              		.loc 1 797 29 view .LVU694
 2119 007a 1F60     		str	r7, [r3]
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2120              		.loc 1 800 5 is_stmt 1 view .LVU695
ARM GAS  /tmp/cc5eYngs.s 			page 119


 2121 007c 2046     		mov	r0, r4
 2122 007e FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2123              	.LVL154:
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2124              		.loc 1 803 5 view .LVU696
 2125 0082 2368     		ldr	r3, [r4]
 2126 0084 03F58053 		add	r3, r3, #4096
 2127 0088 9A69     		ldr	r2, [r3, #24]
 2128 008a 42F40052 		orr	r2, r2, #8192
 2129 008e 9A61     		str	r2, [r3, #24]
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2130              		.loc 1 806 5 view .LVU697
 2131 0090 2368     		ldr	r3, [r4]
 2132 0092 03F58053 		add	r3, r3, #4096
 2133 0096 9A69     		ldr	r2, [r3, #24]
 2134 0098 42F00202 		orr	r2, r2, #2
 2135 009c 9A61     		str	r2, [r3, #24]
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 2136              		.loc 1 813 5 view .LVU698
 2137 009e 2268     		ldr	r2, [r4]
 2138 00a0 02F58052 		add	r2, r2, #4096
 2139 00a4 D369     		ldr	r3, [r2, #28]
 2140 00a6 43F4D033 		orr	r3, r3, #106496
 2141 00aa 43F0C103 		orr	r3, r3, #193
 2142 00ae D361     		str	r3, [r2, #28]
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 2143              		.loc 1 816 5 view .LVU699
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 2144              		.loc 1 816 18 is_stmt 0 view .LVU700
 2145 00b0 C4F88450 		str	r5, [r4, #132]
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2146              		.loc 1 817 5 is_stmt 1 view .LVU701
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2147              		.loc 1 817 12 is_stmt 0 view .LVU702
 2148 00b4 0020     		movs	r0, #0
 2149 00b6 A9E7     		b	.L120
 2150              		.cfi_endproc
 2151              	.LFE135:
 2153              		.section	.text.HAL_ETH_Stop,"ax",%progbits
 2154              		.align	1
 2155              		.global	HAL_ETH_Stop
 2156              		.syntax unified
 2157              		.thumb
 2158              		.thumb_func
 2160              	HAL_ETH_Stop:
 2161              	.LVL155:
 2162              	.LFB136:
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2163              		.loc 1 832 1 is_stmt 1 view -0
 2164              		.cfi_startproc
 2165              		@ args = 0, pretend = 0, frame = 0
 2166              		@ frame_needed = 0, uses_anonymous_args = 0
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2167              		.loc 1 832 1 is_stmt 0 view .LVU704
 2168 0000 38B5     		push	{r3, r4, r5, lr}
 2169              	.LCFI22:
 2170              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/cc5eYngs.s 			page 120


 2171              		.cfi_offset 3, -16
 2172              		.cfi_offset 4, -12
 2173              		.cfi_offset 5, -8
 2174              		.cfi_offset 14, -4
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2175              		.loc 1 833 3 is_stmt 1 view .LVU705
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2176              		.loc 1 835 3 view .LVU706
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2177              		.loc 1 835 11 is_stmt 0 view .LVU707
 2178 0002 D0F88430 		ldr	r3, [r0, #132]
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2179              		.loc 1 835 6 view .LVU708
 2180 0006 232B     		cmp	r3, #35
 2181 0008 01D0     		beq	.L128
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2182              		.loc 1 873 12 view .LVU709
 2183 000a 0120     		movs	r0, #1
 2184              	.LVL156:
 2185              	.L125:
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2186              		.loc 1 875 1 view .LVU710
 2187 000c 38BD     		pop	{r3, r4, r5, pc}
 2188              	.LVL157:
 2189              	.L128:
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2190              		.loc 1 875 1 view .LVU711
 2191 000e 0446     		mov	r4, r0
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the DMA transmission */
 2192              		.loc 1 838 5 is_stmt 1 view .LVU712
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the DMA transmission */
 2193              		.loc 1 838 18 is_stmt 0 view .LVU713
 2194 0010 C0F88430 		str	r3, [r0, #132]
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2195              		.loc 1 840 5 is_stmt 1 view .LVU714
 2196 0014 0368     		ldr	r3, [r0]
 2197 0016 03F58053 		add	r3, r3, #4096
 2198 001a 9A69     		ldr	r2, [r3, #24]
 2199 001c 22F40052 		bic	r2, r2, #8192
 2200 0020 9A61     		str	r2, [r3, #24]
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2201              		.loc 1 843 5 view .LVU715
 2202 0022 0368     		ldr	r3, [r0]
 2203 0024 03F58053 		add	r3, r3, #4096
 2204 0028 9A69     		ldr	r2, [r3, #24]
 2205 002a 22F00202 		bic	r2, r2, #2
 2206 002e 9A61     		str	r2, [r3, #24]
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2207              		.loc 1 846 5 view .LVU716
 2208 0030 0268     		ldr	r2, [r0]
 2209 0032 1368     		ldr	r3, [r2]
 2210 0034 23F00403 		bic	r3, r3, #4
 2211 0038 1360     		str	r3, [r2]
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2212              		.loc 1 850 5 view .LVU717
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2213              		.loc 1 850 20 is_stmt 0 view .LVU718
ARM GAS  /tmp/cc5eYngs.s 			page 121


 2214 003a 0368     		ldr	r3, [r0]
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2215              		.loc 1 850 13 view .LVU719
 2216 003c 1D68     		ldr	r5, [r3]
 2217              	.LVL158:
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2218              		.loc 1 851 5 is_stmt 1 view .LVU720
 2219 003e 0120     		movs	r0, #1
 2220              	.LVL159:
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2221              		.loc 1 851 5 is_stmt 0 view .LVU721
 2222 0040 FFF7FEFF 		bl	HAL_Delay
 2223              	.LVL160:
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2224              		.loc 1 852 5 is_stmt 1 view .LVU722
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2225              		.loc 1 852 10 is_stmt 0 view .LVU723
 2226 0044 2368     		ldr	r3, [r4]
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2227              		.loc 1 852 29 view .LVU724
 2228 0046 1D60     		str	r5, [r3]
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2229              		.loc 1 855 5 is_stmt 1 view .LVU725
 2230 0048 2046     		mov	r0, r4
 2231 004a FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2232              	.LVL161:
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2233              		.loc 1 858 5 view .LVU726
 2234 004e 2268     		ldr	r2, [r4]
 2235 0050 1368     		ldr	r3, [r2]
 2236 0052 23F00803 		bic	r3, r3, #8
 2237 0056 1360     		str	r3, [r2]
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2238              		.loc 1 862 5 view .LVU727
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2239              		.loc 1 862 20 is_stmt 0 view .LVU728
 2240 0058 2368     		ldr	r3, [r4]
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2241              		.loc 1 862 13 view .LVU729
 2242 005a 1D68     		ldr	r5, [r3]
 2243              	.LVL162:
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2244              		.loc 1 863 5 is_stmt 1 view .LVU730
 2245 005c 0120     		movs	r0, #1
 2246 005e FFF7FEFF 		bl	HAL_Delay
 2247              	.LVL163:
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2248              		.loc 1 864 5 view .LVU731
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2249              		.loc 1 864 10 is_stmt 0 view .LVU732
 2250 0062 2368     		ldr	r3, [r4]
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2251              		.loc 1 864 29 view .LVU733
 2252 0064 1D60     		str	r5, [r3]
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2253              		.loc 1 866 5 is_stmt 1 view .LVU734
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 122


 2254              		.loc 1 866 18 is_stmt 0 view .LVU735
 2255 0066 1023     		movs	r3, #16
 2256 0068 C4F88430 		str	r3, [r4, #132]
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2257              		.loc 1 869 5 is_stmt 1 view .LVU736
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2258              		.loc 1 869 12 is_stmt 0 view .LVU737
 2259 006c 0020     		movs	r0, #0
 2260 006e CDE7     		b	.L125
 2261              		.cfi_endproc
 2262              	.LFE136:
 2264              		.section	.text.HAL_ETH_Stop_IT,"ax",%progbits
 2265              		.align	1
 2266              		.global	HAL_ETH_Stop_IT
 2267              		.syntax unified
 2268              		.thumb
 2269              		.thumb_func
 2271              	HAL_ETH_Stop_IT:
 2272              	.LVL164:
 2273              	.LFB137:
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 2274              		.loc 1 884 1 is_stmt 1 view -0
 2275              		.cfi_startproc
 2276              		@ args = 0, pretend = 0, frame = 0
 2277              		@ frame_needed = 0, uses_anonymous_args = 0
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 2278              		.loc 1 884 1 is_stmt 0 view .LVU739
 2279 0000 38B5     		push	{r3, r4, r5, lr}
 2280              	.LCFI23:
 2281              		.cfi_def_cfa_offset 16
 2282              		.cfi_offset 3, -16
 2283              		.cfi_offset 4, -12
 2284              		.cfi_offset 5, -8
 2285              		.cfi_offset 14, -4
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descindex;
 2286              		.loc 1 885 3 is_stmt 1 view .LVU740
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2287              		.loc 1 886 3 view .LVU741
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2288              		.loc 1 887 3 view .LVU742
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2289              		.loc 1 889 3 view .LVU743
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2290              		.loc 1 889 11 is_stmt 0 view .LVU744
 2291 0002 D0F88430 		ldr	r3, [r0, #132]
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2292              		.loc 1 889 6 view .LVU745
 2293 0006 232B     		cmp	r3, #35
 2294 0008 01D0     		beq	.L135
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2295              		.loc 1 940 12 view .LVU746
 2296 000a 0120     		movs	r0, #1
 2297              	.LVL165:
 2298              	.L130:
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2299              		.loc 1 942 1 view .LVU747
 2300 000c 38BD     		pop	{r3, r4, r5, pc}
ARM GAS  /tmp/cc5eYngs.s 			page 123


 2301              	.LVL166:
 2302              	.L135:
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2303              		.loc 1 942 1 view .LVU748
 2304 000e 0446     		mov	r4, r0
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2305              		.loc 1 892 5 is_stmt 1 view .LVU749
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2306              		.loc 1 892 18 is_stmt 0 view .LVU750
 2307 0010 C0F88430 		str	r3, [r0, #132]
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                     ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 2308              		.loc 1 894 5 is_stmt 1 view .LVU751
 2309 0014 0268     		ldr	r2, [r0]
 2310 0016 02F58052 		add	r2, r2, #4096
 2311 001a D369     		ldr	r3, [r2, #28]
 2312 001c 23F4D033 		bic	r3, r3, #106496
 2313 0020 23F0C103 		bic	r3, r3, #193
 2314 0024 D361     		str	r3, [r2, #28]
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2315              		.loc 1 898 5 view .LVU752
 2316 0026 0368     		ldr	r3, [r0]
 2317 0028 03F58053 		add	r3, r3, #4096
 2318 002c 9A69     		ldr	r2, [r3, #24]
 2319 002e 22F40052 		bic	r2, r2, #8192
 2320 0032 9A61     		str	r2, [r3, #24]
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2321              		.loc 1 901 5 view .LVU753
 2322 0034 0368     		ldr	r3, [r0]
 2323 0036 03F58053 		add	r3, r3, #4096
 2324 003a 9A69     		ldr	r2, [r3, #24]
 2325 003c 22F00202 		bic	r2, r2, #2
 2326 0040 9A61     		str	r2, [r3, #24]
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2327              		.loc 1 904 5 view .LVU754
 2328 0042 0268     		ldr	r2, [r0]
 2329 0044 1368     		ldr	r3, [r2]
 2330 0046 23F00403 		bic	r3, r3, #4
 2331 004a 1360     		str	r3, [r2]
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2332              		.loc 1 908 5 view .LVU755
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2333              		.loc 1 908 20 is_stmt 0 view .LVU756
 2334 004c 0368     		ldr	r3, [r0]
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2335              		.loc 1 908 13 view .LVU757
 2336 004e 1D68     		ldr	r5, [r3]
 2337              	.LVL167:
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2338              		.loc 1 909 5 is_stmt 1 view .LVU758
 2339 0050 0120     		movs	r0, #1
 2340              	.LVL168:
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2341              		.loc 1 909 5 is_stmt 0 view .LVU759
 2342 0052 FFF7FEFF 		bl	HAL_Delay
 2343              	.LVL169:
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2344              		.loc 1 910 5 is_stmt 1 view .LVU760
ARM GAS  /tmp/cc5eYngs.s 			page 124


 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2345              		.loc 1 910 10 is_stmt 0 view .LVU761
 2346 0056 2368     		ldr	r3, [r4]
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2347              		.loc 1 910 29 view .LVU762
 2348 0058 1D60     		str	r5, [r3]
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2349              		.loc 1 913 5 is_stmt 1 view .LVU763
 2350 005a 2046     		mov	r0, r4
 2351 005c FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2352              	.LVL170:
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2353              		.loc 1 916 5 view .LVU764
 2354 0060 2268     		ldr	r2, [r4]
 2355 0062 1368     		ldr	r3, [r2]
 2356 0064 23F00803 		bic	r3, r3, #8
 2357 0068 1360     		str	r3, [r2]
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2358              		.loc 1 920 5 view .LVU765
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2359              		.loc 1 920 20 is_stmt 0 view .LVU766
 2360 006a 2368     		ldr	r3, [r4]
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2361              		.loc 1 920 13 view .LVU767
 2362 006c 1D68     		ldr	r5, [r3]
 2363              	.LVL171:
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2364              		.loc 1 921 5 is_stmt 1 view .LVU768
 2365 006e 0120     		movs	r0, #1
 2366 0070 FFF7FEFF 		bl	HAL_Delay
 2367              	.LVL172:
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2368              		.loc 1 922 5 view .LVU769
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2369              		.loc 1 922 10 is_stmt 0 view .LVU770
 2370 0074 2368     		ldr	r3, [r4]
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2371              		.loc 1 922 29 view .LVU771
 2372 0076 1D60     		str	r5, [r3]
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2373              		.loc 1 925 5 is_stmt 1 view .LVU772
 2374              	.LVL173:
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2375              		.loc 1 925 20 is_stmt 0 view .LVU773
 2376 0078 0023     		movs	r3, #0
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2377              		.loc 1 925 5 view .LVU774
 2378 007a 08E0     		b	.L131
 2379              	.LVL174:
 2380              	.L132:
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 2381              		.loc 1 927 7 is_stmt 1 discriminator 3 view .LVU775
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 2382              		.loc 1 927 64 is_stmt 0 discriminator 3 view .LVU776
 2383 007c 03F11202 		add	r2, r3, #18
 2384 0080 54F82210 		ldr	r1, [r4, r2, lsl #2]
 2385              	.LVL175:
ARM GAS  /tmp/cc5eYngs.s 			page 125


 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2386              		.loc 1 928 7 is_stmt 1 discriminator 3 view .LVU777
 2387 0084 4A68     		ldr	r2, [r1, #4]
 2388 0086 42F00042 		orr	r2, r2, #-2147483648
 2389 008a 4A60     		str	r2, [r1, #4]
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2390              		.loc 1 925 73 discriminator 3 view .LVU778
 2391 008c 0133     		adds	r3, r3, #1
 2392              	.LVL176:
 2393              	.L131:
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2394              		.loc 1 925 35 discriminator 1 view .LVU779
 2395 008e 032B     		cmp	r3, #3
 2396 0090 F4D9     		bls	.L132
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2397              		.loc 1 931 5 view .LVU780
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2398              		.loc 1 931 29 is_stmt 0 view .LVU781
 2399 0092 0020     		movs	r0, #0
 2400 0094 A065     		str	r0, [r4, #88]
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2401              		.loc 1 933 5 is_stmt 1 view .LVU782
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2402              		.loc 1 933 18 is_stmt 0 view .LVU783
 2403 0096 1023     		movs	r3, #16
 2404              	.LVL177:
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2405              		.loc 1 933 18 view .LVU784
 2406 0098 C4F88430 		str	r3, [r4, #132]
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2407              		.loc 1 936 5 is_stmt 1 view .LVU785
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2408              		.loc 1 936 12 is_stmt 0 view .LVU786
 2409 009c B6E7     		b	.L130
 2410              		.cfi_endproc
 2411              	.LFE137:
 2413              		.section	.text.HAL_ETH_Transmit,"ax",%progbits
 2414              		.align	1
 2415              		.global	HAL_ETH_Transmit
 2416              		.syntax unified
 2417              		.thumb
 2418              		.thumb_func
 2420              	HAL_ETH_Transmit:
 2421              	.LVL178:
 2422              	.LFB138:
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 2423              		.loc 1 953 1 is_stmt 1 view -0
 2424              		.cfi_startproc
 2425              		@ args = 0, pretend = 0, frame = 0
 2426              		@ frame_needed = 0, uses_anonymous_args = 0
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 2427              		.loc 1 953 1 is_stmt 0 view .LVU788
 2428 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2429              	.LCFI24:
 2430              		.cfi_def_cfa_offset 24
 2431              		.cfi_offset 3, -24
 2432              		.cfi_offset 4, -20
ARM GAS  /tmp/cc5eYngs.s 			page 126


 2433              		.cfi_offset 5, -16
 2434              		.cfi_offset 6, -12
 2435              		.cfi_offset 7, -8
 2436              		.cfi_offset 14, -4
 2437 0002 0446     		mov	r4, r0
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 2438              		.loc 1 954 3 is_stmt 1 view .LVU789
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2439              		.loc 1 955 3 view .LVU790
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2440              		.loc 1 957 3 view .LVU791
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2441              		.loc 1 957 6 is_stmt 0 view .LVU792
 2442 0004 31B1     		cbz	r1, .L148
 2443 0006 1546     		mov	r5, r2
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2444              		.loc 1 963 3 is_stmt 1 view .LVU793
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2445              		.loc 1 963 11 is_stmt 0 view .LVU794
 2446 0008 D4F88430 		ldr	r3, [r4, #132]
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2447              		.loc 1 963 6 view .LVU795
 2448 000c 232B     		cmp	r3, #35
 2449 000e 09D0     		beq	.L149
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2450              		.loc 1 1016 12 view .LVU796
 2451 0010 0120     		movs	r0, #1
 2452              	.LVL179:
 2453              	.L138:
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2454              		.loc 1 1018 1 view .LVU797
 2455 0012 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2456              	.LVL180:
 2457              	.L148:
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2458              		.loc 1 959 5 is_stmt 1 view .LVU798
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2459              		.loc 1 959 9 is_stmt 0 view .LVU799
 2460 0014 D0F88830 		ldr	r3, [r0, #136]
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2461              		.loc 1 959 21 view .LVU800
 2462 0018 43F00103 		orr	r3, r3, #1
 2463 001c C0F88830 		str	r3, [r0, #136]
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2464              		.loc 1 960 5 is_stmt 1 view .LVU801
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2465              		.loc 1 960 12 is_stmt 0 view .LVU802
 2466 0020 0120     		movs	r0, #1
 2467              	.LVL181:
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2468              		.loc 1 960 12 view .LVU803
 2469 0022 F6E7     		b	.L138
 2470              	.LVL182:
 2471              	.L149:
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2472              		.loc 1 966 5 is_stmt 1 view .LVU804
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
ARM GAS  /tmp/cc5eYngs.s 			page 127


 2473              		.loc 1 966 9 is_stmt 0 view .LVU805
 2474 0024 0022     		movs	r2, #0
 2475              	.LVL183:
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2476              		.loc 1 966 9 view .LVU806
 2477 0026 2046     		mov	r0, r4
 2478              	.LVL184:
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2479              		.loc 1 966 9 view .LVU807
 2480 0028 FFF7FEFF 		bl	ETH_Prepare_Tx_Descriptors
 2481              	.LVL185:
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2482              		.loc 1 966 8 view .LVU808
 2483 002c 0028     		cmp	r0, #0
 2484 002e 35D1     		bne	.L150
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2485              		.loc 1 974 5 is_stmt 1 view .LVU809
 2486              	.LBB31:
 2487              	.LBI31:
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2488              		.loc 2 877 27 view .LVU810
 2489              	.LBB32:
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2490              		.loc 2 879 3 view .LVU811
 2491              		.syntax unified
 2492              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2493 0030 BFF34F8F 		dsb 0xF
 2494              	@ 0 "" 2
 2495              		.thumb
 2496              		.syntax unified
 2497              	.LBE32:
 2498              	.LBE31:
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2499              		.loc 1 976 5 view .LVU812
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2500              		.loc 1 976 83 is_stmt 0 view .LVU813
 2501 0034 A36A     		ldr	r3, [r4, #40]
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2502              		.loc 1 976 66 view .LVU814
 2503 0036 9A1D     		adds	r2, r3, #6
 2504 0038 54F82260 		ldr	r6, [r4, r2, lsl #2]
 2505              	.LVL186:
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2506              		.loc 1 979 5 is_stmt 1 view .LVU815
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2507              		.loc 1 979 5 view .LVU816
 2508 003c 5A1C     		adds	r2, r3, #1
 2509 003e A262     		str	r2, [r4, #40]
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2510              		.loc 1 979 5 view .LVU817
 2511 0040 032A     		cmp	r2, #3
 2512 0042 01D9     		bls	.L140
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2513              		.loc 1 979 5 discriminator 1 view .LVU818
 2514 0044 033B     		subs	r3, r3, #3
 2515 0046 A362     		str	r3, [r4, #40]
 2516              	.L140:
ARM GAS  /tmp/cc5eYngs.s 			page 128


 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2517              		.loc 1 979 5 discriminator 3 view .LVU819
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2518              		.loc 1 983 5 discriminator 3 view .LVU820
 2519 0048 A26A     		ldr	r2, [r4, #40]
 2520 004a 2368     		ldr	r3, [r4]
 2521 004c 0632     		adds	r2, r2, #6
 2522 004e 54F82220 		ldr	r2, [r4, r2, lsl #2]
 2523 0052 03F58053 		add	r3, r3, #4096
 2524 0056 5A60     		str	r2, [r3, #4]
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2525              		.loc 1 985 5 discriminator 3 view .LVU821
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2526              		.loc 1 985 17 is_stmt 0 discriminator 3 view .LVU822
 2527 0058 FFF7FEFF 		bl	HAL_GetTick
 2528              	.LVL187:
 2529 005c 0746     		mov	r7, r0
 2530              	.LVL188:
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2531              		.loc 1 988 5 is_stmt 1 discriminator 3 view .LVU823
 2532              	.L143:
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2533              		.loc 1 988 51 view .LVU824
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2534              		.loc 1 988 22 is_stmt 0 view .LVU825
 2535 005e 3368     		ldr	r3, [r6]
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2536              		.loc 1 988 51 view .LVU826
 2537 0060 002B     		cmp	r3, #0
 2538 0062 30DA     		bge	.L151
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2539              		.loc 1 990 7 is_stmt 1 view .LVU827
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2540              		.loc 1 990 16 is_stmt 0 view .LVU828
 2541 0064 2368     		ldr	r3, [r4]
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2542              		.loc 1 990 26 view .LVU829
 2543 0066 03F58052 		add	r2, r3, #4096
 2544 006a 5269     		ldr	r2, [r2, #20]
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2545              		.loc 1 990 10 view .LVU830
 2546 006c 12F4005F 		tst	r2, #8192
 2547 0070 1CD1     		bne	.L152
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2548              		.loc 1 999 7 is_stmt 1 view .LVU831
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2549              		.loc 1 999 10 is_stmt 0 view .LVU832
 2550 0072 B5F1FF3F 		cmp	r5, #-1
 2551 0076 F2D0     		beq	.L143
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         {
 2552              		.loc 1 1001 9 is_stmt 1 view .LVU833
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         {
 2553              		.loc 1 1001 15 is_stmt 0 view .LVU834
 2554 0078 FFF7FEFF 		bl	HAL_GetTick
 2555              	.LVL189:
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         {
 2556              		.loc 1 1001 29 view .LVU835
ARM GAS  /tmp/cc5eYngs.s 			page 129


 2557 007c C01B     		subs	r0, r0, r7
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         {
 2558              		.loc 1 1001 12 view .LVU836
 2559 007e A842     		cmp	r0, r5
 2560 0080 01D8     		bhi	.L144
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         {
 2561              		.loc 1 1001 53 discriminator 1 view .LVU837
 2562 0082 002D     		cmp	r5, #0
 2563 0084 EBD1     		bne	.L143
 2564              	.L144:
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           /* Clear TX descriptor so that we can proceed */
 2565              		.loc 1 1003 11 is_stmt 1 view .LVU838
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           /* Clear TX descriptor so that we can proceed */
 2566              		.loc 1 1003 15 is_stmt 0 view .LVU839
 2567 0086 D4F88830 		ldr	r3, [r4, #136]
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           /* Clear TX descriptor so that we can proceed */
 2568              		.loc 1 1003 27 view .LVU840
 2569 008a 43F00403 		orr	r3, r3, #4
 2570 008e C4F88830 		str	r3, [r4, #136]
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           return HAL_ERROR;
 2571              		.loc 1 1005 11 is_stmt 1 view .LVU841
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           return HAL_ERROR;
 2572              		.loc 1 1005 28 is_stmt 0 view .LVU842
 2573 0092 4FF04053 		mov	r3, #805306368
 2574 0096 3360     		str	r3, [r6]
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         }
 2575              		.loc 1 1006 11 is_stmt 1 view .LVU843
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         }
 2576              		.loc 1 1006 18 is_stmt 0 view .LVU844
 2577 0098 0120     		movs	r0, #1
 2578 009a BAE7     		b	.L138
 2579              	.LVL190:
 2580              	.L150:
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 2581              		.loc 1 969 7 is_stmt 1 view .LVU845
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 2582              		.loc 1 969 11 is_stmt 0 view .LVU846
 2583 009c D4F88830 		ldr	r3, [r4, #136]
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 2584              		.loc 1 969 23 view .LVU847
 2585 00a0 43F00203 		orr	r3, r3, #2
 2586 00a4 C4F88830 		str	r3, [r4, #136]
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2587              		.loc 1 970 7 is_stmt 1 view .LVU848
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2588              		.loc 1 970 14 is_stmt 0 view .LVU849
 2589 00a8 0120     		movs	r0, #1
 2590 00aa B2E7     		b	.L138
 2591              	.LVL191:
 2592              	.L152:
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->DMAErrorCode = heth->Instance->DMASR;
 2593              		.loc 1 992 9 is_stmt 1 view .LVU850
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->DMAErrorCode = heth->Instance->DMASR;
 2594              		.loc 1 992 13 is_stmt 0 view .LVU851
 2595 00ac D4F88820 		ldr	r2, [r4, #136]
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->DMAErrorCode = heth->Instance->DMASR;
 2596              		.loc 1 992 25 view .LVU852
ARM GAS  /tmp/cc5eYngs.s 			page 130


 2597 00b0 42F00802 		orr	r2, r2, #8
 2598 00b4 C4F88820 		str	r2, [r4, #136]
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return function status */
 2599              		.loc 1 993 9 is_stmt 1 view .LVU853
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return function status */
 2600              		.loc 1 993 44 is_stmt 0 view .LVU854
 2601 00b8 03F58053 		add	r3, r3, #4096
 2602 00bc 5B69     		ldr	r3, [r3, #20]
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return function status */
 2603              		.loc 1 993 28 view .LVU855
 2604 00be C4F88C30 		str	r3, [r4, #140]
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 2605              		.loc 1 995 9 is_stmt 1 view .LVU856
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 2606              		.loc 1 995 16 is_stmt 0 view .LVU857
 2607 00c2 0120     		movs	r0, #1
 2608 00c4 A5E7     		b	.L138
 2609              	.L151:
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2610              		.loc 1 1012 12 view .LVU858
 2611 00c6 0020     		movs	r0, #0
 2612 00c8 A3E7     		b	.L138
 2613              		.cfi_endproc
 2614              	.LFE138:
 2616              		.section	.text.HAL_ETH_Transmit_IT,"ax",%progbits
 2617              		.align	1
 2618              		.global	HAL_ETH_Transmit_IT
 2619              		.syntax unified
 2620              		.thumb
 2621              		.thumb_func
 2623              	HAL_ETH_Transmit_IT:
 2624              	.LVL192:
 2625              	.LFB139:
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pTxConfig == NULL)
 2626              		.loc 1 1028 1 is_stmt 1 view -0
 2627              		.cfi_startproc
 2628              		@ args = 0, pretend = 0, frame = 0
 2629              		@ frame_needed = 0, uses_anonymous_args = 0
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pTxConfig == NULL)
 2630              		.loc 1 1028 1 is_stmt 0 view .LVU860
 2631 0000 10B5     		push	{r4, lr}
 2632              	.LCFI25:
 2633              		.cfi_def_cfa_offset 8
 2634              		.cfi_offset 4, -8
 2635              		.cfi_offset 14, -4
 2636 0002 0446     		mov	r4, r0
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2637              		.loc 1 1029 3 is_stmt 1 view .LVU861
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2638              		.loc 1 1029 6 is_stmt 0 view .LVU862
 2639 0004 29B1     		cbz	r1, .L161
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2640              		.loc 1 1035 3 is_stmt 1 view .LVU863
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2641              		.loc 1 1035 11 is_stmt 0 view .LVU864
 2642 0006 D4F88430 		ldr	r3, [r4, #132]
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
ARM GAS  /tmp/cc5eYngs.s 			page 131


 2643              		.loc 1 1035 6 view .LVU865
 2644 000a 232B     		cmp	r3, #35
 2645 000c 09D0     		beq	.L162
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2646              		.loc 1 1068 12 view .LVU866
 2647 000e 0120     		movs	r0, #1
 2648              	.LVL193:
 2649              	.L155:
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2650              		.loc 1 1070 1 view .LVU867
 2651 0010 10BD     		pop	{r4, pc}
 2652              	.LVL194:
 2653              	.L161:
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2654              		.loc 1 1031 5 is_stmt 1 view .LVU868
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2655              		.loc 1 1031 9 is_stmt 0 view .LVU869
 2656 0012 D0F88830 		ldr	r3, [r0, #136]
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2657              		.loc 1 1031 21 view .LVU870
 2658 0016 43F00103 		orr	r3, r3, #1
 2659 001a C0F88830 		str	r3, [r0, #136]
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2660              		.loc 1 1032 5 is_stmt 1 view .LVU871
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2661              		.loc 1 1032 12 is_stmt 0 view .LVU872
 2662 001e 0120     		movs	r0, #1
 2663              	.LVL195:
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2664              		.loc 1 1032 12 view .LVU873
 2665 0020 F6E7     		b	.L155
 2666              	.LVL196:
 2667              	.L162:
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2668              		.loc 1 1038 5 is_stmt 1 view .LVU874
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2669              		.loc 1 1038 66 is_stmt 0 view .LVU875
 2670 0022 4B6B     		ldr	r3, [r1, #52]
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2671              		.loc 1 1038 43 view .LVU876
 2672 0024 E363     		str	r3, [r4, #60]
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2673              		.loc 1 1041 5 is_stmt 1 view .LVU877
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2674              		.loc 1 1041 9 is_stmt 0 view .LVU878
 2675 0026 0122     		movs	r2, #1
 2676 0028 2046     		mov	r0, r4
 2677              	.LVL197:
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2678              		.loc 1 1041 9 view .LVU879
 2679 002a FFF7FEFF 		bl	ETH_Prepare_Tx_Descriptors
 2680              	.LVL198:
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2681              		.loc 1 1041 8 view .LVU880
 2682 002e 38B1     		cbz	r0, .L156
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 2683              		.loc 1 1043 7 is_stmt 1 view .LVU881
ARM GAS  /tmp/cc5eYngs.s 			page 132


1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 2684              		.loc 1 1043 11 is_stmt 0 view .LVU882
 2685 0030 D4F88830 		ldr	r3, [r4, #136]
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 2686              		.loc 1 1043 23 view .LVU883
 2687 0034 43F00203 		orr	r3, r3, #2
 2688 0038 C4F88830 		str	r3, [r4, #136]
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2689              		.loc 1 1044 7 is_stmt 1 view .LVU884
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2690              		.loc 1 1044 14 is_stmt 0 view .LVU885
 2691 003c 0120     		movs	r0, #1
 2692 003e E7E7     		b	.L155
 2693              	.L156:
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2694              		.loc 1 1048 5 is_stmt 1 view .LVU886
 2695              	.LBB33:
 2696              	.LBI33:
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2697              		.loc 2 877 27 view .LVU887
 2698              	.LBB34:
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2699              		.loc 2 879 3 view .LVU888
 2700              		.syntax unified
 2701              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2702 0040 BFF34F8F 		dsb 0xF
 2703              	@ 0 "" 2
 2704              		.thumb
 2705              		.syntax unified
 2706              	.LBE34:
 2707              	.LBE33:
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2708              		.loc 1 1051 5 view .LVU889
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2709              		.loc 1 1051 5 view .LVU890
 2710 0044 A36A     		ldr	r3, [r4, #40]
 2711 0046 5A1C     		adds	r2, r3, #1
 2712 0048 A262     		str	r2, [r4, #40]
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2713              		.loc 1 1051 5 view .LVU891
 2714 004a 032A     		cmp	r2, #3
 2715 004c 01D9     		bls	.L157
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2716              		.loc 1 1051 5 discriminator 1 view .LVU892
 2717 004e 033B     		subs	r3, r3, #3
 2718 0050 A362     		str	r3, [r4, #40]
 2719              	.L157:
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2720              		.loc 1 1051 5 discriminator 3 view .LVU893
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2721              		.loc 1 1055 5 discriminator 3 view .LVU894
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2722              		.loc 1 1055 15 is_stmt 0 discriminator 3 view .LVU895
 2723 0052 2368     		ldr	r3, [r4]
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2724              		.loc 1 1055 26 discriminator 3 view .LVU896
 2725 0054 03F58052 		add	r2, r3, #4096
ARM GAS  /tmp/cc5eYngs.s 			page 133


 2726 0058 5269     		ldr	r2, [r2, #20]
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2727              		.loc 1 1055 8 discriminator 3 view .LVU897
 2728 005a 12F0040F 		tst	r2, #4
 2729 005e 08D0     		beq	.L158
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Resume DMA transmission*/
 2730              		.loc 1 1058 7 is_stmt 1 view .LVU898
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Resume DMA transmission*/
 2731              		.loc 1 1058 31 is_stmt 0 view .LVU899
 2732 0060 03F58053 		add	r3, r3, #4096
 2733 0064 0422     		movs	r2, #4
 2734 0066 5A61     		str	r2, [r3, #20]
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2735              		.loc 1 1060 7 is_stmt 1 view .LVU900
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2736              		.loc 1 1060 12 is_stmt 0 view .LVU901
 2737 0068 2368     		ldr	r3, [r4]
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2738              		.loc 1 1060 33 view .LVU902
 2739 006a 03F58053 		add	r3, r3, #4096
 2740 006e 0022     		movs	r2, #0
 2741 0070 5A60     		str	r2, [r3, #4]
 2742              	.L158:
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2743              		.loc 1 1063 5 is_stmt 1 view .LVU903
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2744              		.loc 1 1063 12 is_stmt 0 view .LVU904
 2745 0072 0020     		movs	r0, #0
 2746 0074 CCE7     		b	.L155
 2747              		.cfi_endproc
 2748              	.LFE139:
 2750              		.section	.text.HAL_ETH_ReadData,"ax",%progbits
 2751              		.align	1
 2752              		.global	HAL_ETH_ReadData
 2753              		.syntax unified
 2754              		.thumb
 2755              		.thumb_func
 2757              	HAL_ETH_ReadData:
 2758              	.LVL199:
 2759              	.LFB140:
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
 2760              		.loc 1 1080 1 is_stmt 1 view -0
 2761              		.cfi_startproc
 2762              		@ args = 0, pretend = 0, frame = 0
 2763              		@ frame_needed = 0, uses_anonymous_args = 0
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
 2764              		.loc 1 1080 1 is_stmt 0 view .LVU906
 2765 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2766              	.LCFI26:
 2767              		.cfi_def_cfa_offset 40
 2768              		.cfi_offset 3, -40
 2769              		.cfi_offset 4, -36
 2770              		.cfi_offset 5, -32
 2771              		.cfi_offset 6, -28
 2772              		.cfi_offset 7, -24
 2773              		.cfi_offset 8, -20
 2774              		.cfi_offset 9, -16
ARM GAS  /tmp/cc5eYngs.s 			page 134


 2775              		.cfi_offset 10, -12
 2776              		.cfi_offset 11, -8
 2777              		.cfi_offset 14, -4
 2778 0004 0446     		mov	r4, r0
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 2779              		.loc 1 1081 3 is_stmt 1 view .LVU907
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccnt = 0U;
 2780              		.loc 1 1082 3 view .LVU908
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccntmax;
 2781              		.loc 1 1083 3 view .LVU909
 2782              	.LVL200:
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t bufflength;
 2783              		.loc 1 1084 3 view .LVU910
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t rxdataready = 0U;
 2784              		.loc 1 1085 3 view .LVU911
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2785              		.loc 1 1086 3 view .LVU912
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2786              		.loc 1 1089 3 view .LVU913
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2787              		.loc 1 1089 6 is_stmt 0 view .LVU914
 2788 0006 89B1     		cbz	r1, .L179
 2789 0008 8B46     		mov	fp, r1
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2790              		.loc 1 1095 3 is_stmt 1 view .LVU915
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2791              		.loc 1 1095 11 is_stmt 0 view .LVU916
 2792 000a D0F88430 		ldr	r3, [r0, #132]
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2793              		.loc 1 1095 6 view .LVU917
 2794 000e 232B     		cmp	r3, #35
 2795 0010 72D1     		bne	.L176
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 2796              		.loc 1 1100 3 is_stmt 1 view .LVU918
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 2797              		.loc 1 1100 11 is_stmt 0 view .LVU919
 2798 0012 D0F85C80 		ldr	r8, [r0, #92]
 2799              	.LVL201:
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 2800              		.loc 1 1101 3 is_stmt 1 view .LVU920
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 2801              		.loc 1 1101 60 is_stmt 0 view .LVU921
 2802 0016 08F11203 		add	r3, r8, #18
 2803 001a 50F82350 		ldr	r5, [r0, r3, lsl #2]
 2804              	.LVL202:
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2805              		.loc 1 1102 3 is_stmt 1 view .LVU922
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2806              		.loc 1 1102 50 is_stmt 0 view .LVU923
 2807 001e C36E     		ldr	r3, [r0, #108]
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2808              		.loc 1 1102 14 view .LVU924
 2809 0020 C3F1040A 		rsb	r10, r3, #4
 2810              	.LVL203:
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
 2811              		.loc 1 1105 3 is_stmt 1 view .LVU925
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 135


 2812              		.loc 1 1086 11 is_stmt 0 view .LVU926
 2813 0024 4FF00009 		mov	r9, #0
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccntmax;
 2814              		.loc 1 1083 12 view .LVU927
 2815 0028 4F46     		mov	r7, r9
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
 2816              		.loc 1 1105 9 view .LVU928
 2817 002a 38E0     		b	.L166
 2818              	.LVL204:
 2819              	.L179:
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2820              		.loc 1 1091 5 is_stmt 1 view .LVU929
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2821              		.loc 1 1091 9 is_stmt 0 view .LVU930
 2822 002c D0F88830 		ldr	r3, [r0, #136]
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2823              		.loc 1 1091 21 view .LVU931
 2824 0030 43F00103 		orr	r3, r3, #1
 2825 0034 C0F88830 		str	r3, [r0, #136]
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2826              		.loc 1 1092 5 is_stmt 1 view .LVU932
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2827              		.loc 1 1092 12 is_stmt 0 view .LVU933
 2828 0038 0120     		movs	r0, #1
 2829              	.LVL205:
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2830              		.loc 1 1092 12 view .LVU934
 2831 003a 5EE0     		b	.L165
 2832              	.LVL206:
 2833              	.L168:
1118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2834              		.loc 1 1118 7 is_stmt 1 view .LVU935
1118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2835              		.loc 1 1118 11 is_stmt 0 view .LVU936
 2836 003c 2B68     		ldr	r3, [r5]
1118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2837              		.loc 1 1118 10 view .LVU937
 2838 003e 13F4007F 		tst	r3, #512
 2839 0042 02D0     		beq	.L170
1120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxDescList.RxDataLength = 0;
 2840              		.loc 1 1120 9 is_stmt 1 view .LVU938
1120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxDescList.RxDataLength = 0;
 2841              		.loc 1 1120 36 is_stmt 0 view .LVU939
 2842 0044 0023     		movs	r3, #0
 2843 0046 2366     		str	r3, [r4, #96]
1121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 2844              		.loc 1 1121 9 is_stmt 1 view .LVU940
1121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 2845              		.loc 1 1121 39 is_stmt 0 view .LVU941
 2846 0048 6366     		str	r3, [r4, #100]
 2847              	.L170:
1125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 2848              		.loc 1 1125 7 is_stmt 1 view .LVU942
1125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 2849              		.loc 1 1125 18 is_stmt 0 view .LVU943
 2850 004a 6669     		ldr	r6, [r4, #20]
 2851              	.LVL207:
ARM GAS  /tmp/cc5eYngs.s 			page 136


1126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2852              		.loc 1 1126 7 is_stmt 1 view .LVU944
1126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2853              		.loc 1 1126 11 is_stmt 0 view .LVU945
 2854 004c 2B68     		ldr	r3, [r5]
1126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2855              		.loc 1 1126 10 view .LVU946
 2856 004e 13F4807F 		tst	r3, #256
 2857 0052 07D0     		beq	.L171
1129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2858              		.loc 1 1129 9 is_stmt 1 view .LVU947
1129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2859              		.loc 1 1129 33 is_stmt 0 view .LVU948
 2860 0054 2E68     		ldr	r6, [r5]
 2861              	.LVL208:
1129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2862              		.loc 1 1129 61 view .LVU949
 2863 0056 C6F30D46 		ubfx	r6, r6, #16, #14
1129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2864              		.loc 1 1129 20 view .LVU950
 2865 005a 043E     		subs	r6, r6, #4
 2866              	.LVL209:
1132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2867              		.loc 1 1132 9 is_stmt 1 view .LVU951
1132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2868              		.loc 1 1132 51 is_stmt 0 view .LVU952
 2869 005c 2B68     		ldr	r3, [r5]
1132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2870              		.loc 1 1132 40 view .LVU953
 2871 005e 2367     		str	r3, [r4, #112]
1135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 2872              		.loc 1 1135 9 is_stmt 1 view .LVU954
 2873              	.LVL210:
1135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 2874              		.loc 1 1135 21 is_stmt 0 view .LVU955
 2875 0060 4FF00109 		mov	r9, #1
 2876              	.LVL211:
 2877              	.L171:
1139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 2878              		.loc 1 1139 7 is_stmt 1 view .LVU956
 2879 0064 AA68     		ldr	r2, [r5, #8]
 2880 0066 2A62     		str	r2, [r5, #32]
1146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                              (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 2881              		.loc 1 1146 7 view .LVU957
 2882 0068 B3B2     		uxth	r3, r6
 2883 006a 04F18001 		add	r1, r4, #128
 2884 006e 04F17C00 		add	r0, r4, #124
 2885 0072 FFF7FEFF 		bl	HAL_ETH_RxLinkCallback
 2886              	.LVL212:
1149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
 2887              		.loc 1 1149 7 view .LVU958
1149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
 2888              		.loc 1 1149 23 is_stmt 0 view .LVU959
 2889 0076 236E     		ldr	r3, [r4, #96]
1149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
 2890              		.loc 1 1149 33 view .LVU960
 2891 0078 0133     		adds	r3, r3, #1
ARM GAS  /tmp/cc5eYngs.s 			page 137


 2892 007a 2366     		str	r3, [r4, #96]
1150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2893              		.loc 1 1150 7 is_stmt 1 view .LVU961
1150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2894              		.loc 1 1150 23 is_stmt 0 view .LVU962
 2895 007c 636E     		ldr	r3, [r4, #100]
1150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2896              		.loc 1 1150 37 view .LVU963
 2897 007e 3344     		add	r3, r3, r6
 2898 0080 6366     		str	r3, [r4, #100]
1153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2899              		.loc 1 1153 7 is_stmt 1 view .LVU964
1153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2900              		.loc 1 1153 30 is_stmt 0 view .LVU965
 2901 0082 0023     		movs	r3, #0
 2902 0084 2B62     		str	r3, [r5, #32]
 2903              	.LVL213:
 2904              	.L169:
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 2905              		.loc 1 1157 5 is_stmt 1 view .LVU966
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 2906              		.loc 1 1157 5 view .LVU967
 2907 0086 08F10103 		add	r3, r8, #1
 2908              	.LVL214:
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 2909              		.loc 1 1157 5 view .LVU968
 2910 008a 032B     		cmp	r3, #3
 2911 008c 01D9     		bls	.L172
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 2912              		.loc 1 1157 5 discriminator 1 view .LVU969
 2913 008e A8F10303 		sub	r3, r8, #3
 2914              	.LVL215:
 2915              	.L172:
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 2916              		.loc 1 1157 5 discriminator 3 view .LVU970
1159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     desccnt++;
 2917              		.loc 1 1159 5 discriminator 3 view .LVU971
1159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     desccnt++;
 2918              		.loc 1 1159 62 is_stmt 0 discriminator 3 view .LVU972
 2919 0092 03F11202 		add	r2, r3, #18
 2920 0096 54F82250 		ldr	r5, [r4, r2, lsl #2]
 2921              	.LVL216:
1160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2922              		.loc 1 1160 5 is_stmt 1 discriminator 3 view .LVU973
1160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2923              		.loc 1 1160 12 is_stmt 0 discriminator 3 view .LVU974
 2924 009a 0137     		adds	r7, r7, #1
 2925              	.LVL217:
1160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2926              		.loc 1 1160 12 discriminator 3 view .LVU975
 2927 009c 9846     		mov	r8, r3
 2928              	.LVL218:
 2929              	.L166:
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2930              		.loc 1 1106 10 is_stmt 1 view .LVU976
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
 2931              		.loc 1 1105 11 is_stmt 0 view .LVU977
ARM GAS  /tmp/cc5eYngs.s 			page 138


 2932 009e 2B68     		ldr	r3, [r5]
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2933              		.loc 1 1106 10 view .LVU978
 2934 00a0 002B     		cmp	r3, #0
 2935 00a2 14DB     		blt	.L173
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
 2936              		.loc 1 1105 77 view .LVU979
 2937 00a4 5745     		cmp	r7, r10
 2938 00a6 12D2     		bcs	.L173
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2939              		.loc 1 1106 10 view .LVU980
 2940 00a8 B9F1000F 		cmp	r9, #0
 2941 00ac 0FD1     		bne	.L173
1108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2942              		.loc 1 1108 5 is_stmt 1 view .LVU981
1108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2943              		.loc 1 1108 9 is_stmt 0 view .LVU982
 2944 00ae 2B68     		ldr	r3, [r5]
1108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2945              		.loc 1 1108 8 view .LVU983
 2946 00b0 13F4807F 		tst	r3, #256
 2947 00b4 03D0     		beq	.L167
1111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get timestamp low */
 2948              		.loc 1 1111 7 is_stmt 1 view .LVU984
1111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get timestamp low */
 2949              		.loc 1 1111 59 is_stmt 0 view .LVU985
 2950 00b6 AB69     		ldr	r3, [r5, #24]
1111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get timestamp low */
 2951              		.loc 1 1111 48 view .LVU986
 2952 00b8 A367     		str	r3, [r4, #120]
1113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2953              		.loc 1 1113 7 is_stmt 1 view .LVU987
1113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2954              		.loc 1 1113 59 is_stmt 0 view .LVU988
 2955 00ba EB69     		ldr	r3, [r5, #28]
1113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2956              		.loc 1 1113 48 view .LVU989
 2957 00bc 6367     		str	r3, [r4, #116]
 2958              	.L167:
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2959              		.loc 1 1115 5 is_stmt 1 view .LVU990
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2960              		.loc 1 1115 10 is_stmt 0 view .LVU991
 2961 00be 2B68     		ldr	r3, [r5]
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2962              		.loc 1 1115 8 view .LVU992
 2963 00c0 13F4007F 		tst	r3, #512
 2964 00c4 BAD1     		bne	.L168
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2965              		.loc 1 1115 95 discriminator 1 view .LVU993
 2966 00c6 E36F     		ldr	r3, [r4, #124]
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2967              		.loc 1 1115 75 discriminator 1 view .LVU994
 2968 00c8 002B     		cmp	r3, #0
 2969 00ca B7D1     		bne	.L168
 2970 00cc DBE7     		b	.L169
 2971              	.L173:
ARM GAS  /tmp/cc5eYngs.s 			page 139


1163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 2972              		.loc 1 1163 3 is_stmt 1 view .LVU995
1163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 2973              		.loc 1 1163 19 is_stmt 0 view .LVU996
 2974 00ce E36E     		ldr	r3, [r4, #108]
1163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 2975              		.loc 1 1163 35 view .LVU997
 2976 00d0 3B44     		add	r3, r3, r7
 2977 00d2 E366     		str	r3, [r4, #108]
1164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2978              		.loc 1 1164 3 is_stmt 1 view .LVU998
1164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2979              		.loc 1 1164 6 is_stmt 0 view .LVU999
 2980 00d4 33B9     		cbnz	r3, .L180
 2981              	.L175:
1170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2982              		.loc 1 1170 3 is_stmt 1 view .LVU1000
1170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2983              		.loc 1 1170 30 is_stmt 0 view .LVU1001
 2984 00d6 C4F85C80 		str	r8, [r4, #92]
1172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2985              		.loc 1 1172 3 is_stmt 1 view .LVU1002
1172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2986              		.loc 1 1172 6 is_stmt 0 view .LVU1003
 2987 00da B9F1000F 		cmp	r9, #0
 2988 00de 05D1     		bne	.L181
1183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 2989              		.loc 1 1183 10 view .LVU1004
 2990 00e0 0120     		movs	r0, #1
 2991 00e2 0AE0     		b	.L165
 2992              	.L180:
1167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2993              		.loc 1 1167 5 is_stmt 1 view .LVU1005
 2994 00e4 2046     		mov	r0, r4
 2995 00e6 FFF7FEFF 		bl	ETH_UpdateDescriptor
 2996              	.LVL219:
 2997 00ea F4E7     		b	.L175
 2998              	.L181:
1175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Reset first element */
 2999              		.loc 1 1175 5 view .LVU1006
1175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Reset first element */
 3000              		.loc 1 1175 33 is_stmt 0 view .LVU1007
 3001 00ec E36F     		ldr	r3, [r4, #124]
1175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Reset first element */
 3002              		.loc 1 1175 15 view .LVU1008
 3003 00ee CBF80030 		str	r3, [fp]
1177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3004              		.loc 1 1177 5 is_stmt 1 view .LVU1009
1177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3005              		.loc 1 1177 31 is_stmt 0 view .LVU1010
 3006 00f2 0020     		movs	r0, #0
 3007 00f4 E067     		str	r0, [r4, #124]
1179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3008              		.loc 1 1179 5 is_stmt 1 view .LVU1011
1179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3009              		.loc 1 1179 12 is_stmt 0 view .LVU1012
 3010 00f6 00E0     		b	.L165
ARM GAS  /tmp/cc5eYngs.s 			page 140


 3011              	.LVL220:
 3012              	.L176:
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3013              		.loc 1 1097 12 view .LVU1013
 3014 00f8 0120     		movs	r0, #1
 3015              	.LVL221:
 3016              	.L165:
1184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3017              		.loc 1 1184 1 view .LVU1014
 3018 00fa BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
1184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3019              		.loc 1 1184 1 view .LVU1015
 3020              		.cfi_endproc
 3021              	.LFE140:
 3023              		.section	.text.HAL_ETH_RegisterRxAllocateCallback,"ax",%progbits
 3024              		.align	1
 3025              		.global	HAL_ETH_RegisterRxAllocateCallback
 3026              		.syntax unified
 3027              		.thumb
 3028              		.thumb_func
 3030              	HAL_ETH_RegisterRxAllocateCallback:
 3031              	.LVL222:
 3032              	.LFB142:
1276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (rxAllocateCallback == NULL)
 3033              		.loc 1 1276 1 is_stmt 1 view -0
 3034              		.cfi_startproc
 3035              		@ args = 0, pretend = 0, frame = 0
 3036              		@ frame_needed = 0, uses_anonymous_args = 0
 3037              		@ link register save eliminated.
1277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3038              		.loc 1 1277 3 view .LVU1017
1277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3039              		.loc 1 1277 6 is_stmt 0 view .LVU1018
 3040 0000 19B1     		cbz	r1, .L184
1284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3041              		.loc 1 1284 3 is_stmt 1 view .LVU1019
1284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3042              		.loc 1 1284 28 is_stmt 0 view .LVU1020
 3043 0002 C0F8A010 		str	r1, [r0, #160]
1286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3044              		.loc 1 1286 3 is_stmt 1 view .LVU1021
1286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3045              		.loc 1 1286 10 is_stmt 0 view .LVU1022
 3046 0006 0020     		movs	r0, #0
 3047              	.LVL223:
1286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3048              		.loc 1 1286 10 view .LVU1023
 3049 0008 7047     		bx	lr
 3050              	.LVL224:
 3051              	.L184:
1280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3052              		.loc 1 1280 12 view .LVU1024
 3053 000a 0120     		movs	r0, #1
 3054              	.LVL225:
1287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3055              		.loc 1 1287 1 view .LVU1025
 3056 000c 7047     		bx	lr
ARM GAS  /tmp/cc5eYngs.s 			page 141


 3057              		.cfi_endproc
 3058              	.LFE142:
 3060              		.section	.text.HAL_ETH_UnRegisterRxAllocateCallback,"ax",%progbits
 3061              		.align	1
 3062              		.global	HAL_ETH_UnRegisterRxAllocateCallback
 3063              		.syntax unified
 3064              		.thumb
 3065              		.thumb_func
 3067              	HAL_ETH_UnRegisterRxAllocateCallback:
 3068              	.LVL226:
 3069              	.LFB143:
1296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
 3070              		.loc 1 1296 1 is_stmt 1 view -0
 3071              		.cfi_startproc
 3072              		@ args = 0, pretend = 0, frame = 0
 3073              		@ frame_needed = 0, uses_anonymous_args = 0
 3074              		@ link register save eliminated.
1298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3075              		.loc 1 1298 3 view .LVU1027
1298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3076              		.loc 1 1298 28 is_stmt 0 view .LVU1028
 3077 0000 024B     		ldr	r3, .L186
 3078 0002 C0F8A030 		str	r3, [r0, #160]
1300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3079              		.loc 1 1300 3 is_stmt 1 view .LVU1029
1301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3080              		.loc 1 1301 1 is_stmt 0 view .LVU1030
 3081 0006 0020     		movs	r0, #0
 3082              	.LVL227:
1301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3083              		.loc 1 1301 1 view .LVU1031
 3084 0008 7047     		bx	lr
 3085              	.L187:
 3086 000a 00BF     		.align	2
 3087              	.L186:
 3088 000c 00000000 		.word	HAL_ETH_RxAllocateCallback
 3089              		.cfi_endproc
 3090              	.LFE143:
 3092              		.section	.text.HAL_ETH_RegisterRxLinkCallback,"ax",%progbits
 3093              		.align	1
 3094              		.global	HAL_ETH_RegisterRxLinkCallback
 3095              		.syntax unified
 3096              		.thumb
 3097              		.thumb_func
 3099              	HAL_ETH_RegisterRxLinkCallback:
 3100              	.LVL228:
 3101              	.LFB146:
1345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (rxLinkCallback == NULL)
 3102              		.loc 1 1345 1 is_stmt 1 view -0
 3103              		.cfi_startproc
 3104              		@ args = 0, pretend = 0, frame = 0
 3105              		@ frame_needed = 0, uses_anonymous_args = 0
 3106              		@ link register save eliminated.
1346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3107              		.loc 1 1346 3 view .LVU1033
1346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3108              		.loc 1 1346 6 is_stmt 0 view .LVU1034
ARM GAS  /tmp/cc5eYngs.s 			page 142


 3109 0000 19B1     		cbz	r1, .L190
1353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3110              		.loc 1 1353 3 is_stmt 1 view .LVU1035
1353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3111              		.loc 1 1353 24 is_stmt 0 view .LVU1036
 3112 0002 C0F8A410 		str	r1, [r0, #164]
1355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3113              		.loc 1 1355 3 is_stmt 1 view .LVU1037
1355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3114              		.loc 1 1355 10 is_stmt 0 view .LVU1038
 3115 0006 0020     		movs	r0, #0
 3116              	.LVL229:
1355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3117              		.loc 1 1355 10 view .LVU1039
 3118 0008 7047     		bx	lr
 3119              	.LVL230:
 3120              	.L190:
1349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3121              		.loc 1 1349 12 view .LVU1040
 3122 000a 0120     		movs	r0, #1
 3123              	.LVL231:
1356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3124              		.loc 1 1356 1 view .LVU1041
 3125 000c 7047     		bx	lr
 3126              		.cfi_endproc
 3127              	.LFE146:
 3129              		.section	.text.HAL_ETH_UnRegisterRxLinkCallback,"ax",%progbits
 3130              		.align	1
 3131              		.global	HAL_ETH_UnRegisterRxLinkCallback
 3132              		.syntax unified
 3133              		.thumb
 3134              		.thumb_func
 3136              	HAL_ETH_UnRegisterRxLinkCallback:
 3137              	.LVL232:
 3138              	.LFB147:
1365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
 3139              		.loc 1 1365 1 is_stmt 1 view -0
 3140              		.cfi_startproc
 3141              		@ args = 0, pretend = 0, frame = 0
 3142              		@ frame_needed = 0, uses_anonymous_args = 0
 3143              		@ link register save eliminated.
1367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3144              		.loc 1 1367 3 view .LVU1043
1367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3145              		.loc 1 1367 24 is_stmt 0 view .LVU1044
 3146 0000 024B     		ldr	r3, .L192
 3147 0002 C0F8A430 		str	r3, [r0, #164]
1369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3148              		.loc 1 1369 3 is_stmt 1 view .LVU1045
1370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3149              		.loc 1 1370 1 is_stmt 0 view .LVU1046
 3150 0006 0020     		movs	r0, #0
 3151              	.LVL233:
1370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3152              		.loc 1 1370 1 view .LVU1047
 3153 0008 7047     		bx	lr
 3154              	.L193:
ARM GAS  /tmp/cc5eYngs.s 			page 143


 3155 000a 00BF     		.align	2
 3156              	.L192:
 3157 000c 00000000 		.word	HAL_ETH_RxLinkCallback
 3158              		.cfi_endproc
 3159              	.LFE147:
 3161              		.section	.text.HAL_ETH_GetRxDataErrorCode,"ax",%progbits
 3162              		.align	1
 3163              		.global	HAL_ETH_GetRxDataErrorCode
 3164              		.syntax unified
 3165              		.thumb
 3166              		.thumb_func
 3168              	HAL_ETH_GetRxDataErrorCode:
 3169              	.LVL234:
 3170              	.LFB148:
1380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get error bits. */
 3171              		.loc 1 1380 1 is_stmt 1 view -0
 3172              		.cfi_startproc
 3173              		@ args = 0, pretend = 0, frame = 0
 3174              		@ frame_needed = 0, uses_anonymous_args = 0
 3175              		@ link register save eliminated.
1382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3176              		.loc 1 1382 3 view .LVU1049
1382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3177              		.loc 1 1382 17 is_stmt 0 view .LVU1050
 3178 0000 036F     		ldr	r3, [r0, #112]
 3179 0002 23F45C53 		bic	r3, r3, #14080
 3180 0006 23F02103 		bic	r3, r3, #33
 3181 000a 5B04     		lsls	r3, r3, #17
 3182 000c 5B0C     		lsrs	r3, r3, #17
1382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3183              		.loc 1 1382 15 view .LVU1051
 3184 000e 0B60     		str	r3, [r1]
1384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3185              		.loc 1 1384 3 is_stmt 1 view .LVU1052
1385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3186              		.loc 1 1385 1 is_stmt 0 view .LVU1053
 3187 0010 0020     		movs	r0, #0
 3188              	.LVL235:
1385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3189              		.loc 1 1385 1 view .LVU1054
 3190 0012 7047     		bx	lr
 3191              		.cfi_endproc
 3192              	.LFE148:
 3194              		.section	.text.HAL_ETH_RegisterTxFreeCallback,"ax",%progbits
 3195              		.align	1
 3196              		.global	HAL_ETH_RegisterTxFreeCallback
 3197              		.syntax unified
 3198              		.thumb
 3199              		.thumb_func
 3201              	HAL_ETH_RegisterTxFreeCallback:
 3202              	.LVL236:
 3203              	.LFB149:
1395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (txFreeCallback == NULL)
 3204              		.loc 1 1395 1 is_stmt 1 view -0
 3205              		.cfi_startproc
 3206              		@ args = 0, pretend = 0, frame = 0
 3207              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc5eYngs.s 			page 144


 3208              		@ link register save eliminated.
1396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3209              		.loc 1 1396 3 view .LVU1056
1396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3210              		.loc 1 1396 6 is_stmt 0 view .LVU1057
 3211 0000 19B1     		cbz	r1, .L197
1403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3212              		.loc 1 1403 3 is_stmt 1 view .LVU1058
1403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3213              		.loc 1 1403 24 is_stmt 0 view .LVU1059
 3214 0002 C0F8A810 		str	r1, [r0, #168]
1405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3215              		.loc 1 1405 3 is_stmt 1 view .LVU1060
1405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3216              		.loc 1 1405 10 is_stmt 0 view .LVU1061
 3217 0006 0020     		movs	r0, #0
 3218              	.LVL237:
1405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3219              		.loc 1 1405 10 view .LVU1062
 3220 0008 7047     		bx	lr
 3221              	.LVL238:
 3222              	.L197:
1399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3223              		.loc 1 1399 12 view .LVU1063
 3224 000a 0120     		movs	r0, #1
 3225              	.LVL239:
1406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3226              		.loc 1 1406 1 view .LVU1064
 3227 000c 7047     		bx	lr
 3228              		.cfi_endproc
 3229              	.LFE149:
 3231              		.section	.text.HAL_ETH_UnRegisterTxFreeCallback,"ax",%progbits
 3232              		.align	1
 3233              		.global	HAL_ETH_UnRegisterTxFreeCallback
 3234              		.syntax unified
 3235              		.thumb
 3236              		.thumb_func
 3238              	HAL_ETH_UnRegisterTxFreeCallback:
 3239              	.LVL240:
 3240              	.LFB150:
1415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
 3241              		.loc 1 1415 1 is_stmt 1 view -0
 3242              		.cfi_startproc
 3243              		@ args = 0, pretend = 0, frame = 0
 3244              		@ frame_needed = 0, uses_anonymous_args = 0
 3245              		@ link register save eliminated.
1417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3246              		.loc 1 1417 3 view .LVU1066
1417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3247              		.loc 1 1417 24 is_stmt 0 view .LVU1067
 3248 0000 024B     		ldr	r3, .L199
 3249 0002 C0F8A830 		str	r3, [r0, #168]
1419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3250              		.loc 1 1419 3 is_stmt 1 view .LVU1068
1420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3251              		.loc 1 1420 1 is_stmt 0 view .LVU1069
 3252 0006 0020     		movs	r0, #0
ARM GAS  /tmp/cc5eYngs.s 			page 145


 3253              	.LVL241:
1420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3254              		.loc 1 1420 1 view .LVU1070
 3255 0008 7047     		bx	lr
 3256              	.L200:
 3257 000a 00BF     		.align	2
 3258              	.L199:
 3259 000c 00000000 		.word	HAL_ETH_TxFreeCallback
 3260              		.cfi_endproc
 3261              	.LFE150:
 3263              		.section	.text.HAL_ETH_ReleaseTxPacket,"ax",%progbits
 3264              		.align	1
 3265              		.global	HAL_ETH_ReleaseTxPacket
 3266              		.syntax unified
 3267              		.thumb
 3268              		.thumb_func
 3270              	HAL_ETH_ReleaseTxPacket:
 3271              	.LVL242:
 3272              	.LFB152:
1443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 3273              		.loc 1 1443 1 is_stmt 1 view -0
 3274              		.cfi_startproc
 3275              		@ args = 0, pretend = 0, frame = 0
 3276              		@ frame_needed = 0, uses_anonymous_args = 0
1443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 3277              		.loc 1 1443 1 is_stmt 0 view .LVU1072
 3278 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3279              	.LCFI27:
 3280              		.cfi_def_cfa_offset 24
 3281              		.cfi_offset 3, -24
 3282              		.cfi_offset 4, -20
 3283              		.cfi_offset 5, -16
 3284              		.cfi_offset 6, -12
 3285              		.cfi_offset 7, -8
 3286              		.cfi_offset 14, -4
 3287 0002 0646     		mov	r6, r0
1444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 3288              		.loc 1 1444 3 is_stmt 1 view .LVU1073
 3289              	.LVL243:
1445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
 3290              		.loc 1 1445 3 view .LVU1074
1445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
 3291              		.loc 1 1445 12 is_stmt 0 view .LVU1075
 3292 0004 056C     		ldr	r5, [r0, #64]
 3293              	.LVL244:
1446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktTxStatus = 1U;
 3294              		.loc 1 1446 3 is_stmt 1 view .LVU1076
1446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktTxStatus = 1U;
 3295              		.loc 1 1446 12 is_stmt 0 view .LVU1077
 3296 0006 446C     		ldr	r4, [r0, #68]
 3297              	.LVL245:
1447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktInUse;
 3298              		.loc 1 1447 3 is_stmt 1 view .LVU1078
1448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
 3299              		.loc 1 1448 3 view .LVU1079
1454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3300              		.loc 1 1454 3 view .LVU1080
ARM GAS  /tmp/cc5eYngs.s 			page 146


1447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktInUse;
 3301              		.loc 1 1447 11 is_stmt 0 view .LVU1081
 3302 0008 0127     		movs	r7, #1
1454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3303              		.loc 1 1454 9 view .LVU1082
 3304 000a 02E0     		b	.L202
 3305              	.LVL246:
 3306              	.L209:
1462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       pktInUse = 0U;
 3307              		.loc 1 1462 7 is_stmt 1 view .LVU1083
1462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       pktInUse = 0U;
 3308              		.loc 1 1462 18 is_stmt 0 view .LVU1084
 3309 000c 0134     		adds	r4, r4, #1
 3310              	.LVL247:
1462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       pktInUse = 0U;
 3311              		.loc 1 1462 11 view .LVU1085
 3312 000e 04F00304 		and	r4, r4, #3
 3313              	.LVL248:
1463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 3314              		.loc 1 1463 7 is_stmt 1 view .LVU1086
1466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3315              		.loc 1 1466 5 view .LVU1087
 3316              	.L202:
1454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3317              		.loc 1 1454 27 view .LVU1088
 3318 0012 EDB1     		cbz	r5, .L205
1454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3319              		.loc 1 1454 27 is_stmt 0 discriminator 1 view .LVU1089
 3320 0014 E7B1     		cbz	r7, .L205
1456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     numOfBuf--;
 3321              		.loc 1 1456 5 is_stmt 1 view .LVU1090
 3322              	.LVL249:
1457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* If no packet, just examine the next packet.  */
 3323              		.loc 1 1457 5 view .LVU1091
1457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* If no packet, just examine the next packet.  */
 3324              		.loc 1 1457 13 is_stmt 0 view .LVU1092
 3325 0016 013D     		subs	r5, r5, #1
 3326              	.LVL250:
1459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3327              		.loc 1 1459 5 is_stmt 1 view .LVU1093
1459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3328              		.loc 1 1459 37 is_stmt 0 view .LVU1094
 3329 0018 231D     		adds	r3, r4, #4
 3330 001a 06EB8303 		add	r3, r6, r3, lsl #2
 3331 001e D869     		ldr	r0, [r3, #28]
1459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3332              		.loc 1 1459 8 view .LVU1095
 3333 0020 0028     		cmp	r0, #0
 3334 0022 F3D0     		beq	.L209
1466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3335              		.loc 1 1466 5 is_stmt 1 view .LVU1096
1469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 3336              		.loc 1 1469 7 view .LVU1097
1469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 3337              		.loc 1 1469 22 is_stmt 0 view .LVU1098
 3338 0024 F268     		ldr	r2, [r6, #12]
1469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
ARM GAS  /tmp/cc5eYngs.s 			page 147


 3339              		.loc 1 1469 29 view .LVU1099
 3340 0026 04EB8403 		add	r3, r4, r4, lsl #2
 3341 002a DB00     		lsls	r3, r3, #3
1469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 3342              		.loc 1 1469 34 view .LVU1100
 3343 002c D358     		ldr	r3, [r2, r3]
1469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 3344              		.loc 1 1469 10 view .LVU1101
 3345 002e 002B     		cmp	r3, #0
 3346 0030 01DA     		bge	.L210
1507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 3347              		.loc 1 1507 21 view .LVU1102
 3348 0032 0027     		movs	r7, #0
 3349              	.LVL251:
1507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 3350              		.loc 1 1507 21 view .LVU1103
 3351 0034 EDE7     		b	.L202
 3352              	.LVL252:
 3353              	.L210:
1493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3354              		.loc 1 1493 9 is_stmt 1 view .LVU1104
 3355 0036 FFF7FEFF 		bl	HAL_ETH_TxFreeCallback
 3356              	.LVL253:
1497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3357              		.loc 1 1497 9 view .LVU1105
1497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3358              		.loc 1 1497 43 is_stmt 0 view .LVU1106
 3359 003a 231D     		adds	r3, r4, #4
 3360 003c 06EB8303 		add	r3, r6, r3, lsl #2
 3361 0040 0022     		movs	r2, #0
 3362 0042 DA61     		str	r2, [r3, #28]
1500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3363              		.loc 1 1500 9 is_stmt 1 view .LVU1107
1500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3364              		.loc 1 1500 20 is_stmt 0 view .LVU1108
 3365 0044 0134     		adds	r4, r4, #1
 3366              	.LVL254:
1500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3367              		.loc 1 1500 13 view .LVU1109
 3368 0046 04F00304 		and	r4, r4, #3
 3369              	.LVL255:
1501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->releaseIndex = idx;
 3370              		.loc 1 1501 9 is_stmt 1 view .LVU1110
1501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->releaseIndex = idx;
 3371              		.loc 1 1501 37 is_stmt 0 view .LVU1111
 3372 004a 3564     		str	r5, [r6, #64]
1502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 3373              		.loc 1 1502 9 is_stmt 1 view .LVU1112
1502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 3374              		.loc 1 1502 37 is_stmt 0 view .LVU1113
 3375 004c 7464     		str	r4, [r6, #68]
 3376 004e E0E7     		b	.L202
 3377              	.LVL256:
 3378              	.L205:
1511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3379              		.loc 1 1511 3 is_stmt 1 view .LVU1114
1512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 148


 3380              		.loc 1 1512 1 is_stmt 0 view .LVU1115
 3381 0050 0020     		movs	r0, #0
 3382 0052 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
1512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3383              		.loc 1 1512 1 view .LVU1116
 3384              		.cfi_endproc
 3385              	.LFE152:
 3387              		.section	.text.HAL_ETH_TxCpltCallback,"ax",%progbits
 3388              		.align	1
 3389              		.weak	HAL_ETH_TxCpltCallback
 3390              		.syntax unified
 3391              		.thumb
 3392              		.thumb_func
 3394              	HAL_ETH_TxCpltCallback:
 3395              	.LVL257:
 3396              	.LFB154:
1989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3397              		.loc 1 1989 1 is_stmt 1 view -0
 3398              		.cfi_startproc
 3399              		@ args = 0, pretend = 0, frame = 0
 3400              		@ frame_needed = 0, uses_anonymous_args = 0
 3401              		@ link register save eliminated.
1991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3402              		.loc 1 1991 3 view .LVU1118
1995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3403              		.loc 1 1995 1 is_stmt 0 view .LVU1119
 3404 0000 7047     		bx	lr
 3405              		.cfi_endproc
 3406              	.LFE154:
 3408              		.section	.text.HAL_ETH_RxCpltCallback,"ax",%progbits
 3409              		.align	1
 3410              		.weak	HAL_ETH_RxCpltCallback
 3411              		.syntax unified
 3412              		.thumb
 3413              		.thumb_func
 3415              	HAL_ETH_RxCpltCallback:
 3416              	.LVL258:
 3417              	.LFB155:
2004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3418              		.loc 1 2004 1 is_stmt 1 view -0
 3419              		.cfi_startproc
 3420              		@ args = 0, pretend = 0, frame = 0
 3421              		@ frame_needed = 0, uses_anonymous_args = 0
 3422              		@ link register save eliminated.
2006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3423              		.loc 1 2006 3 view .LVU1121
2010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3424              		.loc 1 2010 1 is_stmt 0 view .LVU1122
 3425 0000 7047     		bx	lr
 3426              		.cfi_endproc
 3427              	.LFE155:
 3429              		.section	.text.HAL_ETH_ErrorCallback,"ax",%progbits
 3430              		.align	1
 3431              		.weak	HAL_ETH_ErrorCallback
 3432              		.syntax unified
 3433              		.thumb
 3434              		.thumb_func
ARM GAS  /tmp/cc5eYngs.s 			page 149


 3436              	HAL_ETH_ErrorCallback:
 3437              	.LVL259:
 3438              	.LFB156:
2019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3439              		.loc 1 2019 1 is_stmt 1 view -0
 3440              		.cfi_startproc
 3441              		@ args = 0, pretend = 0, frame = 0
 3442              		@ frame_needed = 0, uses_anonymous_args = 0
 3443              		@ link register save eliminated.
2021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3444              		.loc 1 2021 3 view .LVU1124
2025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3445              		.loc 1 2025 1 is_stmt 0 view .LVU1125
 3446 0000 7047     		bx	lr
 3447              		.cfi_endproc
 3448              	.LFE156:
 3450              		.section	.text.HAL_ETH_PMTCallback,"ax",%progbits
 3451              		.align	1
 3452              		.weak	HAL_ETH_PMTCallback
 3453              		.syntax unified
 3454              		.thumb
 3455              		.thumb_func
 3457              	HAL_ETH_PMTCallback:
 3458              	.LVL260:
 3459              	.LFB157:
2034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3460              		.loc 1 2034 1 is_stmt 1 view -0
 3461              		.cfi_startproc
 3462              		@ args = 0, pretend = 0, frame = 0
 3463              		@ frame_needed = 0, uses_anonymous_args = 0
 3464              		@ link register save eliminated.
2036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3465              		.loc 1 2036 3 view .LVU1127
2040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3466              		.loc 1 2040 1 is_stmt 0 view .LVU1128
 3467 0000 7047     		bx	lr
 3468              		.cfi_endproc
 3469              	.LFE157:
 3471              		.section	.text.HAL_ETH_WakeUpCallback,"ax",%progbits
 3472              		.align	1
 3473              		.weak	HAL_ETH_WakeUpCallback
 3474              		.syntax unified
 3475              		.thumb
 3476              		.thumb_func
 3478              	HAL_ETH_WakeUpCallback:
 3479              	.LVL261:
 3480              	.LFB158:
2050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3481              		.loc 1 2050 1 is_stmt 1 view -0
 3482              		.cfi_startproc
 3483              		@ args = 0, pretend = 0, frame = 0
 3484              		@ frame_needed = 0, uses_anonymous_args = 0
 3485              		@ link register save eliminated.
2052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3486              		.loc 1 2052 3 view .LVU1130
2056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3487              		.loc 1 2056 1 is_stmt 0 view .LVU1131
ARM GAS  /tmp/cc5eYngs.s 			page 150


 3488 0000 7047     		bx	lr
 3489              		.cfi_endproc
 3490              	.LFE158:
 3492              		.section	.text.HAL_ETH_IRQHandler,"ax",%progbits
 3493              		.align	1
 3494              		.global	HAL_ETH_IRQHandler
 3495              		.syntax unified
 3496              		.thumb
 3497              		.thumb_func
 3499              	HAL_ETH_IRQHandler:
 3500              	.LVL262:
 3501              	.LFB153:
1870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Packet received */
 3502              		.loc 1 1870 1 is_stmt 1 view -0
 3503              		.cfi_startproc
 3504              		@ args = 0, pretend = 0, frame = 0
 3505              		@ frame_needed = 0, uses_anonymous_args = 0
1870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Packet received */
 3506              		.loc 1 1870 1 is_stmt 0 view .LVU1133
 3507 0000 10B5     		push	{r4, lr}
 3508              	.LCFI28:
 3509              		.cfi_def_cfa_offset 8
 3510              		.cfi_offset 4, -8
 3511              		.cfi_offset 14, -4
 3512 0002 0446     		mov	r4, r0
1872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3513              		.loc 1 1872 3 is_stmt 1 view .LVU1134
1872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3514              		.loc 1 1872 7 is_stmt 0 view .LVU1135
 3515 0004 0368     		ldr	r3, [r0]
 3516 0006 03F58052 		add	r2, r3, #4096
 3517 000a 5269     		ldr	r2, [r2, #20]
1872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3518              		.loc 1 1872 6 view .LVU1136
 3519 000c 12F0400F 		tst	r2, #64
 3520 0010 05D0     		beq	.L217
1874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3521              		.loc 1 1874 5 is_stmt 1 view .LVU1137
1874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3522              		.loc 1 1874 9 is_stmt 0 view .LVU1138
 3523 0012 03F58052 		add	r2, r3, #4096
 3524 0016 D269     		ldr	r2, [r2, #28]
1874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3525              		.loc 1 1874 8 view .LVU1139
 3526 0018 12F0400F 		tst	r2, #64
 3527 001c 47D1     		bne	.L225
 3528              	.LVL263:
 3529              	.L217:
1890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3530              		.loc 1 1890 3 is_stmt 1 view .LVU1140
1890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3531              		.loc 1 1890 7 is_stmt 0 view .LVU1141
 3532 001e 2368     		ldr	r3, [r4]
 3533 0020 03F58052 		add	r2, r3, #4096
 3534 0024 5269     		ldr	r2, [r2, #20]
1890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3535              		.loc 1 1890 6 view .LVU1142
ARM GAS  /tmp/cc5eYngs.s 			page 151


 3536 0026 12F0010F 		tst	r2, #1
 3537 002a 05D0     		beq	.L218
1892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3538              		.loc 1 1892 5 is_stmt 1 view .LVU1143
1892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3539              		.loc 1 1892 9 is_stmt 0 view .LVU1144
 3540 002c 03F58052 		add	r2, r3, #4096
 3541 0030 D269     		ldr	r2, [r2, #28]
1892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3542              		.loc 1 1892 8 view .LVU1145
 3543 0032 12F0010F 		tst	r2, #1
 3544 0036 41D1     		bne	.L226
 3545              	.L218:
1909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3546              		.loc 1 1909 3 is_stmt 1 view .LVU1146
1909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3547              		.loc 1 1909 7 is_stmt 0 view .LVU1147
 3548 0038 2368     		ldr	r3, [r4]
 3549 003a 03F58052 		add	r2, r3, #4096
 3550 003e 5269     		ldr	r2, [r2, #20]
1909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3551              		.loc 1 1909 6 view .LVU1148
 3552 0040 12F4004F 		tst	r2, #32768
 3553 0044 28D0     		beq	.L219
1911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3554              		.loc 1 1911 5 is_stmt 1 view .LVU1149
1911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3555              		.loc 1 1911 9 is_stmt 0 view .LVU1150
 3556 0046 03F58052 		add	r2, r3, #4096
 3557 004a D269     		ldr	r2, [r2, #28]
1911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3558              		.loc 1 1911 8 view .LVU1151
 3559 004c 12F4004F 		tst	r2, #32768
 3560 0050 22D0     		beq	.L219
1913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3561              		.loc 1 1913 7 is_stmt 1 view .LVU1152
1913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3562              		.loc 1 1913 11 is_stmt 0 view .LVU1153
 3563 0052 D4F88820 		ldr	r2, [r4, #136]
1913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3564              		.loc 1 1913 23 view .LVU1154
 3565 0056 42F00802 		orr	r2, r2, #8
 3566 005a C4F88820 		str	r2, [r4, #136]
1916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 3567              		.loc 1 1916 7 is_stmt 1 view .LVU1155
1916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 3568              		.loc 1 1916 11 is_stmt 0 view .LVU1156
 3569 005e 03F58052 		add	r2, r3, #4096
 3570 0062 5269     		ldr	r2, [r2, #20]
1916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 3571              		.loc 1 1916 10 view .LVU1157
 3572 0064 12F4005F 		tst	r2, #8192
 3573 0068 31D0     		beq	.L220
1919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3574              		.loc 1 1919 9 is_stmt 1 view .LVU1158
1919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3575              		.loc 1 1919 30 is_stmt 0 view .LVU1159
ARM GAS  /tmp/cc5eYngs.s 			page 152


 3576 006a 03F58053 		add	r3, r3, #4096
 3577 006e 5A69     		ldr	r2, [r3, #20]
 3578 0070 22F07F42 		bic	r2, r2, #-16777216
 3579 0074 22F40102 		bic	r2, r2, #8454144
 3580 0078 22F45F42 		bic	r2, r2, #57088
 3581 007c 22F0FF02 		bic	r2, r2, #255
1919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3582              		.loc 1 1919 28 view .LVU1160
 3583 0080 C4F88C20 		str	r2, [r4, #140]
1922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3584              		.loc 1 1922 9 is_stmt 1 view .LVU1161
 3585 0084 DA69     		ldr	r2, [r3, #28]
 3586 0086 22F4C032 		bic	r2, r2, #98304
 3587 008a DA61     		str	r2, [r3, #28]
1925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 3588              		.loc 1 1925 9 view .LVU1162
1925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 3589              		.loc 1 1925 22 is_stmt 0 view .LVU1163
 3590 008c E023     		movs	r3, #224
 3591 008e C4F88430 		str	r3, [r4, #132]
 3592              	.L221:
1942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3593              		.loc 1 1942 7 is_stmt 1 view .LVU1164
 3594 0092 2046     		mov	r0, r4
 3595 0094 FFF7FEFF 		bl	HAL_ETH_ErrorCallback
 3596              	.LVL264:
 3597              	.L219:
1950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3598              		.loc 1 1950 3 view .LVU1165
1950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3599              		.loc 1 1950 7 is_stmt 0 view .LVU1166
 3600 0098 2368     		ldr	r3, [r4]
 3601 009a 9A6B     		ldr	r2, [r3, #56]
1950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3602              		.loc 1 1950 6 view .LVU1167
 3603 009c 12F0080F 		tst	r2, #8
 3604 00a0 1FD1     		bne	.L227
 3605              	.L222:
1968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3606              		.loc 1 1968 3 is_stmt 1 view .LVU1168
1968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3607              		.loc 1 1968 7 is_stmt 0 view .LVU1169
 3608 00a2 1A4B     		ldr	r3, .L229
 3609 00a4 5B69     		ldr	r3, [r3, #20]
1968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3610              		.loc 1 1968 6 view .LVU1170
 3611 00a6 13F4002F 		tst	r3, #524288
 3612 00aa 26D1     		bne	.L228
 3613              	.L216:
1980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3614              		.loc 1 1980 1 view .LVU1171
 3615 00ac 10BD     		pop	{r4, pc}
 3616              	.LVL265:
 3617              	.L225:
1877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3618              		.loc 1 1877 7 is_stmt 1 view .LVU1172
 3619 00ae 03F58053 		add	r3, r3, #4096
ARM GAS  /tmp/cc5eYngs.s 			page 153


 3620 00b2 174A     		ldr	r2, .L229+4
 3621 00b4 5A61     		str	r2, [r3, #20]
1884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3622              		.loc 1 1884 7 view .LVU1173
 3623 00b6 FFF7FEFF 		bl	HAL_ETH_RxCpltCallback
 3624              	.LVL266:
1884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3625              		.loc 1 1884 7 is_stmt 0 view .LVU1174
 3626 00ba B0E7     		b	.L217
 3627              	.L226:
1895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3628              		.loc 1 1895 7 is_stmt 1 view .LVU1175
 3629 00bc 03F58053 		add	r3, r3, #4096
 3630 00c0 4FF00112 		mov	r2, #65537
 3631 00c4 5A61     		str	r2, [r3, #20]
1902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3632              		.loc 1 1902 7 view .LVU1176
 3633 00c6 2046     		mov	r0, r4
 3634 00c8 FFF7FEFF 		bl	HAL_ETH_TxCpltCallback
 3635              	.LVL267:
 3636 00cc B4E7     		b	.L218
 3637              	.L220:
1930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                               ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3638              		.loc 1 1930 9 view .LVU1177
1930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                               ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3639              		.loc 1 1930 30 is_stmt 0 view .LVU1178
 3640 00ce 03F58053 		add	r3, r3, #4096
 3641 00d2 5A69     		ldr	r2, [r3, #20]
 3642 00d4 48F28061 		movw	r1, #34432
 3643 00d8 0A40     		ands	r2, r2, r1
1930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                               ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3644              		.loc 1 1930 28 view .LVU1179
 3645 00da C4F88C20 		str	r2, [r4, #140]
1934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                       ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3646              		.loc 1 1934 9 is_stmt 1 view .LVU1180
 3647 00de 5961     		str	r1, [r3, #20]
 3648 00e0 D7E7     		b	.L221
 3649              	.L227:
1953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3650              		.loc 1 1953 5 view .LVU1181
1953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3651              		.loc 1 1953 28 is_stmt 0 view .LVU1182
 3652 00e2 DB6A     		ldr	r3, [r3, #44]
 3653 00e4 03F06003 		and	r3, r3, #96
1953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3654              		.loc 1 1953 26 view .LVU1183
 3655 00e8 C4F89430 		str	r3, [r4, #148]
1960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3656              		.loc 1 1960 5 is_stmt 1 view .LVU1184
 3657 00ec 2046     		mov	r0, r4
 3658 00ee FFF7FEFF 		bl	HAL_ETH_PMTCallback
 3659              	.LVL268:
1963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3660              		.loc 1 1963 5 view .LVU1185
1963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3661              		.loc 1 1963 26 is_stmt 0 view .LVU1186
 3662 00f2 0023     		movs	r3, #0
ARM GAS  /tmp/cc5eYngs.s 			page 154


 3663 00f4 C4F89430 		str	r3, [r4, #148]
 3664 00f8 D3E7     		b	.L222
 3665              	.L228:
1971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 3666              		.loc 1 1971 5 is_stmt 1 view .LVU1187
 3667 00fa 044B     		ldr	r3, .L229
 3668 00fc 4FF40022 		mov	r2, #524288
 3669 0100 5A61     		str	r2, [r3, #20]
1977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3670              		.loc 1 1977 5 view .LVU1188
 3671 0102 2046     		mov	r0, r4
 3672 0104 FFF7FEFF 		bl	HAL_ETH_WakeUpCallback
 3673              	.LVL269:
1980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3674              		.loc 1 1980 1 is_stmt 0 view .LVU1189
 3675 0108 D0E7     		b	.L216
 3676              	.L230:
 3677 010a 00BF     		.align	2
 3678              	.L229:
 3679 010c 003C0140 		.word	1073822720
 3680 0110 40000100 		.word	65600
 3681              		.cfi_endproc
 3682              	.LFE153:
 3684              		.section	.text.HAL_ETH_ReadPHYRegister,"ax",%progbits
 3685              		.align	1
 3686              		.global	HAL_ETH_ReadPHYRegister
 3687              		.syntax unified
 3688              		.thumb
 3689              		.thumb_func
 3691              	HAL_ETH_ReadPHYRegister:
 3692              	.LVL270:
 3693              	.LFB159:
2069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 3694              		.loc 1 2069 1 is_stmt 1 view -0
 3695              		.cfi_startproc
 3696              		@ args = 0, pretend = 0, frame = 0
 3697              		@ frame_needed = 0, uses_anonymous_args = 0
2069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 3698              		.loc 1 2069 1 is_stmt 0 view .LVU1191
 3699 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3700              	.LCFI29:
 3701              		.cfi_def_cfa_offset 24
 3702              		.cfi_offset 3, -24
 3703              		.cfi_offset 4, -20
 3704              		.cfi_offset 5, -16
 3705              		.cfi_offset 6, -12
 3706              		.cfi_offset 7, -8
 3707              		.cfi_offset 14, -4
 3708 0002 0546     		mov	r5, r0
 3709 0004 1E46     		mov	r6, r3
2070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 3710              		.loc 1 2070 3 is_stmt 1 view .LVU1192
2071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3711              		.loc 1 2071 3 view .LVU1193
2074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3712              		.loc 1 2074 3 view .LVU1194
2074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 155


 3713              		.loc 1 2074 17 is_stmt 0 view .LVU1195
 3714 0006 0068     		ldr	r0, [r0]
 3715              	.LVL271:
2074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3716              		.loc 1 2074 11 view .LVU1196
 3717 0008 0369     		ldr	r3, [r0, #16]
 3718              	.LVL272:
2077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3719              		.loc 1 2077 3 is_stmt 1 view .LVU1197
2077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3720              		.loc 1 2077 11 is_stmt 0 view .LVU1198
 3721 000a 03F01C03 		and	r3, r3, #28
 3722              	.LVL273:
2080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3723              		.loc 1 2080 3 is_stmt 1 view .LVU1199
2080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3724              		.loc 1 2080 24 is_stmt 0 view .LVU1200
 3725 000e C902     		lsls	r1, r1, #11
 3726              	.LVL274:
2080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3727              		.loc 1 2080 32 view .LVU1201
 3728 0010 89B2     		uxth	r1, r1
2080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3729              		.loc 1 2080 11 view .LVU1202
 3730 0012 1943     		orrs	r1, r1, r3
 3731              	.LVL275:
2081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
 3732              		.loc 1 2081 3 is_stmt 1 view .LVU1203
2081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
 3733              		.loc 1 2081 33 is_stmt 0 view .LVU1204
 3734 0014 9401     		lsls	r4, r2, #6
2081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
 3735              		.loc 1 2081 40 view .LVU1205
 3736 0016 04F4F864 		and	r4, r4, #1984
 3737              	.LVL276:
2082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
 3738              		.loc 1 2082 3 is_stmt 1 view .LVU1206
2082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
 3739              		.loc 1 2082 11 is_stmt 0 view .LVU1207
 3740 001a 0C43     		orrs	r4, r4, r1
 3741              	.LVL277:
2083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3742              		.loc 1 2083 3 is_stmt 1 view .LVU1208
2083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3743              		.loc 1 2083 11 is_stmt 0 view .LVU1209
 3744 001c 44F00104 		orr	r4, r4, #1
 3745              	.LVL278:
2086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3746              		.loc 1 2086 3 is_stmt 1 view .LVU1210
2086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3747              		.loc 1 2086 28 is_stmt 0 view .LVU1211
 3748 0020 0461     		str	r4, [r0, #16]
2089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3749              		.loc 1 2089 3 is_stmt 1 view .LVU1212
2089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3750              		.loc 1 2089 15 is_stmt 0 view .LVU1213
 3751 0022 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/cc5eYngs.s 			page 156


 3752              	.LVL279:
2089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3753              		.loc 1 2089 15 view .LVU1214
 3754 0026 0746     		mov	r7, r0
 3755              	.LVL280:
2092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3756              		.loc 1 2092 3 is_stmt 1 view .LVU1215
2092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3757              		.loc 1 2092 9 is_stmt 0 view .LVU1216
 3758 0028 01E0     		b	.L232
 3759              	.LVL281:
 3760              	.L238:
2100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3761              		.loc 1 2100 5 is_stmt 1 view .LVU1217
2100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3762              		.loc 1 2100 19 is_stmt 0 view .LVU1218
 3763 002a 2B68     		ldr	r3, [r5]
2100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3764              		.loc 1 2100 13 view .LVU1219
 3765 002c 1C69     		ldr	r4, [r3, #16]
 3766              	.LVL282:
 3767              	.L232:
2092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3768              		.loc 1 2092 38 is_stmt 1 view .LVU1220
 3769 002e 14F0010F 		tst	r4, #1
 3770 0032 07D0     		beq	.L237
2095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3771              		.loc 1 2095 5 view .LVU1221
2095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3772              		.loc 1 2095 10 is_stmt 0 view .LVU1222
 3773 0034 FFF7FEFF 		bl	HAL_GetTick
 3774              	.LVL283:
2095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3775              		.loc 1 2095 24 view .LVU1223
 3776 0038 C01B     		subs	r0, r0, r7
2095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3777              		.loc 1 2095 8 view .LVU1224
 3778 003a B0F5803F 		cmp	r0, #65536
 3779 003e F4D3     		bcc	.L238
2097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 3780              		.loc 1 2097 14 view .LVU1225
 3781 0040 0120     		movs	r0, #1
 3782 0042 04E0     		b	.L233
 3783              	.L237:
2104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3784              		.loc 1 2104 3 is_stmt 1 view .LVU1226
2104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3785              		.loc 1 2104 31 is_stmt 0 view .LVU1227
 3786 0044 2B68     		ldr	r3, [r5]
2104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3787              		.loc 1 2104 41 view .LVU1228
 3788 0046 5B69     		ldr	r3, [r3, #20]
2104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3789              		.loc 1 2104 14 view .LVU1229
 3790 0048 9BB2     		uxth	r3, r3
 3791 004a 3360     		str	r3, [r6]
2106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
ARM GAS  /tmp/cc5eYngs.s 			page 157


 3792              		.loc 1 2106 3 is_stmt 1 view .LVU1230
2106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3793              		.loc 1 2106 10 is_stmt 0 view .LVU1231
 3794 004c 0020     		movs	r0, #0
 3795              	.L233:
2107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3796              		.loc 1 2107 1 view .LVU1232
 3797 004e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
2107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3798              		.loc 1 2107 1 view .LVU1233
 3799              		.cfi_endproc
 3800              	.LFE159:
 3802              		.section	.text.HAL_ETH_WritePHYRegister,"ax",%progbits
 3803              		.align	1
 3804              		.global	HAL_ETH_WritePHYRegister
 3805              		.syntax unified
 3806              		.thumb
 3807              		.thumb_func
 3809              	HAL_ETH_WritePHYRegister:
 3810              	.LVL284:
 3811              	.LFB160:
2121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 3812              		.loc 1 2121 1 is_stmt 1 view -0
 3813              		.cfi_startproc
 3814              		@ args = 0, pretend = 0, frame = 0
 3815              		@ frame_needed = 0, uses_anonymous_args = 0
2121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 3816              		.loc 1 2121 1 is_stmt 0 view .LVU1235
 3817 0000 70B5     		push	{r4, r5, r6, lr}
 3818              	.LCFI30:
 3819              		.cfi_def_cfa_offset 16
 3820              		.cfi_offset 4, -16
 3821              		.cfi_offset 5, -12
 3822              		.cfi_offset 6, -8
 3823              		.cfi_offset 14, -4
 3824 0002 0546     		mov	r5, r0
2122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 3825              		.loc 1 2122 3 is_stmt 1 view .LVU1236
2123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3826              		.loc 1 2123 3 view .LVU1237
2126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3827              		.loc 1 2126 3 view .LVU1238
2126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3828              		.loc 1 2126 17 is_stmt 0 view .LVU1239
 3829 0004 0668     		ldr	r6, [r0]
2126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3830              		.loc 1 2126 11 view .LVU1240
 3831 0006 3069     		ldr	r0, [r6, #16]
 3832              	.LVL285:
2129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3833              		.loc 1 2129 3 is_stmt 1 view .LVU1241
2129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3834              		.loc 1 2129 11 is_stmt 0 view .LVU1242
 3835 0008 00F01C00 		and	r0, r0, #28
 3836              	.LVL286:
2132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3837              		.loc 1 2132 3 is_stmt 1 view .LVU1243
ARM GAS  /tmp/cc5eYngs.s 			page 158


2132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3838              		.loc 1 2132 24 is_stmt 0 view .LVU1244
 3839 000c C902     		lsls	r1, r1, #11
 3840              	.LVL287:
2132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3841              		.loc 1 2132 32 view .LVU1245
 3842 000e 89B2     		uxth	r1, r1
2132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3843              		.loc 1 2132 11 view .LVU1246
 3844 0010 0143     		orrs	r1, r1, r0
 3845              	.LVL288:
2133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3846              		.loc 1 2133 3 is_stmt 1 view .LVU1247
2133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3847              		.loc 1 2133 33 is_stmt 0 view .LVU1248
 3848 0012 9401     		lsls	r4, r2, #6
2133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3849              		.loc 1 2133 40 view .LVU1249
 3850 0014 04F4F864 		and	r4, r4, #1984
2133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3851              		.loc 1 2133 11 view .LVU1250
 3852 0018 0C43     		orrs	r4, r4, r1
 3853              	.LVL289:
2134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 3854              		.loc 1 2134 3 is_stmt 1 view .LVU1251
2135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3855              		.loc 1 2135 3 view .LVU1252
2135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3856              		.loc 1 2135 11 is_stmt 0 view .LVU1253
 3857 001a 44F00304 		orr	r4, r4, #3
 3858              	.LVL290:
2138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3859              		.loc 1 2138 3 is_stmt 1 view .LVU1254
 3860 001e 9BB2     		uxth	r3, r3
 3861              	.LVL291:
2138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3862              		.loc 1 2138 28 is_stmt 0 view .LVU1255
 3863 0020 7361     		str	r3, [r6, #20]
2141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3864              		.loc 1 2141 3 is_stmt 1 view .LVU1256
2141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3865              		.loc 1 2141 7 is_stmt 0 view .LVU1257
 3866 0022 2B68     		ldr	r3, [r5]
2141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3867              		.loc 1 2141 28 view .LVU1258
 3868 0024 1C61     		str	r4, [r3, #16]
2144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3869              		.loc 1 2144 3 is_stmt 1 view .LVU1259
2144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3870              		.loc 1 2144 15 is_stmt 0 view .LVU1260
 3871 0026 FFF7FEFF 		bl	HAL_GetTick
 3872              	.LVL292:
2144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3873              		.loc 1 2144 15 view .LVU1261
 3874 002a 0646     		mov	r6, r0
 3875              	.LVL293:
2147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
ARM GAS  /tmp/cc5eYngs.s 			page 159


 3876              		.loc 1 2147 3 is_stmt 1 view .LVU1262
2147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3877              		.loc 1 2147 9 is_stmt 0 view .LVU1263
 3878 002c 01E0     		b	.L240
 3879              	.LVL294:
 3880              	.L246:
2155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3881              		.loc 1 2155 5 is_stmt 1 view .LVU1264
2155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3882              		.loc 1 2155 19 is_stmt 0 view .LVU1265
 3883 002e 2B68     		ldr	r3, [r5]
2155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3884              		.loc 1 2155 13 view .LVU1266
 3885 0030 1C69     		ldr	r4, [r3, #16]
 3886              	.LVL295:
 3887              	.L240:
2147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3888              		.loc 1 2147 38 is_stmt 1 view .LVU1267
 3889 0032 14F0010F 		tst	r4, #1
 3890 0036 07D0     		beq	.L245
2150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3891              		.loc 1 2150 5 view .LVU1268
2150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3892              		.loc 1 2150 10 is_stmt 0 view .LVU1269
 3893 0038 FFF7FEFF 		bl	HAL_GetTick
 3894              	.LVL296:
2150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3895              		.loc 1 2150 24 view .LVU1270
 3896 003c 801B     		subs	r0, r0, r6
2150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3897              		.loc 1 2150 8 view .LVU1271
 3898 003e B0F5803F 		cmp	r0, #65536
 3899 0042 F4D3     		bcc	.L246
2152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 3900              		.loc 1 2152 14 view .LVU1272
 3901 0044 0120     		movs	r0, #1
 3902 0046 00E0     		b	.L241
 3903              	.L245:
2158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3904              		.loc 1 2158 10 view .LVU1273
 3905 0048 0020     		movs	r0, #0
 3906              	.L241:
2159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3907              		.loc 1 2159 1 view .LVU1274
 3908 004a 70BD     		pop	{r4, r5, r6, pc}
2159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3909              		.loc 1 2159 1 view .LVU1275
 3910              		.cfi_endproc
 3911              	.LFE160:
 3913              		.section	.text.HAL_ETH_GetMACConfig,"ax",%progbits
 3914              		.align	1
 3915              		.global	HAL_ETH_GetMACConfig
 3916              		.syntax unified
 3917              		.thumb
 3918              		.thumb_func
 3920              	HAL_ETH_GetMACConfig:
 3921              	.LVL297:
ARM GAS  /tmp/cc5eYngs.s 			page 160


 3922              	.LFB161:
2188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (macconf == NULL)
 3923              		.loc 1 2188 1 is_stmt 1 view -0
 3924              		.cfi_startproc
 3925              		@ args = 0, pretend = 0, frame = 0
 3926              		@ frame_needed = 0, uses_anonymous_args = 0
 3927              		@ link register save eliminated.
2189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3928              		.loc 1 2189 3 view .LVU1277
2189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3929              		.loc 1 2189 6 is_stmt 0 view .LVU1278
 3930 0000 0029     		cmp	r1, #0
 3931 0002 74D0     		beq	.L249
2195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 3932              		.loc 1 2195 3 is_stmt 1 view .LVU1279
2195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 3933              		.loc 1 2195 30 is_stmt 0 view .LVU1280
 3934 0004 0268     		ldr	r2, [r0]
 3935 0006 1268     		ldr	r2, [r2]
2195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 3936              		.loc 1 2195 97 view .LVU1281
 3937 0008 C2F30012 		ubfx	r2, r2, #4, #1
2195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 3938              		.loc 1 2195 26 view .LVU1282
 3939 000c 81F82820 		strb	r2, [r1, #40]
2196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
 3940              		.loc 1 2196 3 is_stmt 1 view .LVU1283
2196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
 3941              		.loc 1 2196 27 is_stmt 0 view .LVU1284
 3942 0010 0268     		ldr	r2, [r0]
 3943 0012 1268     		ldr	r2, [r2]
 3944 0014 02F06002 		and	r2, r2, #96
2196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
 3945              		.loc 1 2196 25 view .LVU1285
 3946 0018 4A62     		str	r2, [r1, #36]
2197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 3947              		.loc 1 2197 3 is_stmt 1 view .LVU1286
2197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 3948              		.loc 1 2197 34 is_stmt 0 view .LVU1287
 3949 001a 0268     		ldr	r2, [r0]
 3950 001c 1268     		ldr	r2, [r2]
2197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 3951              		.loc 1 2197 102 view .LVU1288
 3952 001e 12F4007F 		tst	r2, #512
 3953 0022 0CBF     		ite	eq
 3954 0024 0122     		moveq	r2, #1
 3955 0026 0022     		movne	r2, #0
2197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 3956              		.loc 1 2197 30 view .LVU1289
 3957 0028 81F82020 		strb	r2, [r1, #32]
2198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
 3958              		.loc 1 2198 3 is_stmt 1 view .LVU1290
2198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
 3959              		.loc 1 2198 43 is_stmt 0 view .LVU1291
 3960 002c 0268     		ldr	r2, [r0]
 3961 002e 1268     		ldr	r2, [r2]
2199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : D
ARM GAS  /tmp/cc5eYngs.s 			page 161


 3962              		.loc 1 2199 50 view .LVU1292
 3963 0030 C2F30042 		ubfx	r2, r2, #16, #1
2198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
 3964              		.loc 1 2198 39 view .LVU1293
 3965 0034 CA77     		strb	r2, [r1, #31]
2200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 3966              		.loc 1 2200 3 is_stmt 1 view .LVU1294
2200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 3967              		.loc 1 2200 27 is_stmt 0 view .LVU1295
 3968 0036 0268     		ldr	r2, [r0]
 3969 0038 1268     		ldr	r2, [r2]
2200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 3970              		.loc 1 2200 97 view .LVU1296
 3971 003a 12F4005F 		tst	r2, #8192
 3972 003e 0CBF     		ite	eq
 3973 0040 0122     		moveq	r2, #1
 3974 0042 0022     		movne	r2, #0
2200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 3975              		.loc 1 2200 23 view .LVU1297
 3976 0044 8A77     		strb	r2, [r1, #30]
2201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 3977              		.loc 1 2201 3 is_stmt 1 view .LVU1298
2201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 3978              		.loc 1 2201 29 is_stmt 0 view .LVU1299
 3979 0046 0268     		ldr	r2, [r0]
 3980 0048 1268     		ldr	r2, [r2]
2201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 3981              		.loc 1 2201 97 view .LVU1300
 3982 004a C2F30032 		ubfx	r2, r2, #12, #1
2201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 3983              		.loc 1 2201 25 view .LVU1301
 3984 004e 0A77     		strb	r2, [r1, #28]
2202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 3985              		.loc 1 2202 3 is_stmt 1 view .LVU1302
2202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 3986              		.loc 1 2202 25 is_stmt 0 view .LVU1303
 3987 0050 0268     		ldr	r2, [r0]
 3988 0052 1268     		ldr	r2, [r2]
 3989 0054 02F40062 		and	r2, r2, #2048
2202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 3990              		.loc 1 2202 23 view .LVU1304
 3991 0058 8A61     		str	r2, [r1, #24]
2203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
 3992              		.loc 1 2203 3 is_stmt 1 view .LVU1305
2203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
 3993              		.loc 1 2203 20 is_stmt 0 view .LVU1306
 3994 005a 0268     		ldr	r2, [r0]
 3995 005c 1268     		ldr	r2, [r2]
 3996 005e 02F48042 		and	r2, r2, #16384
2203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
 3997              		.loc 1 2203 18 view .LVU1307
 3998 0062 4A61     		str	r2, [r1, #20]
2204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 3999              		.loc 1 2204 3 is_stmt 1 view .LVU1308
2204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4000              		.loc 1 2204 23 is_stmt 0 view .LVU1309
 4001 0064 0268     		ldr	r2, [r0]
ARM GAS  /tmp/cc5eYngs.s 			page 162


 4002 0066 1268     		ldr	r2, [r2]
2204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4003              		.loc 1 2204 92 view .LVU1310
 4004 0068 12F4800F 		tst	r2, #4194304
 4005 006c 0CBF     		ite	eq
 4006 006e 0122     		moveq	r2, #1
 4007 0070 0022     		movne	r2, #0
2204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4008              		.loc 1 2204 19 view .LVU1311
 4009 0072 4A74     		strb	r2, [r1, #17]
2205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4010              		.loc 1 2205 3 is_stmt 1 view .LVU1312
2205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4011              		.loc 1 2205 25 is_stmt 0 view .LVU1313
 4012 0074 0268     		ldr	r2, [r0]
 4013 0076 1268     		ldr	r2, [r2]
2205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4014              		.loc 1 2205 94 view .LVU1314
 4015 0078 12F4000F 		tst	r2, #8388608
 4016 007c 0CBF     		ite	eq
 4017 007e 0122     		moveq	r2, #1
 4018 0080 0022     		movne	r2, #0
2205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4019              		.loc 1 2205 21 view .LVU1315
 4020 0082 0A74     		strb	r2, [r1, #16]
2206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 4021              		.loc 1 2206 3 is_stmt 1 view .LVU1316
2206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 4022              		.loc 1 2206 37 is_stmt 0 view .LVU1317
 4023 0084 0268     		ldr	r2, [r0]
 4024 0086 1268     		ldr	r2, [r2]
2206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 4025              		.loc 1 2206 106 view .LVU1318
 4026 0088 C2F3C012 		ubfx	r2, r2, #7, #1
2206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 4027              		.loc 1 2206 33 view .LVU1319
 4028 008c CA73     		strb	r2, [r1, #15]
2207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
 4029              		.loc 1 2207 3 is_stmt 1 view .LVU1320
2207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
 4030              		.loc 1 2207 32 is_stmt 0 view .LVU1321
 4031 008e 0268     		ldr	r2, [r0]
 4032 0090 1268     		ldr	r2, [r2]
 4033 0092 02F46022 		and	r2, r2, #917504
2207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
 4034              		.loc 1 2207 30 view .LVU1322
 4035 0096 8A60     		str	r2, [r1, #8]
2208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4036              		.loc 1 2208 3 is_stmt 1 view .LVU1323
2208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4037              		.loc 1 2208 32 is_stmt 0 view .LVU1324
 4038 0098 0268     		ldr	r2, [r0]
 4039 009a 1268     		ldr	r2, [r2]
2208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4040              		.loc 1 2208 103 view .LVU1325
 4041 009c C2F38022 		ubfx	r2, r2, #10, #1
2208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 163


 4042              		.loc 1 2208 28 view .LVU1326
 4043 00a0 0A71     		strb	r2, [r1, #4]
2211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4044              		.loc 1 2211 3 is_stmt 1 view .LVU1327
2211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4045              		.loc 1 2211 36 is_stmt 0 view .LVU1328
 4046 00a2 0268     		ldr	r2, [r0]
 4047 00a4 9269     		ldr	r2, [r2, #24]
2211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4048              		.loc 1 2211 107 view .LVU1329
 4049 00a6 C2F34002 		ubfx	r2, r2, #1, #1
2211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4050              		.loc 1 2211 32 view .LVU1330
 4051 00aa 81F85420 		strb	r2, [r1, #84]
2212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4052              		.loc 1 2212 3 is_stmt 1 view .LVU1331
2212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4053              		.loc 1 2212 32 is_stmt 0 view .LVU1332
 4054 00ae 0268     		ldr	r2, [r0]
 4055 00b0 9269     		ldr	r2, [r2, #24]
2212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4056              		.loc 1 2212 104 view .LVU1333
 4057 00b2 12F0800F 		tst	r2, #128
 4058 00b6 0CBF     		ite	eq
 4059 00b8 0122     		moveq	r2, #1
 4060 00ba 0022     		movne	r2, #0
2212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4061              		.loc 1 2212 28 view .LVU1334
 4062 00bc 81F84C20 		strb	r2, [r1, #76]
2213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 4063              		.loc 1 2213 3 is_stmt 1 view .LVU1335
2213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 4064              		.loc 1 2213 32 is_stmt 0 view .LVU1336
 4065 00c0 0268     		ldr	r2, [r0]
 4066 00c2 9269     		ldr	r2, [r2, #24]
 4067 00c4 02F03002 		and	r2, r2, #48
2213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 4068              		.loc 1 2213 30 view .LVU1337
 4069 00c8 0A65     		str	r2, [r1, #80]
2214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4070              		.loc 1 2214 3 is_stmt 1 view .LVU1338
2214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4071              		.loc 1 2214 25 is_stmt 0 view .LVU1339
 4072 00ca 0268     		ldr	r2, [r0]
 4073 00cc 9269     		ldr	r2, [r2, #24]
2214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4074              		.loc 1 2214 73 view .LVU1340
 4075 00ce 120C     		lsrs	r2, r2, #16
2214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4076              		.loc 1 2214 22 view .LVU1341
 4077 00d0 8A64     		str	r2, [r1, #72]
2215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4078              		.loc 1 2215 3 is_stmt 1 view .LVU1342
2215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4079              		.loc 1 2215 35 is_stmt 0 view .LVU1343
 4080 00d2 0268     		ldr	r2, [r0]
 4081 00d4 9269     		ldr	r2, [r2, #24]
ARM GAS  /tmp/cc5eYngs.s 			page 164


2215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4082              		.loc 1 2215 107 view .LVU1344
 4083 00d6 C2F38002 		ubfx	r2, r2, #2, #1
2215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4084              		.loc 1 2215 31 view .LVU1345
 4085 00da 81F85620 		strb	r2, [r1, #86]
2216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
 4086              		.loc 1 2216 3 is_stmt 1 view .LVU1346
2216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
 4087              		.loc 1 2216 41 is_stmt 0 view .LVU1347
 4088 00de 0268     		ldr	r2, [r0]
 4089 00e0 9269     		ldr	r2, [r2, #24]
2217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4090              		.loc 1 2217 48 view .LVU1348
 4091 00e2 C2F3C002 		ubfx	r2, r2, #3, #1
2216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
 4092              		.loc 1 2216 37 view .LVU1349
 4093 00e6 81F85520 		strb	r2, [r1, #85]
2219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4094              		.loc 1 2219 3 is_stmt 1 view .LVU1350
2219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4095              		.loc 1 2219 10 is_stmt 0 view .LVU1351
 4096 00ea 0020     		movs	r0, #0
 4097              	.LVL298:
2219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4098              		.loc 1 2219 10 view .LVU1352
 4099 00ec 7047     		bx	lr
 4100              	.LVL299:
 4101              	.L249:
2191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4102              		.loc 1 2191 12 view .LVU1353
 4103 00ee 0120     		movs	r0, #1
 4104              	.LVL300:
2220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4105              		.loc 1 2220 1 view .LVU1354
 4106 00f0 7047     		bx	lr
 4107              		.cfi_endproc
 4108              	.LFE161:
 4110              		.section	.text.HAL_ETH_GetDMAConfig,"ax",%progbits
 4111              		.align	1
 4112              		.global	HAL_ETH_GetDMAConfig
 4113              		.syntax unified
 4114              		.thumb
 4115              		.thumb_func
 4117              	HAL_ETH_GetDMAConfig:
 4118              	.LVL301:
 4119              	.LFB162:
2231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (dmaconf == NULL)
 4120              		.loc 1 2231 1 is_stmt 1 view -0
 4121              		.cfi_startproc
 4122              		@ args = 0, pretend = 0, frame = 0
 4123              		@ frame_needed = 0, uses_anonymous_args = 0
 4124              		@ link register save eliminated.
2232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4125              		.loc 1 2232 3 view .LVU1356
2232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4126              		.loc 1 2232 6 is_stmt 0 view .LVU1357
ARM GAS  /tmp/cc5eYngs.s 			page 165


 4127 0000 0029     		cmp	r1, #0
 4128 0002 00F08280 		beq	.L252
2237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                     (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_R
 4129              		.loc 1 2237 3 is_stmt 1 view .LVU1358
2237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                     (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_R
 4130              		.loc 1 2237 29 is_stmt 0 view .LVU1359
 4131 0006 0268     		ldr	r2, [r0]
 4132 0008 02F58052 		add	r2, r2, #4096
 4133 000c 1268     		ldr	r2, [r2]
 4134 000e 22F47F52 		bic	r2, r2, #16320
 4135 0012 22F03D02 		bic	r2, r2, #61
 4136 0016 1204     		lsls	r2, r2, #16
 4137 0018 120C     		lsrs	r2, r2, #16
2237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                     (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_R
 4138              		.loc 1 2237 27 view .LVU1360
 4139 001a 0A60     		str	r2, [r1]
2239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 4140              		.loc 1 2239 3 is_stmt 1 view .LVU1361
2239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 4141              		.loc 1 2239 36 is_stmt 0 view .LVU1362
 4142 001c 0268     		ldr	r2, [r0]
 4143 001e 02F58052 		add	r2, r2, #4096
 4144 0022 1268     		ldr	r2, [r2]
2239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 4145              		.loc 1 2239 108 view .LVU1363
 4146 0024 C2F34062 		ubfx	r2, r2, #25, #1
2239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 4147              		.loc 1 2239 32 view .LVU1364
 4148 0028 0A71     		strb	r2, [r1, #4]
2240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
 4149              		.loc 1 2240 3 is_stmt 1 view .LVU1365
2240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
 4150              		.loc 1 2240 24 is_stmt 0 view .LVU1366
 4151 002a 0268     		ldr	r2, [r0]
 4152 002c 02F58052 		add	r2, r2, #4096
 4153 0030 1268     		ldr	r2, [r2]
 4154 0032 22F07B42 		bic	r2, r2, #-83886080
 4155 0036 22F47E02 		bic	r2, r2, #16646144
 4156 003a 120C     		lsrs	r2, r2, #16
 4157 003c 1204     		lsls	r2, r2, #16
2240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
 4158              		.loc 1 2240 22 view .LVU1367
 4159 003e 8A60     		str	r2, [r1, #8]
2241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
 4160              		.loc 1 2241 3 is_stmt 1 view .LVU1368
2241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
 4161              		.loc 1 2241 31 is_stmt 0 view .LVU1369
 4162 0040 0268     		ldr	r2, [r0]
 4163 0042 02F58052 		add	r2, r2, #4096
 4164 0046 1268     		ldr	r2, [r2]
 4165 0048 02F4FC02 		and	r2, r2, #8257536
2241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
 4166              		.loc 1 2241 29 view .LVU1370
 4167 004c 8A61     		str	r2, [r1, #24]
2242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
 4168              		.loc 1 2242 3 is_stmt 1 view .LVU1371
2242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
ARM GAS  /tmp/cc5eYngs.s 			page 166


 4169              		.loc 1 2242 31 is_stmt 0 view .LVU1372
 4170 004e 0268     		ldr	r2, [r0]
 4171 0050 02F58052 		add	r2, r2, #4096
 4172 0054 1268     		ldr	r2, [r2]
 4173 0056 02F47C52 		and	r2, r2, #16128
2242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
 4174              		.loc 1 2242 29 view .LVU1373
 4175 005a 0A61     		str	r2, [r1, #16]
2243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4176              		.loc 1 2243 3 is_stmt 1 view .LVU1374
2243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4177              		.loc 1 2243 41 is_stmt 0 view .LVU1375
 4178 005c 0268     		ldr	r2, [r0]
 4179 005e 02F58052 		add	r2, r2, #4096
 4180 0062 1268     		ldr	r2, [r2]
2243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4181              		.loc 1 2243 111 view .LVU1376
 4182 0064 C2F3C012 		ubfx	r2, r2, #7, #1
2243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4183              		.loc 1 2243 37 view .LVU1377
 4184 0068 81F82520 		strb	r2, [r1, #37]
2244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4185              		.loc 1 2244 3 is_stmt 1 view .LVU1378
2244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4186              		.loc 1 2244 35 is_stmt 0 view .LVU1379
 4187 006c 0268     		ldr	r2, [r0]
 4188 006e 02F58052 		add	r2, r2, #4096
 4189 0072 1268     		ldr	r2, [r2]
2244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4190              		.loc 1 2244 84 view .LVU1380
 4191 0074 C2F38402 		ubfx	r2, r2, #2, #5
2244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4192              		.loc 1 2244 33 view .LVU1381
 4193 0078 8A62     		str	r2, [r1, #40]
2246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
 4194              		.loc 1 2246 3 is_stmt 1 view .LVU1382
2246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
 4195              		.loc 1 2246 44 is_stmt 0 view .LVU1383
 4196 007a 0268     		ldr	r2, [r0]
 4197 007c 02F58052 		add	r2, r2, #4096
 4198 0080 9269     		ldr	r2, [r2, #24]
2247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ReceiveStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RSF) >> 25) > 0U) ? 
 4199              		.loc 1 2247 95 view .LVU1384
 4200 0082 12F0806F 		tst	r2, #67108864
 4201 0086 0CBF     		ite	eq
 4202 0088 0122     		moveq	r2, #1
 4203 008a 0022     		movne	r2, #0
2246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
 4204              		.loc 1 2246 40 view .LVU1385
 4205 008c 0A73     		strb	r2, [r1, #12]
2248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4206              		.loc 1 2248 3 is_stmt 1 view .LVU1386
2248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4207              		.loc 1 2248 36 is_stmt 0 view .LVU1387
 4208 008e 0268     		ldr	r2, [r0]
 4209 0090 02F58052 		add	r2, r2, #4096
 4210 0094 9269     		ldr	r2, [r2, #24]
ARM GAS  /tmp/cc5eYngs.s 			page 167


2248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4211              		.loc 1 2248 107 view .LVU1388
 4212 0096 C2F34062 		ubfx	r2, r2, #25, #1
2248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4213              		.loc 1 2248 32 view .LVU1389
 4214 009a 4A73     		strb	r2, [r1, #13]
2249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4215              		.loc 1 2249 3 is_stmt 1 view .LVU1390
2249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4216              		.loc 1 2249 30 is_stmt 0 view .LVU1391
 4217 009c 0268     		ldr	r2, [r0]
 4218 009e 02F58052 		add	r2, r2, #4096
 4219 00a2 9269     		ldr	r2, [r2, #24]
2249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4220              		.loc 1 2249 102 view .LVU1392
 4221 00a4 12F4801F 		tst	r2, #1048576
 4222 00a8 0CBF     		ite	eq
 4223 00aa 0122     		moveq	r2, #1
 4224 00ac 0022     		movne	r2, #0
2249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4225              		.loc 1 2249 26 view .LVU1393
 4226 00ae 4A77     		strb	r2, [r1, #29]
2250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4227              		.loc 1 2250 3 is_stmt 1 view .LVU1394
2250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4228              		.loc 1 2250 37 is_stmt 0 view .LVU1395
 4229 00b0 0268     		ldr	r2, [r0]
 4230 00b2 02F58052 		add	r2, r2, #4096
 4231 00b6 9269     		ldr	r2, [r2, #24]
2250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4232              		.loc 1 2250 108 view .LVU1396
 4233 00b8 C2F34052 		ubfx	r2, r2, #21, #1
2250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4234              		.loc 1 2250 33 view .LVU1397
 4235 00bc 8A73     		strb	r2, [r1, #14]
2251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
 4236              		.loc 1 2251 3 is_stmt 1 view .LVU1398
2251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
 4237              		.loc 1 2251 39 is_stmt 0 view .LVU1399
 4238 00be 0268     		ldr	r2, [r0]
 4239 00c0 02F58052 		add	r2, r2, #4096
 4240 00c4 9269     		ldr	r2, [r2, #24]
 4241 00c6 02F4E032 		and	r2, r2, #114688
2251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
 4242              		.loc 1 2251 37 view .LVU1400
 4243 00ca 4A61     		str	r2, [r1, #20]
2252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 4244              		.loc 1 2252 3 is_stmt 1 view .LVU1401
2252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 4245              		.loc 1 2252 35 is_stmt 0 view .LVU1402
 4246 00cc 0268     		ldr	r2, [r0]
 4247 00ce 02F58052 		add	r2, r2, #4096
 4248 00d2 9269     		ldr	r2, [r2, #24]
2252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 4249              		.loc 1 2252 105 view .LVU1403
 4250 00d4 C2F3C012 		ubfx	r2, r2, #7, #1
2252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
ARM GAS  /tmp/cc5eYngs.s 			page 168


 4251              		.loc 1 2252 31 view .LVU1404
 4252 00d8 0A77     		strb	r2, [r1, #28]
2253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
 4253              		.loc 1 2253 3 is_stmt 1 view .LVU1405
2253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
 4254              		.loc 1 2253 44 is_stmt 0 view .LVU1406
 4255 00da 0268     		ldr	r2, [r0]
 4256 00dc 02F58052 		add	r2, r2, #4096
 4257 00e0 9269     		ldr	r2, [r2, #24]
2254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ReceiveThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RTC);
 4258              		.loc 1 2254 91 view .LVU1407
 4259 00e2 C2F38012 		ubfx	r2, r2, #6, #1
2253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
 4260              		.loc 1 2253 40 view .LVU1408
 4261 00e6 8A77     		strb	r2, [r1, #30]
2255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
 4262              		.loc 1 2255 3 is_stmt 1 view .LVU1409
2255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
 4263              		.loc 1 2255 38 is_stmt 0 view .LVU1410
 4264 00e8 0268     		ldr	r2, [r0]
 4265 00ea 02F58052 		add	r2, r2, #4096
 4266 00ee 9269     		ldr	r2, [r2, #24]
 4267 00f0 02F01802 		and	r2, r2, #24
2255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
 4268              		.loc 1 2255 36 view .LVU1411
 4269 00f4 0A62     		str	r2, [r1, #32]
2256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 4270              		.loc 1 2256 3 is_stmt 1 view .LVU1412
2256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 4271              		.loc 1 2256 35 is_stmt 0 view .LVU1413
 4272 00f6 0268     		ldr	r2, [r0]
 4273 00f8 02F58052 		add	r2, r2, #4096
 4274 00fc 9269     		ldr	r2, [r2, #24]
2256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 4275              		.loc 1 2256 105 view .LVU1414
 4276 00fe C2F38002 		ubfx	r2, r2, #2, #1
2256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 4277              		.loc 1 2256 31 view .LVU1415
 4278 0102 81F82420 		strb	r2, [r1, #36]
2257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4279              		.loc 1 2257 3 is_stmt 1 view .LVU1416
2257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4280              		.loc 1 2257 10 is_stmt 0 view .LVU1417
 4281 0106 0020     		movs	r0, #0
 4282              	.LVL302:
2257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4283              		.loc 1 2257 10 view .LVU1418
 4284 0108 7047     		bx	lr
 4285              	.LVL303:
 4286              	.L252:
2234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4287              		.loc 1 2234 12 view .LVU1419
 4288 010a 0120     		movs	r0, #1
 4289              	.LVL304:
2258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4290              		.loc 1 2258 1 view .LVU1420
 4291 010c 7047     		bx	lr
ARM GAS  /tmp/cc5eYngs.s 			page 169


 4292              		.cfi_endproc
 4293              	.LFE162:
 4295              		.section	.text.HAL_ETH_SetMACConfig,"ax",%progbits
 4296              		.align	1
 4297              		.global	HAL_ETH_SetMACConfig
 4298              		.syntax unified
 4299              		.thumb
 4300              		.thumb_func
 4302              	HAL_ETH_SetMACConfig:
 4303              	.LVL305:
 4304              	.LFB163:
2269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (macconf == NULL)
 4305              		.loc 1 2269 1 is_stmt 1 view -0
 4306              		.cfi_startproc
 4307              		@ args = 0, pretend = 0, frame = 0
 4308              		@ frame_needed = 0, uses_anonymous_args = 0
2270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4309              		.loc 1 2270 3 view .LVU1422
2270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4310              		.loc 1 2270 6 is_stmt 0 view .LVU1423
 4311 0000 51B1     		cbz	r1, .L255
2269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (macconf == NULL)
 4312              		.loc 1 2269 1 view .LVU1424
 4313 0002 08B5     		push	{r3, lr}
 4314              	.LCFI31:
 4315              		.cfi_def_cfa_offset 8
 4316              		.cfi_offset 3, -8
 4317              		.cfi_offset 14, -4
2275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4318              		.loc 1 2275 3 is_stmt 1 view .LVU1425
2275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4319              		.loc 1 2275 11 is_stmt 0 view .LVU1426
 4320 0004 D0F88430 		ldr	r3, [r0, #132]
2275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4321              		.loc 1 2275 6 view .LVU1427
 4322 0008 102B     		cmp	r3, #16
 4323 000a 01D0     		beq	.L261
2283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4324              		.loc 1 2283 12 view .LVU1428
 4325 000c 0120     		movs	r0, #1
 4326              	.LVL306:
 4327              	.L254:
2285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4328              		.loc 1 2285 1 view .LVU1429
 4329 000e 08BD     		pop	{r3, pc}
 4330              	.LVL307:
 4331              	.L261:
2277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4332              		.loc 1 2277 5 is_stmt 1 view .LVU1430
 4333 0010 FFF7FEFF 		bl	ETH_SetMACConfig
 4334              	.LVL308:
2279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4335              		.loc 1 2279 5 view .LVU1431
2279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4336              		.loc 1 2279 12 is_stmt 0 view .LVU1432
 4337 0014 0020     		movs	r0, #0
 4338 0016 FAE7     		b	.L254
ARM GAS  /tmp/cc5eYngs.s 			page 170


 4339              	.LVL309:
 4340              	.L255:
 4341              	.LCFI32:
 4342              		.cfi_def_cfa_offset 0
 4343              		.cfi_restore 3
 4344              		.cfi_restore 14
2272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4345              		.loc 1 2272 12 view .LVU1433
 4346 0018 0120     		movs	r0, #1
 4347              	.LVL310:
2285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4348              		.loc 1 2285 1 view .LVU1434
 4349 001a 7047     		bx	lr
 4350              		.cfi_endproc
 4351              	.LFE163:
 4353              		.section	.text.HAL_ETH_SetDMAConfig,"ax",%progbits
 4354              		.align	1
 4355              		.global	HAL_ETH_SetDMAConfig
 4356              		.syntax unified
 4357              		.thumb
 4358              		.thumb_func
 4360              	HAL_ETH_SetDMAConfig:
 4361              	.LVL311:
 4362              	.LFB164:
2296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (dmaconf == NULL)
 4363              		.loc 1 2296 1 is_stmt 1 view -0
 4364              		.cfi_startproc
 4365              		@ args = 0, pretend = 0, frame = 0
 4366              		@ frame_needed = 0, uses_anonymous_args = 0
2297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4367              		.loc 1 2297 3 view .LVU1436
2297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4368              		.loc 1 2297 6 is_stmt 0 view .LVU1437
 4369 0000 51B1     		cbz	r1, .L264
2296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (dmaconf == NULL)
 4370              		.loc 1 2296 1 view .LVU1438
 4371 0002 08B5     		push	{r3, lr}
 4372              	.LCFI33:
 4373              		.cfi_def_cfa_offset 8
 4374              		.cfi_offset 3, -8
 4375              		.cfi_offset 14, -4
2302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4376              		.loc 1 2302 3 is_stmt 1 view .LVU1439
2302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4377              		.loc 1 2302 11 is_stmt 0 view .LVU1440
 4378 0004 D0F88430 		ldr	r3, [r0, #132]
2302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4379              		.loc 1 2302 6 view .LVU1441
 4380 0008 102B     		cmp	r3, #16
 4381 000a 01D0     		beq	.L270
2310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4382              		.loc 1 2310 12 view .LVU1442
 4383 000c 0120     		movs	r0, #1
 4384              	.LVL312:
 4385              	.L263:
2312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4386              		.loc 1 2312 1 view .LVU1443
ARM GAS  /tmp/cc5eYngs.s 			page 171


 4387 000e 08BD     		pop	{r3, pc}
 4388              	.LVL313:
 4389              	.L270:
2304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4390              		.loc 1 2304 5 is_stmt 1 view .LVU1444
 4391 0010 FFF7FEFF 		bl	ETH_SetDMAConfig
 4392              	.LVL314:
2306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4393              		.loc 1 2306 5 view .LVU1445
2306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4394              		.loc 1 2306 12 is_stmt 0 view .LVU1446
 4395 0014 0020     		movs	r0, #0
 4396 0016 FAE7     		b	.L263
 4397              	.LVL315:
 4398              	.L264:
 4399              	.LCFI34:
 4400              		.cfi_def_cfa_offset 0
 4401              		.cfi_restore 3
 4402              		.cfi_restore 14
2299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4403              		.loc 1 2299 12 view .LVU1447
 4404 0018 0120     		movs	r0, #1
 4405              	.LVL316:
2312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4406              		.loc 1 2312 1 view .LVU1448
 4407 001a 7047     		bx	lr
 4408              		.cfi_endproc
 4409              	.LFE164:
 4411              		.section	.text.HAL_ETH_SetMDIOClockRange,"ax",%progbits
 4412              		.align	1
 4413              		.global	HAL_ETH_SetMDIOClockRange
 4414              		.syntax unified
 4415              		.thumb
 4416              		.thumb_func
 4418              	HAL_ETH_SetMDIOClockRange:
 4419              	.LVL317:
 4420              	.LFB165:
2321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t hclk;
 4421              		.loc 1 2321 1 is_stmt 1 view -0
 4422              		.cfi_startproc
 4423              		@ args = 0, pretend = 0, frame = 0
 4424              		@ frame_needed = 0, uses_anonymous_args = 0
2321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t hclk;
 4425              		.loc 1 2321 1 is_stmt 0 view .LVU1450
 4426 0000 38B5     		push	{r3, r4, r5, lr}
 4427              	.LCFI35:
 4428              		.cfi_def_cfa_offset 16
 4429              		.cfi_offset 3, -16
 4430              		.cfi_offset 4, -12
 4431              		.cfi_offset 5, -8
 4432              		.cfi_offset 14, -4
 4433 0002 0546     		mov	r5, r0
2322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg;
 4434              		.loc 1 2322 3 is_stmt 1 view .LVU1451
2323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4435              		.loc 1 2323 3 view .LVU1452
2326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
ARM GAS  /tmp/cc5eYngs.s 			page 172


 4436              		.loc 1 2326 3 view .LVU1453
2326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 4437              		.loc 1 2326 17 is_stmt 0 view .LVU1454
 4438 0004 0368     		ldr	r3, [r0]
2326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 4439              		.loc 1 2326 10 view .LVU1455
 4440 0006 1C69     		ldr	r4, [r3, #16]
 4441              	.LVL318:
2328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4442              		.loc 1 2328 3 is_stmt 1 view .LVU1456
2328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4443              		.loc 1 2328 10 is_stmt 0 view .LVU1457
 4444 0008 24F01C04 		bic	r4, r4, #28
 4445              	.LVL319:
2331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4446              		.loc 1 2331 3 is_stmt 1 view .LVU1458
2331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4447              		.loc 1 2331 10 is_stmt 0 view .LVU1459
 4448 000c FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 4449              	.LVL320:
2334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4450              		.loc 1 2334 3 is_stmt 1 view .LVU1460
2334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4451              		.loc 1 2334 27 is_stmt 0 view .LVU1461
 4452 0010 104B     		ldr	r3, .L277
 4453 0012 0344     		add	r3, r3, r0
2334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4454              		.loc 1 2334 6 view .LVU1462
 4455 0014 104A     		ldr	r2, .L277+4
 4456 0016 9342     		cmp	r3, r2
 4457 0018 04D2     		bcs	.L272
2337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4458              		.loc 1 2337 5 is_stmt 1 view .LVU1463
2337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4459              		.loc 1 2337 12 is_stmt 0 view .LVU1464
 4460 001a 44F00804 		orr	r4, r4, #8
 4461              	.LVL321:
 4462              	.L273:
2361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4463              		.loc 1 2361 3 is_stmt 1 view .LVU1465
2361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4464              		.loc 1 2361 8 is_stmt 0 view .LVU1466
 4465 001e 2B68     		ldr	r3, [r5]
2361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4466              		.loc 1 2361 30 view .LVU1467
 4467 0020 1C61     		str	r4, [r3, #16]
2362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4468              		.loc 1 2362 1 view .LVU1468
 4469 0022 38BD     		pop	{r3, r4, r5, pc}
 4470              	.LVL322:
 4471              	.L272:
2339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4472              		.loc 1 2339 8 is_stmt 1 view .LVU1469
2339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4473              		.loc 1 2339 32 is_stmt 0 view .LVU1470
 4474 0024 0D4B     		ldr	r3, .L277+8
 4475 0026 0344     		add	r3, r3, r0
ARM GAS  /tmp/cc5eYngs.s 			page 173


2339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4476              		.loc 1 2339 11 view .LVU1471
 4477 0028 0D4A     		ldr	r2, .L277+12
 4478 002a 9342     		cmp	r3, r2
 4479 002c 02D8     		bhi	.L274
2342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4480              		.loc 1 2342 5 is_stmt 1 view .LVU1472
2342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4481              		.loc 1 2342 12 is_stmt 0 view .LVU1473
 4482 002e 44F00C04 		orr	r4, r4, #12
 4483              	.LVL323:
2342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4484              		.loc 1 2342 12 view .LVU1474
 4485 0032 F4E7     		b	.L273
 4486              	.L274:
2344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4487              		.loc 1 2344 8 is_stmt 1 view .LVU1475
2344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4488              		.loc 1 2344 32 is_stmt 0 view .LVU1476
 4489 0034 0B4B     		ldr	r3, .L277+16
 4490 0036 0344     		add	r3, r3, r0
2344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4491              		.loc 1 2344 11 view .LVU1477
 4492 0038 0B4A     		ldr	r2, .L277+20
 4493 003a 9342     		cmp	r3, r2
 4494 003c EFD3     		bcc	.L273
2349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4495              		.loc 1 2349 8 is_stmt 1 view .LVU1478
2349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4496              		.loc 1 2349 33 is_stmt 0 view .LVU1479
 4497 003e 0B4B     		ldr	r3, .L277+24
 4498 0040 0344     		add	r3, r3, r0
2349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4499              		.loc 1 2349 11 view .LVU1480
 4500 0042 0B4A     		ldr	r2, .L277+28
 4501 0044 9342     		cmp	r3, r2
 4502 0046 02D8     		bhi	.L275
2352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4503              		.loc 1 2352 5 is_stmt 1 view .LVU1481
2352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4504              		.loc 1 2352 12 is_stmt 0 view .LVU1482
 4505 0048 44F00404 		orr	r4, r4, #4
 4506              	.LVL324:
2352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4507              		.loc 1 2352 12 view .LVU1483
 4508 004c E7E7     		b	.L273
 4509              	.L275:
2357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4510              		.loc 1 2357 5 is_stmt 1 view .LVU1484
2357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4511              		.loc 1 2357 12 is_stmt 0 view .LVU1485
 4512 004e 44F01004 		orr	r4, r4, #16
 4513              	.LVL325:
2357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4514              		.loc 1 2357 12 view .LVU1486
 4515 0052 E4E7     		b	.L273
 4516              	.L278:
ARM GAS  /tmp/cc5eYngs.s 			page 174


 4517              		.align	2
 4518              	.L277:
 4519 0054 00D3CEFE 		.word	-20000000
 4520 0058 C0E1E400 		.word	15000000
 4521 005c 40F1E9FD 		.word	-35000000
 4522 0060 3F787D01 		.word	24999999
 4523 0064 00796CFC 		.word	-60000000
 4524 0068 005A6202 		.word	40000000
 4525 006c 001F0AFA 		.word	-100000000
 4526 0070 7FF0FA02 		.word	49999999
 4527              		.cfi_endproc
 4528              	.LFE165:
 4530              		.section	.text.HAL_ETH_SetMACFilterConfig,"ax",%progbits
 4531              		.align	1
 4532              		.global	HAL_ETH_SetMACFilterConfig
 4533              		.syntax unified
 4534              		.thumb
 4535              		.thumb_func
 4537              	HAL_ETH_SetMACFilterConfig:
 4538              	.LVL326:
 4539              	.LFB166:
2373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t filterconfig;
 4540              		.loc 1 2373 1 is_stmt 1 view -0
 4541              		.cfi_startproc
 4542              		@ args = 0, pretend = 0, frame = 0
 4543              		@ frame_needed = 0, uses_anonymous_args = 0
2374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 4544              		.loc 1 2374 3 view .LVU1488
2375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4545              		.loc 1 2375 3 view .LVU1489
2377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4546              		.loc 1 2377 3 view .LVU1490
2377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4547              		.loc 1 2377 6 is_stmt 0 view .LVU1491
 4548 0000 0029     		cmp	r1, #0
 4549 0002 32D0     		beq	.L282
2373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t filterconfig;
 4550              		.loc 1 2373 1 view .LVU1492
 4551 0004 38B5     		push	{r3, r4, r5, lr}
 4552              	.LCFI36:
 4553              		.cfi_def_cfa_offset 16
 4554              		.cfi_offset 3, -16
 4555              		.cfi_offset 4, -12
 4556              		.cfi_offset 5, -8
 4557              		.cfi_offset 14, -4
 4558 0006 0446     		mov	r4, r0
 4559 0008 0A46     		mov	r2, r1
2382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
 4560              		.loc 1 2382 3 is_stmt 1 view .LVU1493
2382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
 4561              		.loc 1 2382 42 is_stmt 0 view .LVU1494
 4562 000a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
2383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 4563              		.loc 1 2383 43 view .LVU1495
 4564 000c C978     		ldrb	r1, [r1, #3]	@ zero_extendqisi2
 4565              	.LVL327:
2382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
ARM GAS  /tmp/cc5eYngs.s 			page 175


 4566              		.loc 1 2382 60 view .LVU1496
 4567 000e 43EA4103 		orr	r3, r3, r1, lsl #1
2384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 4568              		.loc 1 2384 43 view .LVU1497
 4569 0012 1179     		ldrb	r1, [r2, #4]	@ zero_extendqisi2
2383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 4570              		.loc 1 2383 63 view .LVU1498
 4571 0014 43EA8103 		orr	r3, r3, r1, lsl #2
2385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 4572              		.loc 1 2385 43 view .LVU1499
 4573 0018 117A     		ldrb	r1, [r2, #8]	@ zero_extendqisi2
2384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 4574              		.loc 1 2384 66 view .LVU1500
 4575 001a 43EAC103 		orr	r3, r3, r1, lsl #3
2386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)((pFilterConfig->BroadcastFilter == DISABLE) ? 1U : 0U) << 5) |
 4576              		.loc 1 2386 43 view .LVU1501
 4577 001e 5179     		ldrb	r1, [r2, #5]	@ zero_extendqisi2
2385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 4578              		.loc 1 2385 76 view .LVU1502
 4579 0020 43EA0113 		orr	r3, r3, r1, lsl #4
2387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4580              		.loc 1 2387 45 view .LVU1503
 4581 0024 517A     		ldrb	r1, [r2, #9]	@ zero_extendqisi2
2387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4582              		.loc 1 2387 86 view .LVU1504
 4583 0026 F1B9     		cbnz	r1, .L283
 4584 0028 2021     		movs	r1, #32
 4585              	.L281:
2386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)((pFilterConfig->BroadcastFilter == DISABLE) ? 1U : 0U) << 5) |
 4586              		.loc 1 2386 68 view .LVU1505
 4587 002a 0B43     		orrs	r3, r3, r1
2388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 4588              		.loc 1 2388 43 view .LVU1506
 4589 002c D179     		ldrb	r1, [r2, #7]	@ zero_extendqisi2
2387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4590              		.loc 1 2387 92 view .LVU1507
 4591 002e 43EA0123 		orr	r3, r3, r1, lsl #8
2389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 4592              		.loc 1 2389 43 view .LVU1508
 4593 0032 9179     		ldrb	r1, [r2, #6]	@ zero_extendqisi2
2388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 4594              		.loc 1 2388 75 view .LVU1509
 4595 0034 43EA4123 		orr	r3, r3, r1, lsl #9
2390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
 4596              		.loc 1 2390 43 view .LVU1510
 4597 0038 9178     		ldrb	r1, [r2, #2]	@ zero_extendqisi2
2389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 4598              		.loc 1 2389 68 view .LVU1511
 4599 003a 43EA8123 		orr	r3, r3, r1, lsl #10
2391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   pFilterConfig->ControlPacketsFilter);
 4600              		.loc 1 2391 43 view .LVU1512
 4601 003e 5178     		ldrb	r1, [r2, #1]	@ zero_extendqisi2
2390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
 4602              		.loc 1 2390 72 view .LVU1513
 4603 0040 43EAC173 		orr	r3, r3, r1, lsl #31
2392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4604              		.loc 1 2392 32 view .LVU1514
ARM GAS  /tmp/cc5eYngs.s 			page 176


 4605 0044 D268     		ldr	r2, [r2, #12]
 4606              	.LVL328:
2382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
 4607              		.loc 1 2382 16 view .LVU1515
 4608 0046 1343     		orrs	r3, r3, r2
 4609              	.LVL329:
2394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4610              		.loc 1 2394 3 is_stmt 1 view .LVU1516
 4611 0048 2168     		ldr	r1, [r4]
 4612 004a 4868     		ldr	r0, [r1, #4]
 4613              	.LVL330:
2394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4614              		.loc 1 2394 3 is_stmt 0 view .LVU1517
 4615 004c 084A     		ldr	r2, .L288
 4616 004e 0240     		ands	r2, r2, r0
 4617 0050 1A43     		orrs	r2, r2, r3
 4618 0052 4A60     		str	r2, [r1, #4]
2398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4619              		.loc 1 2398 3 is_stmt 1 view .LVU1518
2398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4620              		.loc 1 2398 18 is_stmt 0 view .LVU1519
 4621 0054 2368     		ldr	r3, [r4]
 4622              	.LVL331:
2398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4623              		.loc 1 2398 11 view .LVU1520
 4624 0056 5D68     		ldr	r5, [r3, #4]
 4625              	.LVL332:
2399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFFR = tmpreg1;
 4626              		.loc 1 2399 3 is_stmt 1 view .LVU1521
 4627 0058 0120     		movs	r0, #1
 4628 005a FFF7FEFF 		bl	HAL_Delay
 4629              	.LVL333:
2400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4630              		.loc 1 2400 3 view .LVU1522
2400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4631              		.loc 1 2400 8 is_stmt 0 view .LVU1523
 4632 005e 2368     		ldr	r3, [r4]
2400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4633              		.loc 1 2400 28 view .LVU1524
 4634 0060 5D60     		str	r5, [r3, #4]
2402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4635              		.loc 1 2402 3 is_stmt 1 view .LVU1525
2402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4636              		.loc 1 2402 10 is_stmt 0 view .LVU1526
 4637 0062 0020     		movs	r0, #0
2403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4638              		.loc 1 2403 1 view .LVU1527
 4639 0064 38BD     		pop	{r3, r4, r5, pc}
 4640              	.LVL334:
 4641              	.L283:
2387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4642              		.loc 1 2387 86 view .LVU1528
 4643 0066 0021     		movs	r1, #0
 4644 0068 DFE7     		b	.L281
 4645              	.LVL335:
 4646              	.L282:
 4647              	.LCFI37:
ARM GAS  /tmp/cc5eYngs.s 			page 177


 4648              		.cfi_def_cfa_offset 0
 4649              		.cfi_restore 3
 4650              		.cfi_restore 4
 4651              		.cfi_restore 5
 4652              		.cfi_restore 14
2379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4653              		.loc 1 2379 12 view .LVU1529
 4654 006a 0120     		movs	r0, #1
 4655              	.LVL336:
2403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4656              		.loc 1 2403 1 view .LVU1530
 4657 006c 7047     		bx	lr
 4658              	.L289:
 4659 006e 00BF     		.align	2
 4660              	.L288:
 4661 0070 00F8FF7F 		.word	2147481600
 4662              		.cfi_endproc
 4663              	.LFE166:
 4665              		.section	.text.HAL_ETH_GetMACFilterConfig,"ax",%progbits
 4666              		.align	1
 4667              		.global	HAL_ETH_GetMACFilterConfig
 4668              		.syntax unified
 4669              		.thumb
 4670              		.thumb_func
 4672              	HAL_ETH_GetMACFilterConfig:
 4673              	.LVL337:
 4674              	.LFB167:
2414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pFilterConfig == NULL)
 4675              		.loc 1 2414 1 is_stmt 1 view -0
 4676              		.cfi_startproc
 4677              		@ args = 0, pretend = 0, frame = 0
 4678              		@ frame_needed = 0, uses_anonymous_args = 0
 4679              		@ link register save eliminated.
2415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4680              		.loc 1 2415 3 view .LVU1532
2415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4681              		.loc 1 2415 6 is_stmt 0 view .LVU1533
 4682 0000 0029     		cmp	r1, #0
 4683 0002 3AD0     		beq	.L292
2420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4684              		.loc 1 2420 3 is_stmt 1 view .LVU1534
2420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4685              		.loc 1 2420 38 is_stmt 0 view .LVU1535
 4686 0004 0268     		ldr	r2, [r0]
 4687 0006 5268     		ldr	r2, [r2, #4]
2420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4688              		.loc 1 2420 102 view .LVU1536
 4689 0008 02F00102 		and	r2, r2, #1
2420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4690              		.loc 1 2420 34 view .LVU1537
 4691 000c 0A70     		strb	r2, [r1]
2421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4692              		.loc 1 2421 3 is_stmt 1 view .LVU1538
2421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4693              		.loc 1 2421 34 is_stmt 0 view .LVU1539
 4694 000e 0268     		ldr	r2, [r0]
 4695 0010 5268     		ldr	r2, [r2, #4]
ARM GAS  /tmp/cc5eYngs.s 			page 178


2421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4696              		.loc 1 2421 103 view .LVU1540
 4697 0012 C2F34002 		ubfx	r2, r2, #1, #1
2421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4698              		.loc 1 2421 30 view .LVU1541
 4699 0016 CA70     		strb	r2, [r1, #3]
2422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4700              		.loc 1 2422 3 is_stmt 1 view .LVU1542
2422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4701              		.loc 1 2422 36 is_stmt 0 view .LVU1543
 4702 0018 0268     		ldr	r2, [r0]
 4703 001a 5268     		ldr	r2, [r2, #4]
2422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4704              		.loc 1 2422 105 view .LVU1544
 4705 001c C2F38002 		ubfx	r2, r2, #2, #1
2422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4706              		.loc 1 2422 32 view .LVU1545
 4707 0020 0A71     		strb	r2, [r1, #4]
2423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
 4708              		.loc 1 2423 3 is_stmt 1 view .LVU1546
2423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
 4709              		.loc 1 2423 47 is_stmt 0 view .LVU1547
 4710 0022 0268     		ldr	r2, [r0]
 4711 0024 5268     		ldr	r2, [r2, #4]
2424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->PassAllMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PAM) >> 4) > 0U) 
 4712              		.loc 1 2424 94 view .LVU1548
 4713 0026 C2F3C002 		ubfx	r2, r2, #3, #1
2423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
 4714              		.loc 1 2423 43 view .LVU1549
 4715 002a 0A72     		strb	r2, [r1, #8]
2425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) == 0U) 
 4716              		.loc 1 2425 3 is_stmt 1 view .LVU1550
2425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) == 0U) 
 4717              		.loc 1 2425 39 is_stmt 0 view .LVU1551
 4718 002c 0268     		ldr	r2, [r0]
 4719 002e 5268     		ldr	r2, [r2, #4]
2425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) == 0U) 
 4720              		.loc 1 2425 109 view .LVU1552
 4721 0030 C2F30012 		ubfx	r2, r2, #4, #1
2425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) == 0U) 
 4722              		.loc 1 2425 35 view .LVU1553
 4723 0034 4A71     		strb	r2, [r1, #5]
2426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4724              		.loc 1 2426 3 is_stmt 1 view .LVU1554
2426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4725              		.loc 1 2426 38 is_stmt 0 view .LVU1555
 4726 0036 0268     		ldr	r2, [r0]
 4727 0038 5268     		ldr	r2, [r2, #4]
2426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4728              		.loc 1 2426 109 view .LVU1556
 4729 003a 12F0200F 		tst	r2, #32
 4730 003e 0CBF     		ite	eq
 4731 0040 0122     		moveq	r2, #1
 4732 0042 0022     		movne	r2, #0
2426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4733              		.loc 1 2426 34 view .LVU1557
 4734 0044 4A72     		strb	r2, [r1, #9]
ARM GAS  /tmp/cc5eYngs.s 			page 179


2427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4735              		.loc 1 2427 3 is_stmt 1 view .LVU1558
2427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4736              		.loc 1 2427 41 is_stmt 0 view .LVU1559
 4737 0046 0268     		ldr	r2, [r0]
 4738 0048 5268     		ldr	r2, [r2, #4]
 4739 004a 02F0C002 		and	r2, r2, #192
2427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4740              		.loc 1 2427 39 view .LVU1560
 4741 004e CA60     		str	r2, [r1, #12]
2428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
 4742              		.loc 1 2428 3 is_stmt 1 view .LVU1561
2428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
 4743              		.loc 1 2428 46 is_stmt 0 view .LVU1562
 4744 0050 0268     		ldr	r2, [r0]
 4745 0052 5268     		ldr	r2, [r2, #4]
2429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrFiltering = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_SAF) >> 9) > 0U) 
 4746              		.loc 1 2429 93 view .LVU1563
 4747 0054 C2F30022 		ubfx	r2, r2, #8, #1
2428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
 4748              		.loc 1 2428 42 view .LVU1564
 4749 0058 CA71     		strb	r2, [r1, #7]
2430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4750              		.loc 1 2430 3 is_stmt 1 view .LVU1565
2430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4751              		.loc 1 2430 39 is_stmt 0 view .LVU1566
 4752 005a 0268     		ldr	r2, [r0]
 4753 005c 5268     		ldr	r2, [r2, #4]
2430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4754              		.loc 1 2430 109 view .LVU1567
 4755 005e C2F34022 		ubfx	r2, r2, #9, #1
2430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4756              		.loc 1 2430 35 view .LVU1568
 4757 0062 8A71     		strb	r2, [r1, #6]
2431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
 4758              		.loc 1 2431 3 is_stmt 1 view .LVU1569
2431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
 4759              		.loc 1 2431 42 is_stmt 0 view .LVU1570
 4760 0064 0268     		ldr	r2, [r0]
 4761 0066 5268     		ldr	r2, [r2, #4]
2432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ReceiveAllMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_RA) >> 31) > 0U) ? 
 4762              		.loc 1 2432 49 view .LVU1571
 4763 0068 C2F38022 		ubfx	r2, r2, #10, #1
2431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
 4764              		.loc 1 2431 38 view .LVU1572
 4765 006c 8A70     		strb	r2, [r1, #2]
2433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4766              		.loc 1 2433 3 is_stmt 1 view .LVU1573
2433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4767              		.loc 1 2433 37 is_stmt 0 view .LVU1574
 4768 006e 0268     		ldr	r2, [r0]
 4769 0070 5268     		ldr	r2, [r2, #4]
2433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4770              		.loc 1 2433 107 view .LVU1575
 4771 0072 D20F     		lsrs	r2, r2, #31
2433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4772              		.loc 1 2433 33 view .LVU1576
ARM GAS  /tmp/cc5eYngs.s 			page 180


 4773 0074 4A70     		strb	r2, [r1, #1]
2435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4774              		.loc 1 2435 3 is_stmt 1 view .LVU1577
2435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4775              		.loc 1 2435 10 is_stmt 0 view .LVU1578
 4776 0076 0020     		movs	r0, #0
 4777              	.LVL338:
2435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4778              		.loc 1 2435 10 view .LVU1579
 4779 0078 7047     		bx	lr
 4780              	.LVL339:
 4781              	.L292:
2417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4782              		.loc 1 2417 12 view .LVU1580
 4783 007a 0120     		movs	r0, #1
 4784              	.LVL340:
2436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4785              		.loc 1 2436 1 view .LVU1581
 4786 007c 7047     		bx	lr
 4787              		.cfi_endproc
 4788              	.LFE167:
 4790              		.section	.text.HAL_ETH_SetSourceMACAddrMatch,"ax",%progbits
 4791              		.align	1
 4792              		.global	HAL_ETH_SetSourceMACAddrMatch
 4793              		.syntax unified
 4794              		.thumb
 4795              		.thumb_func
 4797              	HAL_ETH_SetSourceMACAddrMatch:
 4798              	.LVL341:
 4799              	.LFB168:
2451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t macaddrlr;
 4800              		.loc 1 2451 1 is_stmt 1 view -0
 4801              		.cfi_startproc
 4802              		@ args = 0, pretend = 0, frame = 0
 4803              		@ frame_needed = 0, uses_anonymous_args = 0
2452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t macaddrhr;
 4804              		.loc 1 2452 3 view .LVU1583
2453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4805              		.loc 1 2453 3 view .LVU1584
2455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4806              		.loc 1 2455 3 view .LVU1585
2455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4807              		.loc 1 2455 6 is_stmt 0 view .LVU1586
 4808 0000 1AB3     		cbz	r2, .L295
2451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t macaddrlr;
 4809              		.loc 1 2451 1 view .LVU1587
 4810 0002 00B5     		push	{lr}
 4811              	.LCFI38:
 4812              		.cfi_def_cfa_offset 4
 4813              		.cfi_offset 14, -4
 4814 0004 9446     		mov	ip, r2
2461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get mac addr low reg offset */
 4815              		.loc 1 2461 3 is_stmt 1 view .LVU1588
2461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get mac addr low reg offset */
 4816              		.loc 1 2461 33 is_stmt 0 view .LVU1589
 4817 0006 0268     		ldr	r2, [r0]
 4818              	.LVL342:
ARM GAS  /tmp/cc5eYngs.s 			page 181


2461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get mac addr low reg offset */
 4819              		.loc 1 2461 27 view .LVU1590
 4820 0008 02F14000 		add	r0, r2, #64
 4821              	.LVL343:
2463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4822              		.loc 1 2463 3 is_stmt 1 view .LVU1591
2463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4823              		.loc 1 2463 27 is_stmt 0 view .LVU1592
 4824 000c 4432     		adds	r2, r2, #68
 4825              	.LVL344:
2466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4826              		.loc 1 2466 3 is_stmt 1 view .LVU1593
2466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4827              		.loc 1 2466 56 is_stmt 0 view .LVU1594
 4828 000e 9CF805E0 		ldrb	lr, [ip, #5]	@ zero_extendqisi2
2466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4829              		.loc 1 2466 87 view .LVU1595
 4830 0012 9CF80430 		ldrb	r3, [ip, #4]	@ zero_extendqisi2
2466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4831              		.loc 1 2466 67 view .LVU1596
 4832 0016 43EA0E23 		orr	r3, r3, lr, lsl #8
2466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4833              		.loc 1 2466 33 view .LVU1597
 4834 001a 4350     		str	r3, [r0, r1]
2468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4835              		.loc 1 2468 3 is_stmt 1 view .LVU1598
2468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4836              		.loc 1 2468 56 is_stmt 0 view .LVU1599
 4837 001c 9CF803E0 		ldrb	lr, [ip, #3]	@ zero_extendqisi2
2468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4838              		.loc 1 2468 90 view .LVU1600
 4839 0020 9CF80230 		ldrb	r3, [ip, #2]	@ zero_extendqisi2
2468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4840              		.loc 1 2468 95 view .LVU1601
 4841 0024 1B04     		lsls	r3, r3, #16
2468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4842              		.loc 1 2468 68 view .LVU1602
 4843 0026 43EA0E63 		orr	r3, r3, lr, lsl #24
2469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4844              		.loc 1 2469 56 view .LVU1603
 4845 002a 9CF801E0 		ldrb	lr, [ip, #1]	@ zero_extendqisi2
2468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4846              		.loc 1 2468 102 view .LVU1604
 4847 002e 43EA0E23 		orr	r3, r3, lr, lsl #8
2469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4848              		.loc 1 2469 87 view .LVU1605
 4849 0032 9CF800C0 		ldrb	ip, [ip]	@ zero_extendqisi2
 4850              	.LVL345:
2469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4851              		.loc 1 2469 67 view .LVU1606
 4852 0036 43EA0C03 		orr	r3, r3, ip
2468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4853              		.loc 1 2468 33 view .LVU1607
 4854 003a 5350     		str	r3, [r2, r1]
2472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4855              		.loc 1 2472 3 is_stmt 1 view .LVU1608
2472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 182


 4856              		.loc 1 2472 4 is_stmt 0 view .LVU1609
 4857 003c 4358     		ldr	r3, [r0, r1]
2472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4858              		.loc 1 2472 33 view .LVU1610
 4859 003e 43F04043 		orr	r3, r3, #-1073741824
 4860 0042 4350     		str	r3, [r0, r1]
2474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4861              		.loc 1 2474 3 is_stmt 1 view .LVU1611
2474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4862              		.loc 1 2474 10 is_stmt 0 view .LVU1612
 4863 0044 0020     		movs	r0, #0
 4864              	.LVL346:
2475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4865              		.loc 1 2475 1 view .LVU1613
 4866 0046 5DF804FB 		ldr	pc, [sp], #4
 4867              	.LVL347:
 4868              	.L295:
 4869              	.LCFI39:
 4870              		.cfi_def_cfa_offset 0
 4871              		.cfi_restore 14
2457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4872              		.loc 1 2457 12 view .LVU1614
 4873 004a 0120     		movs	r0, #1
 4874              	.LVL348:
2475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4875              		.loc 1 2475 1 view .LVU1615
 4876 004c 7047     		bx	lr
 4877              		.cfi_endproc
 4878              	.LFE168:
 4880              		.section	.text.HAL_ETH_SetHashTable,"ax",%progbits
 4881              		.align	1
 4882              		.global	HAL_ETH_SetHashTable
 4883              		.syntax unified
 4884              		.thumb
 4885              		.thumb_func
 4887              	HAL_ETH_SetHashTable:
 4888              	.LVL349:
 4889              	.LFB169:
2486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 4890              		.loc 1 2486 1 is_stmt 1 view -0
 4891              		.cfi_startproc
 4892              		@ args = 0, pretend = 0, frame = 0
 4893              		@ frame_needed = 0, uses_anonymous_args = 0
2487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pHashTable == NULL)
 4894              		.loc 1 2487 3 view .LVU1617
2488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4895              		.loc 1 2488 3 view .LVU1618
2488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4896              		.loc 1 2488 6 is_stmt 0 view .LVU1619
 4897 0000 C1B1     		cbz	r1, .L302
2486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 4898              		.loc 1 2486 1 view .LVU1620
 4899 0002 70B5     		push	{r4, r5, r6, lr}
 4900              	.LCFI40:
 4901              		.cfi_def_cfa_offset 16
 4902              		.cfi_offset 4, -16
 4903              		.cfi_offset 5, -12
ARM GAS  /tmp/cc5eYngs.s 			page 183


 4904              		.cfi_offset 6, -8
 4905              		.cfi_offset 14, -4
 4906 0004 0446     		mov	r4, r0
 4907 0006 0D46     		mov	r5, r1
2493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4908              		.loc 1 2493 3 is_stmt 1 view .LVU1621
2493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4909              		.loc 1 2493 7 is_stmt 0 view .LVU1622
 4910 0008 0368     		ldr	r3, [r0]
2493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4911              		.loc 1 2493 39 view .LVU1623
 4912 000a 0A68     		ldr	r2, [r1]
2493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4913              		.loc 1 2493 27 view .LVU1624
 4914 000c 9A60     		str	r2, [r3, #8]
2497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4915              		.loc 1 2497 3 is_stmt 1 view .LVU1625
2497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4916              		.loc 1 2497 18 is_stmt 0 view .LVU1626
 4917 000e 0368     		ldr	r3, [r0]
2497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4918              		.loc 1 2497 11 view .LVU1627
 4919 0010 9E68     		ldr	r6, [r3, #8]
 4920              	.LVL350:
2498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACHTHR = tmpreg1;
 4921              		.loc 1 2498 3 is_stmt 1 view .LVU1628
 4922 0012 0120     		movs	r0, #1
 4923              	.LVL351:
2498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACHTHR = tmpreg1;
 4924              		.loc 1 2498 3 is_stmt 0 view .LVU1629
 4925 0014 FFF7FEFF 		bl	HAL_Delay
 4926              	.LVL352:
2499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4927              		.loc 1 2499 3 is_stmt 1 view .LVU1630
2499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4928              		.loc 1 2499 8 is_stmt 0 view .LVU1631
 4929 0018 2368     		ldr	r3, [r4]
2499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4930              		.loc 1 2499 29 view .LVU1632
 4931 001a 9E60     		str	r6, [r3, #8]
2501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4932              		.loc 1 2501 3 is_stmt 1 view .LVU1633
2501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4933              		.loc 1 2501 7 is_stmt 0 view .LVU1634
 4934 001c 2368     		ldr	r3, [r4]
2501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4935              		.loc 1 2501 27 view .LVU1635
 4936 001e 6A68     		ldr	r2, [r5, #4]
 4937 0020 DA60     		str	r2, [r3, #12]
2505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4938              		.loc 1 2505 3 is_stmt 1 view .LVU1636
2505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4939              		.loc 1 2505 18 is_stmt 0 view .LVU1637
 4940 0022 2368     		ldr	r3, [r4]
2505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4941              		.loc 1 2505 11 view .LVU1638
 4942 0024 DD68     		ldr	r5, [r3, #12]
ARM GAS  /tmp/cc5eYngs.s 			page 184


 4943              	.LVL353:
2506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACHTLR = tmpreg1;
 4944              		.loc 1 2506 3 is_stmt 1 view .LVU1639
 4945 0026 0120     		movs	r0, #1
 4946 0028 FFF7FEFF 		bl	HAL_Delay
 4947              	.LVL354:
2507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4948              		.loc 1 2507 3 view .LVU1640
2507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4949              		.loc 1 2507 8 is_stmt 0 view .LVU1641
 4950 002c 2368     		ldr	r3, [r4]
2507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4951              		.loc 1 2507 29 view .LVU1642
 4952 002e DD60     		str	r5, [r3, #12]
2509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4953              		.loc 1 2509 3 is_stmt 1 view .LVU1643
2509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4954              		.loc 1 2509 10 is_stmt 0 view .LVU1644
 4955 0030 0020     		movs	r0, #0
2510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4956              		.loc 1 2510 1 view .LVU1645
 4957 0032 70BD     		pop	{r4, r5, r6, pc}
 4958              	.LVL355:
 4959              	.L302:
 4960              	.LCFI41:
 4961              		.cfi_def_cfa_offset 0
 4962              		.cfi_restore 4
 4963              		.cfi_restore 5
 4964              		.cfi_restore 6
 4965              		.cfi_restore 14
2490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4966              		.loc 1 2490 12 view .LVU1646
 4967 0034 0120     		movs	r0, #1
 4968              	.LVL356:
2510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4969              		.loc 1 2510 1 view .LVU1647
 4970 0036 7047     		bx	lr
 4971              		.cfi_endproc
 4972              	.LFE169:
 4974              		.section	.text.HAL_ETH_SetRxVLANIdentifier,"ax",%progbits
 4975              		.align	1
 4976              		.global	HAL_ETH_SetRxVLANIdentifier
 4977              		.syntax unified
 4978              		.thumb
 4979              		.thumb_func
 4981              	HAL_ETH_SetRxVLANIdentifier:
 4982              	.LVL357:
 4983              	.LFB170:
2522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 4984              		.loc 1 2522 1 is_stmt 1 view -0
 4985              		.cfi_startproc
 4986              		@ args = 0, pretend = 0, frame = 0
 4987              		@ frame_needed = 0, uses_anonymous_args = 0
2522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 4988              		.loc 1 2522 1 is_stmt 0 view .LVU1649
 4989 0000 38B5     		push	{r3, r4, r5, lr}
 4990              	.LCFI42:
ARM GAS  /tmp/cc5eYngs.s 			page 185


 4991              		.cfi_def_cfa_offset 16
 4992              		.cfi_offset 3, -16
 4993              		.cfi_offset 4, -12
 4994              		.cfi_offset 5, -8
 4995              		.cfi_offset 14, -4
 4996 0002 0446     		mov	r4, r0
2523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTI, VLANIdentifier);
 4997              		.loc 1 2523 3 is_stmt 1 view .LVU1650
2524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ComparisonBits == ETH_VLANTAGCOMPARISON_16BIT)
 4998              		.loc 1 2524 3 view .LVU1651
 4999 0004 0068     		ldr	r0, [r0]
 5000              	.LVL358:
2524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ComparisonBits == ETH_VLANTAGCOMPARISON_16BIT)
 5001              		.loc 1 2524 3 is_stmt 0 view .LVU1652
 5002 0006 C369     		ldr	r3, [r0, #28]
 5003 0008 1B0C     		lsrs	r3, r3, #16
 5004 000a 1B04     		lsls	r3, r3, #16
 5005 000c 1343     		orrs	r3, r3, r2
 5006 000e C361     		str	r3, [r0, #28]
2525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5007              		.loc 1 2525 3 is_stmt 1 view .LVU1653
2525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5008              		.loc 1 2525 6 is_stmt 0 view .LVU1654
 5009 0010 61B9     		cbnz	r1, .L308
2527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5010              		.loc 1 2527 5 is_stmt 1 view .LVU1655
 5011 0012 2268     		ldr	r2, [r4]
 5012              	.LVL359:
2527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5013              		.loc 1 2527 5 is_stmt 0 view .LVU1656
 5014 0014 D369     		ldr	r3, [r2, #28]
 5015 0016 23F48033 		bic	r3, r3, #65536
 5016 001a D361     		str	r3, [r2, #28]
 5017              	.L309:
2536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5018              		.loc 1 2536 3 is_stmt 1 view .LVU1657
2536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5019              		.loc 1 2536 18 is_stmt 0 view .LVU1658
 5020 001c 2368     		ldr	r3, [r4]
2536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5021              		.loc 1 2536 11 view .LVU1659
 5022 001e DD69     		ldr	r5, [r3, #28]
 5023              	.LVL360:
2537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACVLANTR = tmpreg1;
 5024              		.loc 1 2537 3 is_stmt 1 view .LVU1660
 5025 0020 0120     		movs	r0, #1
 5026 0022 FFF7FEFF 		bl	HAL_Delay
 5027              	.LVL361:
2538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5028              		.loc 1 2538 3 view .LVU1661
2538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5029              		.loc 1 2538 8 is_stmt 0 view .LVU1662
 5030 0026 2368     		ldr	r3, [r4]
2538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5031              		.loc 1 2538 31 view .LVU1663
 5032 0028 DD61     		str	r5, [r3, #28]
2539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc5eYngs.s 			page 186


 5033              		.loc 1 2539 1 view .LVU1664
 5034 002a 38BD     		pop	{r3, r4, r5, pc}
 5035              	.LVL362:
 5036              	.L308:
2531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5037              		.loc 1 2531 5 is_stmt 1 view .LVU1665
 5038 002c 2268     		ldr	r2, [r4]
 5039              	.LVL363:
2531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5040              		.loc 1 2531 5 is_stmt 0 view .LVU1666
 5041 002e D369     		ldr	r3, [r2, #28]
 5042 0030 43F48033 		orr	r3, r3, #65536
 5043 0034 D361     		str	r3, [r2, #28]
 5044 0036 F1E7     		b	.L309
 5045              		.cfi_endproc
 5046              	.LFE170:
 5048              		.section	.text.HAL_ETH_EnterPowerDownMode,"ax",%progbits
 5049              		.align	1
 5050              		.global	HAL_ETH_EnterPowerDownMode
 5051              		.syntax unified
 5052              		.thumb
 5053              		.thumb_func
 5055              	HAL_ETH_EnterPowerDownMode:
 5056              	.LVL364:
 5057              	.LFB171:
2550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t powerdownconfig;
 5058              		.loc 1 2550 1 is_stmt 1 view -0
 5059              		.cfi_startproc
 5060              		@ args = 0, pretend = 0, frame = 0
 5061              		@ frame_needed = 0, uses_anonymous_args = 0
 5062              		@ link register save eliminated.
2551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5063              		.loc 1 2551 3 view .LVU1668
2553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5064              		.loc 1 2553 3 view .LVU1669
2553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5065              		.loc 1 2553 49 is_stmt 0 view .LVU1670
 5066 0000 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
2554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
 5067              		.loc 1 2554 49 view .LVU1671
 5068 0002 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
2554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
 5069              		.loc 1 2554 64 view .LVU1672
 5070 0004 9B00     		lsls	r3, r3, #2
2553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5071              		.loc 1 2553 89 view .LVU1673
 5072 0006 43EA4203 		orr	r3, r3, r2, lsl #1
2555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ETH_MACPMTCSR_PD);
 5073              		.loc 1 2555 49 view .LVU1674
 5074 000a 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
2554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
 5075              		.loc 1 2554 90 view .LVU1675
 5076 000c 43EA4223 		orr	r3, r3, r2, lsl #9
2553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5077              		.loc 1 2553 19 view .LVU1676
 5078 0010 43F00103 		orr	r3, r3, #1
 5079              	.LVL365:
ARM GAS  /tmp/cc5eYngs.s 			page 187


2558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5080              		.loc 1 2558 3 is_stmt 1 view .LVU1677
 5081 0014 0168     		ldr	r1, [r0]
 5082              	.LVL366:
2558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5083              		.loc 1 2558 3 is_stmt 0 view .LVU1678
 5084 0016 CA6A     		ldr	r2, [r1, #44]
 5085 0018 22F40172 		bic	r2, r2, #516
 5086 001c 22F00302 		bic	r2, r2, #3
 5087 0020 1A43     		orrs	r2, r2, r3
 5088 0022 CA62     		str	r2, [r1, #44]
2559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5089              		.loc 1 2559 1 view .LVU1679
 5090 0024 7047     		bx	lr
 5091              		.cfi_endproc
 5092              	.LFE171:
 5094              		.section	.text.HAL_ETH_ExitPowerDownMode,"ax",%progbits
 5095              		.align	1
 5096              		.global	HAL_ETH_ExitPowerDownMode
 5097              		.syntax unified
 5098              		.thumb
 5099              		.thumb_func
 5101              	HAL_ETH_ExitPowerDownMode:
 5102              	.LVL367:
 5103              	.LFB172:
2568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 5104              		.loc 1 2568 1 is_stmt 1 view -0
 5105              		.cfi_startproc
 5106              		@ args = 0, pretend = 0, frame = 0
 5107              		@ frame_needed = 0, uses_anonymous_args = 0
2568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 5108              		.loc 1 2568 1 is_stmt 0 view .LVU1681
 5109 0000 38B5     		push	{r3, r4, r5, lr}
 5110              	.LCFI43:
 5111              		.cfi_def_cfa_offset 16
 5112              		.cfi_offset 3, -16
 5113              		.cfi_offset 4, -12
 5114              		.cfi_offset 5, -8
 5115              		.cfi_offset 14, -4
 5116 0002 0446     		mov	r4, r0
2569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5117              		.loc 1 2569 3 is_stmt 1 view .LVU1682
2572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5118              		.loc 1 2572 3 view .LVU1683
 5119 0004 0268     		ldr	r2, [r0]
 5120 0006 D36A     		ldr	r3, [r2, #44]
 5121 0008 23F40173 		bic	r3, r3, #516
 5122 000c 23F00203 		bic	r3, r3, #2
 5123 0010 D362     		str	r3, [r2, #44]
2576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5124              		.loc 1 2576 3 view .LVU1684
2576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5125              		.loc 1 2576 18 is_stmt 0 view .LVU1685
 5126 0012 0368     		ldr	r3, [r0]
2576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5127              		.loc 1 2576 11 view .LVU1686
 5128 0014 DD6A     		ldr	r5, [r3, #44]
ARM GAS  /tmp/cc5eYngs.s 			page 188


 5129              	.LVL368:
2577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACPMTCSR = tmpreg1;
 5130              		.loc 1 2577 3 is_stmt 1 view .LVU1687
 5131 0016 0120     		movs	r0, #1
 5132              	.LVL369:
2577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACPMTCSR = tmpreg1;
 5133              		.loc 1 2577 3 is_stmt 0 view .LVU1688
 5134 0018 FFF7FEFF 		bl	HAL_Delay
 5135              	.LVL370:
2578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5136              		.loc 1 2578 3 is_stmt 1 view .LVU1689
2578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5137              		.loc 1 2578 8 is_stmt 0 view .LVU1690
 5138 001c 2368     		ldr	r3, [r4]
2578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5139              		.loc 1 2578 31 view .LVU1691
 5140 001e DD62     		str	r5, [r3, #44]
2580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5141              		.loc 1 2580 3 is_stmt 1 view .LVU1692
2580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5142              		.loc 1 2580 7 is_stmt 0 view .LVU1693
 5143 0020 2368     		ldr	r3, [r4]
 5144 0022 DA6A     		ldr	r2, [r3, #44]
2580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5145              		.loc 1 2580 6 view .LVU1694
 5146 0024 12F0010F 		tst	r2, #1
 5147 0028 05D1     		bne	.L315
 5148              	.L313:
2593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5149              		.loc 1 2593 3 is_stmt 1 view .LVU1695
 5150 002a 2268     		ldr	r2, [r4]
 5151 002c D36B     		ldr	r3, [r2, #60]
 5152 002e 43F00803 		orr	r3, r3, #8
 5153 0032 D363     		str	r3, [r2, #60]
2594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5154              		.loc 1 2594 1 is_stmt 0 view .LVU1696
 5155 0034 38BD     		pop	{r3, r4, r5, pc}
 5156              	.LVL371:
 5157              	.L315:
2583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5158              		.loc 1 2583 5 is_stmt 1 view .LVU1697
 5159 0036 DA6A     		ldr	r2, [r3, #44]
 5160 0038 22F00102 		bic	r2, r2, #1
 5161 003c DA62     		str	r2, [r3, #44]
2587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 5162              		.loc 1 2587 5 view .LVU1698
2587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 5163              		.loc 1 2587 20 is_stmt 0 view .LVU1699
 5164 003e 2368     		ldr	r3, [r4]
2587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 5165              		.loc 1 2587 13 view .LVU1700
 5166 0040 DD6A     		ldr	r5, [r3, #44]
 5167              	.LVL372:
2588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACPMTCSR = tmpreg1;
 5168              		.loc 1 2588 5 is_stmt 1 view .LVU1701
 5169 0042 0120     		movs	r0, #1
 5170 0044 FFF7FEFF 		bl	HAL_Delay
ARM GAS  /tmp/cc5eYngs.s 			page 189


 5171              	.LVL373:
2589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5172              		.loc 1 2589 5 view .LVU1702
2589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5173              		.loc 1 2589 10 is_stmt 0 view .LVU1703
 5174 0048 2368     		ldr	r3, [r4]
2589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5175              		.loc 1 2589 33 view .LVU1704
 5176 004a DD62     		str	r5, [r3, #44]
 5177 004c EDE7     		b	.L313
 5178              		.cfi_endproc
 5179              	.LFE172:
 5181              		.section	.text.HAL_ETH_SetWakeUpFilter,"ax",%progbits
 5182              		.align	1
 5183              		.global	HAL_ETH_SetWakeUpFilter
 5184              		.syntax unified
 5185              		.thumb
 5186              		.thumb_func
 5188              	HAL_ETH_SetWakeUpFilter:
 5189              	.LVL374:
 5190              	.LFB173:
2605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t regindex;
 5191              		.loc 1 2605 1 is_stmt 1 view -0
 5192              		.cfi_startproc
 5193              		@ args = 0, pretend = 0, frame = 0
 5194              		@ frame_needed = 0, uses_anonymous_args = 0
 5195              		@ link register save eliminated.
2606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5196              		.loc 1 2606 3 view .LVU1706
2608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5197              		.loc 1 2608 3 view .LVU1707
2608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5198              		.loc 1 2608 6 is_stmt 0 view .LVU1708
 5199 0000 A1B1     		cbz	r1, .L320
 5200 0002 8C46     		mov	ip, r1
2614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5201              		.loc 1 2614 3 is_stmt 1 view .LVU1709
 5202 0004 0168     		ldr	r1, [r0]
 5203              	.LVL375:
2614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5204              		.loc 1 2614 3 is_stmt 0 view .LVU1710
 5205 0006 CB6A     		ldr	r3, [r1, #44]
 5206 0008 43F00043 		orr	r3, r3, #-2147483648
 5207 000c CB62     		str	r3, [r1, #44]
2617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5208              		.loc 1 2617 3 is_stmt 1 view .LVU1711
 5209              	.LVL376:
2617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5210              		.loc 1 2617 17 is_stmt 0 view .LVU1712
 5211 000e 0023     		movs	r3, #0
 5212              	.LVL377:
2617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5213              		.loc 1 2617 31 is_stmt 1 view .LVU1713
 5214 0010 9342     		cmp	r3, r2
 5215 0012 0DD2     		bcs	.L327
2605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t regindex;
 5216              		.loc 1 2605 1 is_stmt 0 view .LVU1714
ARM GAS  /tmp/cc5eYngs.s 			page 190


 5217 0014 10B4     		push	{r4}
 5218              	.LCFI44:
 5219              		.cfi_def_cfa_offset 4
 5220              		.cfi_offset 4, -4
 5221              	.L319:
2620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5222              		.loc 1 2620 5 is_stmt 1 discriminator 3 view .LVU1715
 5223 0016 0168     		ldr	r1, [r0]
 5224 0018 5CF82340 		ldr	r4, [ip, r3, lsl #2]
 5225 001c 8C62     		str	r4, [r1, #40]
2617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5226              		.loc 1 2617 48 discriminator 3 view .LVU1716
 5227 001e 0133     		adds	r3, r3, #1
 5228              	.LVL378:
2617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5229              		.loc 1 2617 31 discriminator 3 view .LVU1717
 5230 0020 9342     		cmp	r3, r2
 5231 0022 F8D3     		bcc	.L319
2623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5232              		.loc 1 2623 10 is_stmt 0 view .LVU1718
 5233 0024 0020     		movs	r0, #0
 5234              	.LVL379:
2624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5235              		.loc 1 2624 1 view .LVU1719
 5236 0026 5DF8044B 		ldr	r4, [sp], #4
 5237              	.LCFI45:
 5238              		.cfi_restore 4
 5239              		.cfi_def_cfa_offset 0
 5240 002a 7047     		bx	lr
 5241              	.LVL380:
 5242              	.L320:
2610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5243              		.loc 1 2610 12 view .LVU1720
 5244 002c 0120     		movs	r0, #1
 5245              	.LVL381:
2610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5246              		.loc 1 2610 12 view .LVU1721
 5247 002e 7047     		bx	lr
 5248              	.LVL382:
 5249              	.L327:
2623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5250              		.loc 1 2623 10 view .LVU1722
 5251 0030 0020     		movs	r0, #0
 5252              	.LVL383:
2624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5253              		.loc 1 2624 1 view .LVU1723
 5254 0032 7047     		bx	lr
 5255              		.cfi_endproc
 5256              	.LFE173:
 5258              		.section	.text.HAL_ETH_GetState,"ax",%progbits
 5259              		.align	1
 5260              		.global	HAL_ETH_GetState
 5261              		.syntax unified
 5262              		.thumb
 5263              		.thumb_func
 5265              	HAL_ETH_GetState:
 5266              	.LVL384:
ARM GAS  /tmp/cc5eYngs.s 			page 191


 5267              	.LFB174:
2654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->gState;
 5268              		.loc 1 2654 1 is_stmt 1 view -0
 5269              		.cfi_startproc
 5270              		@ args = 0, pretend = 0, frame = 0
 5271              		@ frame_needed = 0, uses_anonymous_args = 0
 5272              		@ link register save eliminated.
2655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5273              		.loc 1 2655 3 view .LVU1725
2655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5274              		.loc 1 2655 14 is_stmt 0 view .LVU1726
 5275 0000 D0F88400 		ldr	r0, [r0, #132]
 5276              	.LVL385:
2656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5277              		.loc 1 2656 1 view .LVU1727
 5278 0004 7047     		bx	lr
 5279              		.cfi_endproc
 5280              	.LFE174:
 5282              		.section	.text.HAL_ETH_GetError,"ax",%progbits
 5283              		.align	1
 5284              		.global	HAL_ETH_GetError
 5285              		.syntax unified
 5286              		.thumb
 5287              		.thumb_func
 5289              	HAL_ETH_GetError:
 5290              	.LVL386:
 5291              	.LFB175:
2665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->ErrorCode;
 5292              		.loc 1 2665 1 is_stmt 1 view -0
 5293              		.cfi_startproc
 5294              		@ args = 0, pretend = 0, frame = 0
 5295              		@ frame_needed = 0, uses_anonymous_args = 0
 5296              		@ link register save eliminated.
2666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5297              		.loc 1 2666 3 view .LVU1729
2666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5298              		.loc 1 2666 14 is_stmt 0 view .LVU1730
 5299 0000 D0F88800 		ldr	r0, [r0, #136]
 5300              	.LVL387:
2667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5301              		.loc 1 2667 1 view .LVU1731
 5302 0004 7047     		bx	lr
 5303              		.cfi_endproc
 5304              	.LFE175:
 5306              		.section	.text.HAL_ETH_GetDMAError,"ax",%progbits
 5307              		.align	1
 5308              		.global	HAL_ETH_GetDMAError
 5309              		.syntax unified
 5310              		.thumb
 5311              		.thumb_func
 5313              	HAL_ETH_GetDMAError:
 5314              	.LVL388:
 5315              	.LFB176:
2676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->DMAErrorCode;
 5316              		.loc 1 2676 1 is_stmt 1 view -0
 5317              		.cfi_startproc
 5318              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc5eYngs.s 			page 192


 5319              		@ frame_needed = 0, uses_anonymous_args = 0
 5320              		@ link register save eliminated.
2677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5321              		.loc 1 2677 3 view .LVU1733
2677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5322              		.loc 1 2677 14 is_stmt 0 view .LVU1734
 5323 0000 D0F88C00 		ldr	r0, [r0, #140]
 5324              	.LVL389:
2678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5325              		.loc 1 2678 1 view .LVU1735
 5326 0004 7047     		bx	lr
 5327              		.cfi_endproc
 5328              	.LFE176:
 5330              		.section	.text.HAL_ETH_GetMACError,"ax",%progbits
 5331              		.align	1
 5332              		.global	HAL_ETH_GetMACError
 5333              		.syntax unified
 5334              		.thumb
 5335              		.thumb_func
 5337              	HAL_ETH_GetMACError:
 5338              	.LVL390:
 5339              	.LFB177:
2687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->MACErrorCode;
 5340              		.loc 1 2687 1 is_stmt 1 view -0
 5341              		.cfi_startproc
 5342              		@ args = 0, pretend = 0, frame = 0
 5343              		@ frame_needed = 0, uses_anonymous_args = 0
 5344              		@ link register save eliminated.
2688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5345              		.loc 1 2688 3 view .LVU1737
2688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5346              		.loc 1 2688 14 is_stmt 0 view .LVU1738
 5347 0000 D0F89000 		ldr	r0, [r0, #144]
 5348              	.LVL391:
2689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5349              		.loc 1 2689 1 view .LVU1739
 5350 0004 7047     		bx	lr
 5351              		.cfi_endproc
 5352              	.LFE177:
 5354              		.section	.text.HAL_ETH_GetMACWakeUpSource,"ax",%progbits
 5355              		.align	1
 5356              		.global	HAL_ETH_GetMACWakeUpSource
 5357              		.syntax unified
 5358              		.thumb
 5359              		.thumb_func
 5361              	HAL_ETH_GetMACWakeUpSource:
 5362              	.LVL392:
 5363              	.LFB178:
2698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->MACWakeUpEvent;
 5364              		.loc 1 2698 1 is_stmt 1 view -0
 5365              		.cfi_startproc
 5366              		@ args = 0, pretend = 0, frame = 0
 5367              		@ frame_needed = 0, uses_anonymous_args = 0
 5368              		@ link register save eliminated.
2699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5369              		.loc 1 2699 3 view .LVU1741
2699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
ARM GAS  /tmp/cc5eYngs.s 			page 193


 5370              		.loc 1 2699 14 is_stmt 0 view .LVU1742
 5371 0000 D0F89400 		ldr	r0, [r0, #148]
 5372              	.LVL393:
2700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5373              		.loc 1 2700 1 view .LVU1743
 5374 0004 7047     		bx	lr
 5375              		.cfi_endproc
 5376              	.LFE178:
 5378              		.text
 5379              	.Letext0:
 5380              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 5381              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 5382              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f439xx.h"
 5383              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 5384              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 5385              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_eth.h"
 5386              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 5387              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/cc5eYngs.s 			page 194


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_eth.c
     /tmp/cc5eYngs.s:21     .text.HAL_ETH_RxAllocateCallback:0000000000000000 $t
     /tmp/cc5eYngs.s:27     .text.HAL_ETH_RxAllocateCallback:0000000000000000 HAL_ETH_RxAllocateCallback
     /tmp/cc5eYngs.s:42     .text.ETH_UpdateDescriptor:0000000000000000 $t
     /tmp/cc5eYngs.s:47     .text.ETH_UpdateDescriptor:0000000000000000 ETH_UpdateDescriptor
     /tmp/cc5eYngs.s:227    .text.ETH_UpdateDescriptor:0000000000000094 $d
     /tmp/cc5eYngs.s:232    .text.HAL_ETH_RxLinkCallback:0000000000000000 $t
     /tmp/cc5eYngs.s:238    .text.HAL_ETH_RxLinkCallback:0000000000000000 HAL_ETH_RxLinkCallback
     /tmp/cc5eYngs.s:256    .text.HAL_ETH_TxFreeCallback:0000000000000000 $t
     /tmp/cc5eYngs.s:262    .text.HAL_ETH_TxFreeCallback:0000000000000000 HAL_ETH_TxFreeCallback
     /tmp/cc5eYngs.s:277    .text.ETH_MACAddressConfig:0000000000000000 $t
     /tmp/cc5eYngs.s:282    .text.ETH_MACAddressConfig:0000000000000000 ETH_MACAddressConfig
     /tmp/cc5eYngs.s:336    .text.ETH_MACAddressConfig:0000000000000028 $d
     /tmp/cc5eYngs.s:342    .text.ETH_DMATxDescListInit:0000000000000000 $t
     /tmp/cc5eYngs.s:347    .text.ETH_DMATxDescListInit:0000000000000000 ETH_DMATxDescListInit
     /tmp/cc5eYngs.s:448    .text.ETH_DMARxDescListInit:0000000000000000 $t
     /tmp/cc5eYngs.s:453    .text.ETH_DMARxDescListInit:0000000000000000 ETH_DMARxDescListInit
     /tmp/cc5eYngs.s:560    .text.ETH_Prepare_Tx_Descriptors:0000000000000000 $t
     /tmp/cc5eYngs.s:565    .text.ETH_Prepare_Tx_Descriptors:0000000000000000 ETH_Prepare_Tx_Descriptors
     /tmp/cc5eYngs.s:970    .text.ETH_SetMACConfig:0000000000000000 $t
     /tmp/cc5eYngs.s:975    .text.ETH_SetMACConfig:0000000000000000 ETH_SetMACConfig
     /tmp/cc5eYngs.s:1220   .text.ETH_SetMACConfig:00000000000000f8 $d
     /tmp/cc5eYngs.s:1225   .text.ETH_SetDMAConfig:0000000000000000 $t
     /tmp/cc5eYngs.s:1230   .text.ETH_SetDMAConfig:0000000000000000 ETH_SetDMAConfig
     /tmp/cc5eYngs.s:1399   .text.ETH_SetDMAConfig:00000000000000bc $d
     /tmp/cc5eYngs.s:1404   .text.ETH_MACDMAConfig:0000000000000000 $t
     /tmp/cc5eYngs.s:1409   .text.ETH_MACDMAConfig:0000000000000000 ETH_MACDMAConfig
     /tmp/cc5eYngs.s:1562   .text.ETH_FlushTransmitFIFO:0000000000000000 $t
     /tmp/cc5eYngs.s:1567   .text.ETH_FlushTransmitFIFO:0000000000000000 ETH_FlushTransmitFIFO
     /tmp/cc5eYngs.s:1629   .text.HAL_ETH_MspInit:0000000000000000 $t
     /tmp/cc5eYngs.s:1635   .text.HAL_ETH_MspInit:0000000000000000 HAL_ETH_MspInit
     /tmp/cc5eYngs.s:1650   .text.HAL_ETH_Init:0000000000000000 $t
     /tmp/cc5eYngs.s:1656   .text.HAL_ETH_Init:0000000000000000 HAL_ETH_Init
     /tmp/cc5eYngs.s:1827   .text.HAL_ETH_Init:00000000000000b8 $d
     /tmp/cc5eYngs.s:1833   .text.HAL_ETH_MspDeInit:0000000000000000 $t
     /tmp/cc5eYngs.s:1839   .text.HAL_ETH_MspDeInit:0000000000000000 HAL_ETH_MspDeInit
     /tmp/cc5eYngs.s:1854   .text.HAL_ETH_DeInit:0000000000000000 $t
     /tmp/cc5eYngs.s:1860   .text.HAL_ETH_DeInit:0000000000000000 HAL_ETH_DeInit
     /tmp/cc5eYngs.s:1893   .text.HAL_ETH_Start:0000000000000000 $t
     /tmp/cc5eYngs.s:1899   .text.HAL_ETH_Start:0000000000000000 HAL_ETH_Start
     /tmp/cc5eYngs.s:2009   .text.HAL_ETH_Start_IT:0000000000000000 $t
     /tmp/cc5eYngs.s:2015   .text.HAL_ETH_Start_IT:0000000000000000 HAL_ETH_Start_IT
     /tmp/cc5eYngs.s:2154   .text.HAL_ETH_Stop:0000000000000000 $t
     /tmp/cc5eYngs.s:2160   .text.HAL_ETH_Stop:0000000000000000 HAL_ETH_Stop
     /tmp/cc5eYngs.s:2265   .text.HAL_ETH_Stop_IT:0000000000000000 $t
     /tmp/cc5eYngs.s:2271   .text.HAL_ETH_Stop_IT:0000000000000000 HAL_ETH_Stop_IT
     /tmp/cc5eYngs.s:2414   .text.HAL_ETH_Transmit:0000000000000000 $t
     /tmp/cc5eYngs.s:2420   .text.HAL_ETH_Transmit:0000000000000000 HAL_ETH_Transmit
     /tmp/cc5eYngs.s:2617   .text.HAL_ETH_Transmit_IT:0000000000000000 $t
     /tmp/cc5eYngs.s:2623   .text.HAL_ETH_Transmit_IT:0000000000000000 HAL_ETH_Transmit_IT
     /tmp/cc5eYngs.s:2751   .text.HAL_ETH_ReadData:0000000000000000 $t
     /tmp/cc5eYngs.s:2757   .text.HAL_ETH_ReadData:0000000000000000 HAL_ETH_ReadData
     /tmp/cc5eYngs.s:3024   .text.HAL_ETH_RegisterRxAllocateCallback:0000000000000000 $t
     /tmp/cc5eYngs.s:3030   .text.HAL_ETH_RegisterRxAllocateCallback:0000000000000000 HAL_ETH_RegisterRxAllocateCallback
     /tmp/cc5eYngs.s:3061   .text.HAL_ETH_UnRegisterRxAllocateCallback:0000000000000000 $t
     /tmp/cc5eYngs.s:3067   .text.HAL_ETH_UnRegisterRxAllocateCallback:0000000000000000 HAL_ETH_UnRegisterRxAllocateCallback
ARM GAS  /tmp/cc5eYngs.s 			page 195


     /tmp/cc5eYngs.s:3088   .text.HAL_ETH_UnRegisterRxAllocateCallback:000000000000000c $d
     /tmp/cc5eYngs.s:3093   .text.HAL_ETH_RegisterRxLinkCallback:0000000000000000 $t
     /tmp/cc5eYngs.s:3099   .text.HAL_ETH_RegisterRxLinkCallback:0000000000000000 HAL_ETH_RegisterRxLinkCallback
     /tmp/cc5eYngs.s:3130   .text.HAL_ETH_UnRegisterRxLinkCallback:0000000000000000 $t
     /tmp/cc5eYngs.s:3136   .text.HAL_ETH_UnRegisterRxLinkCallback:0000000000000000 HAL_ETH_UnRegisterRxLinkCallback
     /tmp/cc5eYngs.s:3157   .text.HAL_ETH_UnRegisterRxLinkCallback:000000000000000c $d
     /tmp/cc5eYngs.s:3162   .text.HAL_ETH_GetRxDataErrorCode:0000000000000000 $t
     /tmp/cc5eYngs.s:3168   .text.HAL_ETH_GetRxDataErrorCode:0000000000000000 HAL_ETH_GetRxDataErrorCode
     /tmp/cc5eYngs.s:3195   .text.HAL_ETH_RegisterTxFreeCallback:0000000000000000 $t
     /tmp/cc5eYngs.s:3201   .text.HAL_ETH_RegisterTxFreeCallback:0000000000000000 HAL_ETH_RegisterTxFreeCallback
     /tmp/cc5eYngs.s:3232   .text.HAL_ETH_UnRegisterTxFreeCallback:0000000000000000 $t
     /tmp/cc5eYngs.s:3238   .text.HAL_ETH_UnRegisterTxFreeCallback:0000000000000000 HAL_ETH_UnRegisterTxFreeCallback
     /tmp/cc5eYngs.s:3259   .text.HAL_ETH_UnRegisterTxFreeCallback:000000000000000c $d
     /tmp/cc5eYngs.s:3264   .text.HAL_ETH_ReleaseTxPacket:0000000000000000 $t
     /tmp/cc5eYngs.s:3270   .text.HAL_ETH_ReleaseTxPacket:0000000000000000 HAL_ETH_ReleaseTxPacket
     /tmp/cc5eYngs.s:3388   .text.HAL_ETH_TxCpltCallback:0000000000000000 $t
     /tmp/cc5eYngs.s:3394   .text.HAL_ETH_TxCpltCallback:0000000000000000 HAL_ETH_TxCpltCallback
     /tmp/cc5eYngs.s:3409   .text.HAL_ETH_RxCpltCallback:0000000000000000 $t
     /tmp/cc5eYngs.s:3415   .text.HAL_ETH_RxCpltCallback:0000000000000000 HAL_ETH_RxCpltCallback
     /tmp/cc5eYngs.s:3430   .text.HAL_ETH_ErrorCallback:0000000000000000 $t
     /tmp/cc5eYngs.s:3436   .text.HAL_ETH_ErrorCallback:0000000000000000 HAL_ETH_ErrorCallback
     /tmp/cc5eYngs.s:3451   .text.HAL_ETH_PMTCallback:0000000000000000 $t
     /tmp/cc5eYngs.s:3457   .text.HAL_ETH_PMTCallback:0000000000000000 HAL_ETH_PMTCallback
     /tmp/cc5eYngs.s:3472   .text.HAL_ETH_WakeUpCallback:0000000000000000 $t
     /tmp/cc5eYngs.s:3478   .text.HAL_ETH_WakeUpCallback:0000000000000000 HAL_ETH_WakeUpCallback
     /tmp/cc5eYngs.s:3493   .text.HAL_ETH_IRQHandler:0000000000000000 $t
     /tmp/cc5eYngs.s:3499   .text.HAL_ETH_IRQHandler:0000000000000000 HAL_ETH_IRQHandler
     /tmp/cc5eYngs.s:3679   .text.HAL_ETH_IRQHandler:000000000000010c $d
     /tmp/cc5eYngs.s:3685   .text.HAL_ETH_ReadPHYRegister:0000000000000000 $t
     /tmp/cc5eYngs.s:3691   .text.HAL_ETH_ReadPHYRegister:0000000000000000 HAL_ETH_ReadPHYRegister
     /tmp/cc5eYngs.s:3803   .text.HAL_ETH_WritePHYRegister:0000000000000000 $t
     /tmp/cc5eYngs.s:3809   .text.HAL_ETH_WritePHYRegister:0000000000000000 HAL_ETH_WritePHYRegister
     /tmp/cc5eYngs.s:3914   .text.HAL_ETH_GetMACConfig:0000000000000000 $t
     /tmp/cc5eYngs.s:3920   .text.HAL_ETH_GetMACConfig:0000000000000000 HAL_ETH_GetMACConfig
     /tmp/cc5eYngs.s:4111   .text.HAL_ETH_GetDMAConfig:0000000000000000 $t
     /tmp/cc5eYngs.s:4117   .text.HAL_ETH_GetDMAConfig:0000000000000000 HAL_ETH_GetDMAConfig
     /tmp/cc5eYngs.s:4296   .text.HAL_ETH_SetMACConfig:0000000000000000 $t
     /tmp/cc5eYngs.s:4302   .text.HAL_ETH_SetMACConfig:0000000000000000 HAL_ETH_SetMACConfig
     /tmp/cc5eYngs.s:4354   .text.HAL_ETH_SetDMAConfig:0000000000000000 $t
     /tmp/cc5eYngs.s:4360   .text.HAL_ETH_SetDMAConfig:0000000000000000 HAL_ETH_SetDMAConfig
     /tmp/cc5eYngs.s:4412   .text.HAL_ETH_SetMDIOClockRange:0000000000000000 $t
     /tmp/cc5eYngs.s:4418   .text.HAL_ETH_SetMDIOClockRange:0000000000000000 HAL_ETH_SetMDIOClockRange
     /tmp/cc5eYngs.s:4519   .text.HAL_ETH_SetMDIOClockRange:0000000000000054 $d
     /tmp/cc5eYngs.s:4531   .text.HAL_ETH_SetMACFilterConfig:0000000000000000 $t
     /tmp/cc5eYngs.s:4537   .text.HAL_ETH_SetMACFilterConfig:0000000000000000 HAL_ETH_SetMACFilterConfig
     /tmp/cc5eYngs.s:4661   .text.HAL_ETH_SetMACFilterConfig:0000000000000070 $d
     /tmp/cc5eYngs.s:4666   .text.HAL_ETH_GetMACFilterConfig:0000000000000000 $t
     /tmp/cc5eYngs.s:4672   .text.HAL_ETH_GetMACFilterConfig:0000000000000000 HAL_ETH_GetMACFilterConfig
     /tmp/cc5eYngs.s:4791   .text.HAL_ETH_SetSourceMACAddrMatch:0000000000000000 $t
     /tmp/cc5eYngs.s:4797   .text.HAL_ETH_SetSourceMACAddrMatch:0000000000000000 HAL_ETH_SetSourceMACAddrMatch
     /tmp/cc5eYngs.s:4881   .text.HAL_ETH_SetHashTable:0000000000000000 $t
     /tmp/cc5eYngs.s:4887   .text.HAL_ETH_SetHashTable:0000000000000000 HAL_ETH_SetHashTable
     /tmp/cc5eYngs.s:4975   .text.HAL_ETH_SetRxVLANIdentifier:0000000000000000 $t
     /tmp/cc5eYngs.s:4981   .text.HAL_ETH_SetRxVLANIdentifier:0000000000000000 HAL_ETH_SetRxVLANIdentifier
     /tmp/cc5eYngs.s:5049   .text.HAL_ETH_EnterPowerDownMode:0000000000000000 $t
     /tmp/cc5eYngs.s:5055   .text.HAL_ETH_EnterPowerDownMode:0000000000000000 HAL_ETH_EnterPowerDownMode
     /tmp/cc5eYngs.s:5095   .text.HAL_ETH_ExitPowerDownMode:0000000000000000 $t
ARM GAS  /tmp/cc5eYngs.s 			page 196


     /tmp/cc5eYngs.s:5101   .text.HAL_ETH_ExitPowerDownMode:0000000000000000 HAL_ETH_ExitPowerDownMode
     /tmp/cc5eYngs.s:5182   .text.HAL_ETH_SetWakeUpFilter:0000000000000000 $t
     /tmp/cc5eYngs.s:5188   .text.HAL_ETH_SetWakeUpFilter:0000000000000000 HAL_ETH_SetWakeUpFilter
     /tmp/cc5eYngs.s:5259   .text.HAL_ETH_GetState:0000000000000000 $t
     /tmp/cc5eYngs.s:5265   .text.HAL_ETH_GetState:0000000000000000 HAL_ETH_GetState
     /tmp/cc5eYngs.s:5283   .text.HAL_ETH_GetError:0000000000000000 $t
     /tmp/cc5eYngs.s:5289   .text.HAL_ETH_GetError:0000000000000000 HAL_ETH_GetError
     /tmp/cc5eYngs.s:5307   .text.HAL_ETH_GetDMAError:0000000000000000 $t
     /tmp/cc5eYngs.s:5313   .text.HAL_ETH_GetDMAError:0000000000000000 HAL_ETH_GetDMAError
     /tmp/cc5eYngs.s:5331   .text.HAL_ETH_GetMACError:0000000000000000 $t
     /tmp/cc5eYngs.s:5337   .text.HAL_ETH_GetMACError:0000000000000000 HAL_ETH_GetMACError
     /tmp/cc5eYngs.s:5355   .text.HAL_ETH_GetMACWakeUpSource:0000000000000000 $t
     /tmp/cc5eYngs.s:5361   .text.HAL_ETH_GetMACWakeUpSource:0000000000000000 HAL_ETH_GetMACWakeUpSource

UNDEFINED SYMBOLS
HAL_Delay
HAL_GetTick
HAL_RCC_GetHCLKFreq
