// Seed: 1459741231
module module_0 (
    output wire id_0,
    output supply0 id_1
);
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_10 = 32'd58,
    parameter id_15 = 32'd34,
    parameter id_24 = 32'd31
) (
    input uwire id_0,
    input wire id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wire id_5,
    output uwire id_6,
    output tri1 id_7,
    output wand id_8,
    input tri1 id_9,
    output wire _id_10,
    output wand id_11,
    output tri id_12,
    input wire id_13,
    input wire id_14,
    input wor _id_15
    , id_28,
    output wand id_16,
    input supply1 id_17,
    output supply0 id_18,
    input wand id_19,
    input wire id_20,
    output tri1 id_21,
    input tri1 id_22,
    output logic id_23,
    output supply1 _id_24,
    input tri0 id_25,
    output wor id_26
);
  logic [id_10 : -1] id_29;
  ;
  parameter id_30 = 1;
  assign id_7 = id_5;
  module_0 modCall_1 (
      id_2,
      id_12
  );
  assign modCall_1.id_0 = 0;
  final begin : LABEL_0
    if (1) begin : LABEL_1
      id_23 <= 1'h0 - id_4;
    end
  end
  logic [-1 : id_24  ||  id_15  /  1 'b0] id_31;
endmodule
