Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Mar  1 18:40:57 2017
| Host         : ETUDIANT3-JEIP running 64-bit Debian GNU/Linux 8.7 (jessie)
| Command      : report_control_sets -verbose -file red_pitaya_top_control_sets_placed.rpt
| Design       : red_pitaya_top
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           18 |
| Yes          | No                    | No                     |             214 |           53 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             101 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------+------------------+----------------+
|                         Clock Signal                        |                          Enable Signal                         |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------+------------------+----------------+
|  i_analog/adc_clk_o                                         |                                                                |                                         |                1 |              1 |
|  i_analog/dac_clk                                           |                                                                |                                         |                1 |              1 |
|  i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                |                                         |                1 |              2 |
|  i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | i_hk/led_reg[7]_i_2_n_0                                        | i_hk/clear                              |                1 |              3 |
|  i_analog/dac_2clk                                          | i_analog/dac_pwm[3]_i_1_n_0                                    |                                         |                1 |              8 |
|  i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | i_hk/exp_p_dir_o[7]_i_1_n_0                                    | i_hk/clear                              |                1 |              8 |
|  i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | i_ps/i_gp0_slave/wr_wdata                                      |                                         |                2 |              8 |
|  i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | i_hk/exp_n_dat_o[7]_i_1_n_0                                    | i_hk/clear                              |                3 |              8 |
|  i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | i_hk/exp_n_dir_o[7]_i_1_n_0                                    | i_hk/clear                              |                2 |              8 |
|  i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | i_hk/exp_p_dat_o[7]_i_1_n_0                                    | i_hk/clear                              |                2 |              8 |
|  i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                | i_ps/i_gp0_slave/axi_bresp_o[1]_i_1_n_0 |                2 |              8 |
|  i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | i_hk/sel                                                       | i_hk/clear                              |                2 |              9 |
|  i_analog/dac_2clk                                          |                                                                | i_analog/dac_rst                        |                7 |             12 |
|  i_analog/adc_clk_o                                         | i_analog/adc_paux_r[11]_i_1_n_0                                |                                         |                2 |             12 |
|  i_analog/adc_clk_o                                         | i_analog/adc_ddr_r[11]_i_1_n_0                                 |                                         |                2 |             12 |
|  i_analog/adc_clk_o                                         | i_analog/adc_int_r[11]_i_1_n_0                                 |                                         |                2 |             12 |
|  i_analog/adc_clk_o                                         | i_analog/adc_aux_r[11]_i_1_n_0                                 |                                         |                2 |             12 |
|  i_analog/adc_clk_o                                         | i_analog/adc_bram_r[11]_i_1_n_0                                |                                         |                3 |             12 |
|  i_analog/adc_clk_o                                         | i_analog/adc_temp_r[11]_i_1_n_0                                |                                         |                3 |             12 |
|  i_analog/adc_clk_o                                         | i_analog/adc_v_r[11]_i_1_n_0                                   |                                         |                4 |             12 |
|  i_analog/adc_clk_o                                         | i_analog/adc_pint_r[11]_i_1_n_0                                |                                         |                4 |             12 |
|  i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                | i_hk/clear                              |                9 |             30 |
|  i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | i_ps/system_i/system_i/processing_system7_0/inst/FCLK_RESET0_N |                                         |               10 |             32 |
|  i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | i_ps/i_gp0_slave/rd_arid                                       |                                         |               10 |             35 |
|  i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | i_ps/i_gp0_slave/wr_awid                                       |                                         |                8 |             35 |
|  i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | i_hk/dna_value[56]_i_1_n_0                                     | i_hk/clear                              |               15 |             57 |
+-------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 3      |                     1 |
| 8      |                     7 |
| 9      |                     1 |
| 12     |                     9 |
| 16+    |                     5 |
+--------+-----------------------+


