TimeQuest Timing Analyzer report for DDS_RIKEN
Mon Feb 08 21:21:47 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[3]'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[3]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_dds'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[3]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Propagation Delay
 25. Minimum Propagation Delay
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[3]'
 34. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[3]'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_dds'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[3]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Slow 1200mV 0C Model Metastability Summary
 47. Fast 1200mV 0C Model Setup Summary
 48. Fast 1200mV 0C Model Hold Summary
 49. Fast 1200mV 0C Model Recovery Summary
 50. Fast 1200mV 0C Model Removal Summary
 51. Fast 1200mV 0C Model Minimum Pulse Width Summary
 52. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[3]'
 53. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[3]'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_dds'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[3]'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Propagation Delay
 64. Minimum Propagation Delay
 65. Fast 1200mV 0C Model Metastability Summary
 66. Multicorner Timing Analysis Summary
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Propagation Delay
 72. Minimum Propagation Delay
 73. Board Trace Model Assignments
 74. Input Transition Times
 75. Signal Integrity Metrics (Slow 1200mv 0c Model)
 76. Signal Integrity Metrics (Slow 1200mv 85c Model)
 77. Signal Integrity Metrics (Fast 1200mv 0c Model)
 78. Setup Transfers
 79. Hold Transfers
 80. Report TCCS
 81. Report RSKM
 82. Unconstrained Paths
 83. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DDS_RIKEN                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  20.0%      ;
;     Processor 4            ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------+
; SDC File List                                                                      ;
+------------------------------------------------+--------+--------------------------+
; SDC File Path                                  ; Status ; Read at                  ;
+------------------------------------------------+--------+--------------------------+
; ../../../DDS_test_2015_07_16 - serial/SDC1.sdc ; OK     ; Mon Feb 08 21:21:42 2016 ;
+------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; clk_dds                                         ; Base      ; 8.000    ; 125.0 MHz ; 0.000 ; 4.000   ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_dds }                                         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 32.000   ; 31.25 MHz ; 0.000 ; 16.000  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; clk_dds ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 125       ; 1           ;       ;        ;           ;            ; false    ; clk_dds ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[3] } ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 56.86 MHz ; 56.86 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 88.25 MHz ; 88.25 MHz       ; pll|altpll_component|auto_generated|pll1|clk[3] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[3] ; -10.838 ; -325.121      ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 7.206   ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.736 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk_dds                                         ; 3.643   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.689  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; 499.669 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                       ;
+---------+-------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                   ; To Node            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -10.838 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.638     ; 16.151     ;
; -10.838 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.638     ; 16.151     ;
; -10.836 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.638     ; 16.149     ;
; -10.626 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.640     ; 15.937     ;
; -10.626 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.640     ; 15.937     ;
; -10.626 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.640     ; 15.937     ;
; -10.626 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.640     ; 15.937     ;
; -10.626 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.640     ; 15.937     ;
; -10.626 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.640     ; 15.937     ;
; -10.626 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.640     ; 15.937     ;
; -10.626 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.640     ; 15.937     ;
; -10.626 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[8]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.640     ; 15.937     ;
; -10.598 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.643     ; 15.906     ;
; -10.598 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.643     ; 15.906     ;
; -10.596 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.643     ; 15.904     ;
; -10.578 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.655     ; 15.874     ;
; -10.578 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[3]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.655     ; 15.874     ;
; -10.578 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[4]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.655     ; 15.874     ;
; -10.577 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.655     ; 15.873     ;
; -10.577 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[5]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.655     ; 15.873     ;
; -10.577 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[6]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.655     ; 15.873     ;
; -10.577 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[8]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.655     ; 15.873     ;
; -10.536 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[9]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.656     ; 15.831     ;
; -10.535 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[10]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.656     ; 15.830     ;
; -10.535 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[13]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.656     ; 15.830     ;
; -10.534 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[15]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.656     ; 15.829     ;
; -10.534 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[12]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.656     ; 15.829     ;
; -10.534 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[14]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.656     ; 15.829     ;
; -10.533 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[11]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.656     ; 15.828     ;
; -10.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.645     ; 15.692     ;
; -10.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.645     ; 15.692     ;
; -10.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.645     ; 15.692     ;
; -10.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.645     ; 15.692     ;
; -10.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.645     ; 15.692     ;
; -10.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.645     ; 15.692     ;
; -10.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.645     ; 15.692     ;
; -10.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.645     ; 15.692     ;
; -10.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[8]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.645     ; 15.692     ;
; -10.338 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.660     ; 15.629     ;
; -10.338 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[3]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.660     ; 15.629     ;
; -10.338 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[4]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.660     ; 15.629     ;
; -10.337 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.660     ; 15.628     ;
; -10.337 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[5]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.660     ; 15.628     ;
; -10.337 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[6]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.660     ; 15.628     ;
; -10.337 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[8]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.660     ; 15.628     ;
; -10.296 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[9]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.661     ; 15.586     ;
; -10.295 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[10]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.661     ; 15.585     ;
; -10.295 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[13]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.661     ; 15.585     ;
; -10.294 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[15]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.661     ; 15.584     ;
; -10.294 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[12]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.661     ; 15.584     ;
; -10.294 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[14]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.661     ; 15.584     ;
; -10.293 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[11]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.661     ; 15.583     ;
; -10.256 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.668     ; 15.539     ;
; -10.255 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[7]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.668     ; 15.538     ;
; -10.234 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[16]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.667     ; 15.518     ;
; -10.233 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[17]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.667     ; 15.517     ;
; -10.145 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.626     ; 15.470     ;
; -10.145 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.626     ; 15.470     ;
; -10.143 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.626     ; 15.468     ;
; -10.091 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.630     ; 15.412     ;
; -10.091 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.630     ; 15.412     ;
; -10.089 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.630     ; 15.410     ;
; -10.054 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.624     ; 15.381     ;
; -10.054 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.624     ; 15.381     ;
; -10.052 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.624     ; 15.379     ;
; -10.035 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.632     ; 15.354     ;
; -10.035 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.632     ; 15.354     ;
; -10.033 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.632     ; 15.352     ;
; -10.016 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.673     ; 15.294     ;
; -10.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[7]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.673     ; 15.293     ;
; -9.994  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[16]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.672     ; 15.273     ;
; -9.993  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[17]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.672     ; 15.272     ;
; -9.933  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.628     ; 15.256     ;
; -9.933  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.628     ; 15.256     ;
; -9.933  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.628     ; 15.256     ;
; -9.933  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.628     ; 15.256     ;
; -9.933  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.628     ; 15.256     ;
; -9.933  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.628     ; 15.256     ;
; -9.933  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.628     ; 15.256     ;
; -9.933  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.628     ; 15.256     ;
; -9.933  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[8]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.628     ; 15.256     ;
; -9.917  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.624     ; 15.244     ;
; -9.917  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.624     ; 15.244     ;
; -9.915  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.624     ; 15.242     ;
; -9.889  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.632     ; 15.208     ;
; -9.889  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.632     ; 15.208     ;
; -9.887  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.632     ; 15.206     ;
; -9.885  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.643     ; 15.193     ;
; -9.885  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[3]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.643     ; 15.193     ;
; -9.885  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[4]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.643     ; 15.193     ;
; -9.884  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.643     ; 15.192     ;
; -9.884  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[5]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.643     ; 15.192     ;
; -9.884  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[6]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.643     ; 15.192     ;
; -9.884  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[8]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.643     ; 15.192     ;
; -9.879  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; rom_step_count[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.632     ; 15.198     ;
; -9.879  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; rom_step_count[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.632     ; 15.198     ;
; -9.879  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; rom_step_count[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.632     ; 15.198     ;
; -9.879  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; rom_step_count[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.632     ; 15.198     ;
; -9.879  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; rom_step_count[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.632     ; 15.198     ;
; -9.879  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; rom_step_count[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.632     ; 15.198     ;
+---------+-------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 7.206 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.665      ;
; 7.206 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.665      ;
; 7.206 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.665      ;
; 7.206 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.665      ;
; 7.206 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.665      ;
; 7.206 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.665      ;
; 7.246 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.137     ; 8.618      ;
; 7.246 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.137     ; 8.618      ;
; 7.330 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.518      ;
; 7.330 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.518      ;
; 7.330 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.518      ;
; 7.330 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.518      ;
; 7.330 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.518      ;
; 7.330 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.518      ;
; 7.411 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.141     ; 8.449      ;
; 7.411 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.141     ; 8.449      ;
; 7.478 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.393      ;
; 7.478 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.393      ;
; 7.478 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.393      ;
; 7.478 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.393      ;
; 7.478 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[11] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.393      ;
; 7.478 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.393      ;
; 7.478 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.393      ;
; 7.478 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[12] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.393      ;
; 7.481 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.390      ;
; 7.481 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.390      ;
; 7.481 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.390      ;
; 7.481 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.390      ;
; 7.481 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.390      ;
; 7.481 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.390      ;
; 7.521 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.137     ; 8.343      ;
; 7.521 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.137     ; 8.343      ;
; 7.555 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.316      ;
; 7.555 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.316      ;
; 7.555 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.316      ;
; 7.555 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.316      ;
; 7.555 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.316      ;
; 7.555 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.130     ; 8.316      ;
; 7.576 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.272      ;
; 7.576 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.272      ;
; 7.576 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.272      ;
; 7.576 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.272      ;
; 7.576 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.272      ;
; 7.576 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.272      ;
; 7.592 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.159     ; 8.250      ;
; 7.592 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.159     ; 8.250      ;
; 7.592 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.159     ; 8.250      ;
; 7.592 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.159     ; 8.250      ;
; 7.592 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.159     ; 8.250      ;
; 7.592 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.159     ; 8.250      ;
; 7.592 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.159     ; 8.250      ;
; 7.592 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.159     ; 8.250      ;
; 7.592 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.159     ; 8.250      ;
; 7.592 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[44] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.159     ; 8.250      ;
; 7.592 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[45] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.159     ; 8.250      ;
; 7.595 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.137     ; 8.269      ;
; 7.595 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.137     ; 8.269      ;
; 7.600 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[58] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.157     ; 8.244      ;
; 7.600 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[60] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.157     ; 8.244      ;
; 7.600 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[61] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.157     ; 8.244      ;
; 7.600 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[62] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.157     ; 8.244      ;
; 7.600 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[57] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.157     ; 8.244      ;
; 7.600 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[56] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.157     ; 8.244      ;
; 7.606 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.140     ; 8.255      ;
; 7.606 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.140     ; 8.255      ;
; 7.606 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.140     ; 8.255      ;
; 7.606 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.140     ; 8.255      ;
; 7.606 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.140     ; 8.255      ;
; 7.606 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.140     ; 8.255      ;
; 7.617 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.160     ; 8.224      ;
; 7.617 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.160     ; 8.224      ;
; 7.617 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.160     ; 8.224      ;
; 7.617 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.160     ; 8.224      ;
; 7.617 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.160     ; 8.224      ;
; 7.617 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.160     ; 8.224      ;
; 7.617 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.160     ; 8.224      ;
; 7.617 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.160     ; 8.224      ;
; 7.624 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.224      ;
; 7.624 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.224      ;
; 7.624 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.224      ;
; 7.624 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.224      ;
; 7.624 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[11] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.224      ;
; 7.624 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.224      ;
; 7.624 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.224      ;
; 7.624 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[12] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 8.224      ;
; 7.635 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.141     ; 8.225      ;
; 7.635 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.141     ; 8.225      ;
; 7.665 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.128     ; 8.208      ;
; 7.665 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.128     ; 8.208      ;
; 7.713 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.132     ; 8.156      ;
; 7.713 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.132     ; 8.156      ;
; 7.713 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.132     ; 8.156      ;
; 7.713 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[11] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.132     ; 8.156      ;
; 7.713 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[12] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.132     ; 8.156      ;
; 7.715 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.140     ; 8.146      ;
; 7.715 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.140     ; 8.146      ;
; 7.715 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.140     ; 8.146      ;
; 7.715 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.140     ; 8.146      ;
; 7.715 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.140     ; 8.146      ;
; 7.715 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.140     ; 8.146      ;
+-------+---------------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.453 ; clk_system                        ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; count[1]                          ; count[1]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; count[2]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; count[4]                          ; count[4]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; count[3]                          ; count[3]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; par_add[5]                        ; par_add[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; par_add[4]                        ; par_add[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; par_add[3]                        ; par_add[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; par_add[1]                        ; par_add[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; dac_wr_pin~reg0                   ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; \process_5:main_count[1]          ; \process_5:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; dds_master_reset~reg0             ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; par_wr[0]                         ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sub_count[1]                      ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; main_count[1]                     ; main_count[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.465 ; count[0]                          ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sub_count[0]                      ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; \process_5:main_count[0]          ; \process_5:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.536 ; count[0]                          ; count[1]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.829      ;
; 0.550 ; main_count[3]                     ; par_add[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.842      ;
; 0.554 ; count[0]                          ; count[4]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.847      ;
; 0.556 ; main_count[1]                     ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.847      ;
; 0.563 ; main_count[1]                     ; main_count[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.854      ;
; 0.716 ; \process_5:main_count[0]          ; \process_5:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.007      ;
; 0.719 ; count[2]                          ; count[3]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.012      ;
; 0.721 ; main_frequency_var[6]             ; par_data[5]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.012      ;
; 0.724 ; \process_5:main_count[0]          ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.015      ;
; 0.725 ; count[1]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.018      ;
; 0.734 ; \process_5:main_count[1]          ; \process_5:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.025      ;
; 0.762 ; count_delay[1]                    ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; count_delay[3]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; count_delay[5]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; count_delay[11]                   ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; count_delay[13]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.764 ; count_delay[7]                    ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; count_delay[2]                    ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; count_delay[10]                   ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; count_delay[12]                   ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.795 ; count[0]                          ; count[3]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.088      ;
; 0.798 ; count[0]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.091      ;
; 0.807 ; main_count[3]                     ; par_data[7]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.099      ;
; 0.950 ; par_add[2]                        ; par_add[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.986 ; sub_count[1]                      ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.277      ;
; 0.998 ; \process_5:main_count[1]          ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.289      ;
; 1.012 ; \process_5:main_amplitude_var[12] ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.298      ;
; 1.026 ; main_frequency_var[27]            ; par_data[10]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 1.345      ;
; 1.047 ; \process_5:main_amplitude_var[7]  ; dac_out[7]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.333      ;
; 1.049 ; \process_5:main_amplitude_var[0]  ; dac_out[0]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.335      ;
; 1.052 ; \process_5:main_amplitude_var[4]  ; dac_out[4]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.338      ;
; 1.053 ; main_count[4]                     ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.344      ;
; 1.057 ; \process_5:main_amplitude_var[9]  ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.343      ;
; 1.071 ; par_data[7]                       ; par_data[7]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.073 ; par_data[0]                       ; par_data[0]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.365      ;
; 1.075 ; \process_5:main_amplitude_var[5]  ; dac_out[5]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.361      ;
; 1.104 ; count[1]                          ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.397      ;
; 1.116 ; count_delay[1]                    ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; count_delay[11]                   ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.126 ; count_delay[2]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; count_delay[10]                   ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; count_delay[12]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.136 ; count_delay[10]                   ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.187 ; count[1]                          ; count[3]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.480      ;
; 1.187 ; par_data[8]                       ; par_data[8]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.479      ;
; 1.202 ; main_count[3]                     ; main_count[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.494      ;
; 1.218 ; main_count[3]                     ; par_add[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.509      ;
; 1.225 ; count[3]                          ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.518      ;
; 1.226 ; count[0]                          ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.519      ;
; 1.247 ; main_count[2]                     ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.538      ;
; 1.247 ; count_delay[1]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.539      ;
; 1.248 ; main_count[4]                     ; main_count[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.539      ;
; 1.248 ; count_delay[3]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; count_delay[5]                    ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; count_delay[11]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.258 ; count_delay[7]                    ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.550      ;
; 1.265 ; main_frequency_var[5]             ; par_data[4]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.554      ;
; 1.266 ; count_delay[2]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.558      ;
; 1.267 ; count_delay[10]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.559      ;
; 1.287 ; \process_5:main_amplitude_var[3]  ; dac_out[3]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.573      ;
; 1.290 ; \process_5:main_amplitude_var[1]  ; dac_out[1]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.576      ;
; 1.291 ; main_count[3]                     ; par_data[15]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.583      ;
; 1.298 ; main_frequency_var[10]            ; par_data[9]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.589      ;
; 1.303 ; \process_5:main_amplitude_var[6]  ; dac_out[6]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.589      ;
; 1.303 ; count_delay[4]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.595      ;
; 1.304 ; main_frequency_var[26]            ; par_data[9]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 1.623      ;
; 1.305 ; dds_io_update~reg0                ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.596      ;
; 1.320 ; count_delay[8]                    ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.612      ;
; 1.321 ; count_delay[0]                    ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.613      ;
; 1.322 ; \process_5:main_amplitude_var[10] ; dac_out[10]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.608      ;
; 1.328 ; par_data[2]                       ; par_data[2]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.620      ;
; 1.341 ; \process_5:main_amplitude_var[13] ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.627      ;
; 1.342 ; main_count[4]                     ; main_count[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 1.664      ;
; 1.343 ; count_delay[0]                    ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.635      ;
; 1.351 ; count_delay[6]                    ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.643      ;
; 1.351 ; main_count[3]                     ; par_data[8]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.642      ;
; 1.368 ; sub_count[0]                      ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.670      ;
; 1.369 ; sub_count[0]                      ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.671      ;
; 1.371 ; count[2]                          ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.664      ;
; 1.372 ; count_delay[9]                    ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.664      ;
; 1.376 ; main_count[4]                     ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 1.698      ;
; 1.378 ; count_delay[15]                   ; count_delay[8]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.670      ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                        ;
+-------+-------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.736 ; sub_counter[1]    ; sub_counter[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; sub_counter[11]   ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.029      ;
; 0.931 ; sub_counter[10]   ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.223      ;
; 0.932 ; sub_counter[3]    ; sub_counter[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.224      ;
; 0.934 ; sub_counter[5]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.226      ;
; 0.939 ; sub_counter[8]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.231      ;
; 0.941 ; sub_counter[9]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.233      ;
; 0.941 ; sub_counter[7]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.233      ;
; 0.943 ; sub_counter[6]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.235      ;
; 0.946 ; sub_counter[4]    ; sub_counter[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.238      ;
; 0.971 ; sub_counter[0]    ; sub_counter[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.263      ;
; 1.102 ; sub_counter[2]    ; sub_counter[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.394      ;
; 1.111 ; sub_counter[2]    ; sub_counter[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.403      ;
; 1.150 ; sub_counter[2]    ; sub_counter[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.442      ;
; 1.163 ; rom_step_count[9] ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a18~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.019     ; 1.398      ;
; 1.221 ; sub_counter[1]    ; sub_counter[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.513      ;
; 1.230 ; sub_counter[1]    ; sub_counter[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.522      ;
; 1.242 ; sub_counter[2]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.534      ;
; 1.251 ; sub_counter[2]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.543      ;
; 1.271 ; sub_counter[10]   ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.563      ;
; 1.273 ; sub_counter[4]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.565      ;
; 1.274 ; sub_counter[0]    ; sub_counter[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.566      ;
; 1.282 ; main_counter[4]   ; main_counter[4]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.594      ;
; 1.283 ; sub_counter[6]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.575      ;
; 1.284 ; main_counter[6]   ; main_counter[6]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.596      ;
; 1.287 ; sub_counter[8]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.579      ;
; 1.287 ; sub_counter[3]    ; sub_counter[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.579      ;
; 1.288 ; sub_counter[5]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.580      ;
; 1.289 ; main_counter[8]   ; main_counter[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.601      ;
; 1.296 ; sub_counter[9]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.588      ;
; 1.296 ; sub_counter[7]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.588      ;
; 1.309 ; sub_counter[8]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.601      ;
; 1.313 ; sub_counter[6]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.605      ;
; 1.317 ; sub_counter[4]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.609      ;
; 1.361 ; sub_counter[1]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.653      ;
; 1.370 ; sub_counter[1]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.662      ;
; 1.374 ; sub_counter[3]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.666      ;
; 1.378 ; sub_counter[9]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.670      ;
; 1.378 ; sub_counter[7]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.670      ;
; 1.381 ; main_counter[1]   ; main_counter[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.693      ;
; 1.381 ; main_counter[11]  ; main_counter[11]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.693      ;
; 1.381 ; main_counter[13]  ; main_counter[13]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.693      ;
; 1.382 ; main_counter[3]   ; main_counter[3]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.694      ;
; 1.382 ; main_counter[5]   ; main_counter[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.694      ;
; 1.382 ; sub_counter[5]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.674      ;
; 1.382 ; sub_counter[2]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.674      ;
; 1.383 ; main_counter[12]  ; main_counter[12]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.695      ;
; 1.386 ; main_counter[10]  ; main_counter[10]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.698      ;
; 1.388 ; rom_step_count[9] ; rom_step_count[9]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.700      ;
; 1.391 ; sub_counter[2]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.683      ;
; 1.399 ; main_counter[0]   ; main_counter[0]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.711      ;
; 1.409 ; main_counter[9]   ; main_counter[9]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.721      ;
; 1.413 ; sub_counter[4]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.705      ;
; 1.414 ; sub_counter[0]    ; sub_counter[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.706      ;
; 1.423 ; sub_counter[6]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.715      ;
; 1.427 ; sub_counter[3]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.719      ;
; 1.427 ; sub_counter[8]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.719      ;
; 1.428 ; sub_counter[5]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.720      ;
; 1.436 ; sub_counter[7]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.728      ;
; 1.453 ; sub_counter[6]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.745      ;
; 1.457 ; sub_counter[4]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.749      ;
; 1.458 ; sub_counter[0]    ; sub_counter[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.750      ;
; 1.463 ; main_counter[15]  ; main_counter[15]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.775      ;
; 1.499 ; sub_counter[1]    ; sub_counter[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.791      ;
; 1.501 ; sub_counter[1]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.793      ;
; 1.510 ; sub_counter[1]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.802      ;
; 1.514 ; sub_counter[3]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.806      ;
; 1.518 ; sub_counter[7]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.810      ;
; 1.522 ; rom_step_count[7] ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a18~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.017     ; 1.759      ;
; 1.522 ; sub_counter[5]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.814      ;
; 1.522 ; sub_counter[2]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.814      ;
; 1.531 ; sub_counter[2]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.823      ;
; 1.539 ; rom_step_count[7] ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a16~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.015     ; 1.778      ;
; 1.553 ; sub_counter[4]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.845      ;
; 1.554 ; sub_counter[0]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.846      ;
; 1.563 ; sub_counter[6]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.855      ;
; 1.567 ; sub_counter[3]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.859      ;
; 1.568 ; sub_counter[5]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.860      ;
; 1.597 ; sub_counter[4]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.889      ;
; 1.598 ; sub_counter[0]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.890      ;
; 1.636 ; main_counter[3]   ; main_counter[4]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.948      ;
; 1.637 ; main_counter[5]   ; main_counter[6]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.949      ;
; 1.641 ; sub_counter[1]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.933      ;
; 1.650 ; sub_counter[1]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.942      ;
; 1.653 ; main_counter[4]   ; main_counter[6]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.965      ;
; 1.654 ; sub_counter[3]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.946      ;
; 1.656 ; main_counter[6]   ; main_counter[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.968      ;
; 1.662 ; sub_counter[5]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.954      ;
; 1.662 ; sub_counter[2]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.954      ;
; 1.693 ; sub_counter[4]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.985      ;
; 1.694 ; sub_counter[0]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.986      ;
; 1.707 ; sub_counter[3]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.999      ;
; 1.712 ; main_counter[14]  ; main_counter[14]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 2.024      ;
; 1.727 ; sub_counter[0]    ; sub_counter[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 2.019      ;
; 1.735 ; main_counter[11]  ; main_counter[12]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 2.047      ;
; 1.738 ; sub_counter[0]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 2.030      ;
; 1.739 ; main_counter[9]   ; main_counter[10]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 2.051      ;
; 1.744 ; main_counter[0]   ; main_counter[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 2.056      ;
; 1.745 ; main_counter[4]   ; main_counter[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 2.057      ;
; 1.746 ; main_counter[10]  ; main_counter[11]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 2.058      ;
+-------+-------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_dds'                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.871 ; 3.871        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]                                                              ;
; 3.871 ; 3.871        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3]                                                              ;
; 3.871 ; 3.871        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout                                                    ;
; 3.882 ; 4.117        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.882 ; 4.117        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.882 ; 4.117        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.883 ; 4.118        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.883 ; 4.118        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.884 ; 4.119        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.884 ; 4.119        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.884 ; 4.119        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.884 ; 4.119        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.884 ; 4.119        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.884 ; 4.119        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.885 ; 4.120        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.885 ; 4.120        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.885 ; 4.120        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.885 ; 4.120        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.886 ; 4.121        ; 0.235          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.891 ; 3.891        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; clk_dds~input|o                                                                                              ;
; 3.901 ; 3.901        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; clk_dds~inputclkctrl|inclk[0]                                                                                ;
; 3.901 ; 3.901        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; clk_dds~inputclkctrl|outclk                                                                                  ;
; 3.904 ; 3.904        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a14|clk1                                                  ;
; 3.905 ; 3.905        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 3.905 ; 3.905        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a13|clk1                                                  ;
; 3.905 ; 3.905        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a2|clk1                                                   ;
; 3.905 ; 3.905        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a5|clk1                                                   ;
; 3.906 ; 3.906        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a10|clk1                                                  ;
; 3.906 ; 3.906        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a11|clk1                                                  ;
; 3.906 ; 3.906        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a1|clk1                                                   ;
; 3.906 ; 3.906        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a3|clk1                                                   ;
; 3.906 ; 3.906        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a8|clk1                                                   ;
; 3.906 ; 3.906        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a9|clk1                                                   ;
; 3.907 ; 3.907        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a6|clk1                                                   ;
; 3.907 ; 3.907        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a7|clk1                                                   ;
; 3.908 ; 3.908        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a12|clk1                                                  ;
; 3.908 ; 3.908        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a15|clk1                                                  ;
; 3.908 ; 3.908        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a4|clk1                                                   ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]                                                            ;
; 4.000 ; 8.000        ; 4.000          ; Port Rate        ; clk_dds ; Rise       ; clk_dds                                                                                                      ;
; 4.000 ; 4.000        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; clk_dds~input|i                                                                                              ;
; 4.000 ; 4.000        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; clk_dds~input|i                                                                                              ;
; 4.069 ; 4.069        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]                                                            ;
; 4.091 ; 4.091        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a12|clk1                                                  ;
; 4.091 ; 4.091        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a15|clk1                                                  ;
; 4.091 ; 4.091        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a4|clk1                                                   ;
; 4.092 ; 4.092        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a6|clk1                                                   ;
; 4.092 ; 4.092        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a7|clk1                                                   ;
; 4.093 ; 4.093        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a10|clk1                                                  ;
; 4.093 ; 4.093        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a11|clk1                                                  ;
; 4.093 ; 4.093        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a1|clk1                                                   ;
; 4.093 ; 4.093        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a2|clk1                                                   ;
; 4.093 ; 4.093        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a3|clk1                                                   ;
; 4.093 ; 4.093        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a5|clk1                                                   ;
; 4.093 ; 4.093        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a8|clk1                                                   ;
; 4.093 ; 4.093        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a9|clk1                                                   ;
; 4.094 ; 4.094        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 4.094 ; 4.094        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a13|clk1                                                  ;
; 4.094 ; 4.094        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a14|clk1                                                  ;
; 4.098 ; 4.098        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; clk_dds~inputclkctrl|inclk[0]                                                                                ;
; 4.098 ; 4.098        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; clk_dds~inputclkctrl|outclk                                                                                  ;
; 4.109 ; 4.109        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; clk_dds~input|o                                                                                              ;
; 4.127 ; 4.127        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]                                                              ;
; 4.127 ; 4.127        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3]                                                              ;
; 4.127 ; 4.127        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout                                                    ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[10] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[11] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[12] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[15] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[16] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[20] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[21] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[22] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[39] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[40] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[41] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[42] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[43] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[44] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[45] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[46] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[47] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[48] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[49] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[52] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[53] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[54] ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[0]  ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[13] ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[14] ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[1]  ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[2]  ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[3]  ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[4]  ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[55] ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[56] ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[57] ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[58] ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[59] ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[5]  ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[60] ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[61] ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[62] ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[63] ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[6]  ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[7]  ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[8]  ;
; 15.690 ; 15.910       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[9]  ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[23] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[24] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[25] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[26] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[27] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[30] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[31] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[32] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[33] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[34] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[35] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[36] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[37] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[38] ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_system                                                                                        ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[0]                                                                                          ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[1]                                                                                          ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[2]                                                                                          ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[3]                                                                                          ;
; 15.693 ; 15.913       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[4]                                                                                          ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_count[0]                                                                          ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_count[1]                                                                          ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[0]~reg0                                                                                   ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[10]~reg0                                                                                  ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[12]~reg0                                                                                  ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[13]~reg0                                                                                  ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[1]~reg0                                                                                   ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[2]~reg0                                                                                   ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[3]~reg0                                                                                   ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[4]~reg0                                                                                   ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[5]~reg0                                                                                   ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[6]~reg0                                                                                   ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[7]~reg0                                                                                   ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[9]~reg0                                                                                   ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_wr_pin~reg0                                                                                   ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; par_data[12]                                                                                      ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; par_data[13]                                                                                      ;
; 15.747 ; 15.935       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; par_data[14]                                                                                      ;
; 15.749 ; 15.937       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[0]                                                                  ;
; 15.749 ; 15.937       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[10]                                                                 ;
; 15.749 ; 15.937       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[11]                                                                 ;
; 15.749 ; 15.937       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[12]                                                                 ;
; 15.749 ; 15.937       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[13]                                                                 ;
; 15.749 ; 15.937       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[1]                                                                  ;
; 15.749 ; 15.937       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[2]                                                                  ;
; 15.749 ; 15.937       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[3]                                                                  ;
; 15.749 ; 15.937       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[4]                                                                  ;
; 15.749 ; 15.937       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[5]                                                                  ;
; 15.749 ; 15.937       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[6]                                                                  ;
; 15.749 ; 15.937       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[7]                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                            ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                      ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 499.669 ; 499.889      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; add_flag_var                                                                                                ;
; 499.670 ; 499.890      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[10]                                                                                            ;
; 499.670 ; 499.890      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[11]                                                                                            ;
; 499.670 ; 499.890      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[12]                                                                                            ;
; 499.670 ; 499.890      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[13]                                                                                            ;
; 499.670 ; 499.890      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[14]                                                                                            ;
; 499.670 ; 499.890      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[15]                                                                                            ;
; 499.670 ; 499.890      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[9]                                                                                             ;
; 499.672 ; 499.892      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[11]                                                                                          ;
; 499.672 ; 499.892      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[1]                                                                                           ;
; 499.672 ; 499.892      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[2]                                                                                           ;
; 499.672 ; 499.892      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[3]                                                                                           ;
; 499.672 ; 499.892      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[4]                                                                                           ;
; 499.672 ; 499.892      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[5]                                                                                           ;
; 499.672 ; 499.892      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[6]                                                                                           ;
; 499.672 ; 499.892      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[7]                                                                                           ;
; 499.672 ; 499.892      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[8]                                                                                           ;
; 499.675 ; 499.895      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[0]                                                                                             ;
; 499.675 ; 499.895      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[1]                                                                                             ;
; 499.675 ; 499.895      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[3]                                                                                             ;
; 499.675 ; 499.895      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[4]                                                                                             ;
; 499.675 ; 499.895      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[5]                                                                                             ;
; 499.675 ; 499.895      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[6]                                                                                             ;
; 499.675 ; 499.895      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[8]                                                                                             ;
; 499.681 ; 499.901      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[16]                                                                                            ;
; 499.681 ; 499.901      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[17]                                                                                            ;
; 499.681 ; 499.901      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[2]                                                                                             ;
; 499.681 ; 499.901      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[7]                                                                                             ;
; 499.681 ; 499.901      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[0]                                                                                           ;
; 499.681 ; 499.901      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[10]                                                                                          ;
; 499.681 ; 499.901      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[9]                                                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[0]                                                                                              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[10]                                                                                             ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[11]                                                                                             ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[1]                                                                                              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[2]                                                                                              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[3]                                                                                              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[4]                                                                                              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[5]                                                                                              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[6]                                                                                              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[7]                                                                                              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[8]                                                                                              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[9]                                                                                              ;
; 499.749 ; 499.984      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[10]                          ;
; 499.749 ; 499.984      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[12]                          ;
; 499.749 ; 499.984      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[13]                          ;
; 499.749 ; 499.984      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[15]                          ;
; 499.749 ; 499.984      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[20]                          ;
; 499.749 ; 499.984      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[23]                          ;
; 499.749 ; 499.984      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[25]                          ;
; 499.749 ; 499.984      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[26]                          ;
; 499.749 ; 499.984      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[29]                          ;
; 499.749 ; 499.984      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[30]                          ;
; 499.750 ; 499.985      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[14]                          ;
; 499.750 ; 499.985      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[17]                          ;
; 499.751 ; 499.986      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[0]                           ;
; 499.751 ; 499.986      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[18]                          ;
; 499.751 ; 499.986      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[1]                           ;
; 499.751 ; 499.986      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[21]                          ;
; 499.751 ; 499.986      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[27]                          ;
; 499.751 ; 499.986      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[3]                           ;
; 499.751 ; 499.986      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 499.751 ; 499.986      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a12~porta_address_reg0 ;
; 499.751 ; 499.986      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a20~porta_address_reg0 ;
; 499.751 ; 499.986      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a25~porta_address_reg0 ;
; 499.751 ; 499.986      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 499.752 ; 499.987      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[11]                          ;
; 499.752 ; 499.987      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[16]                          ;
; 499.752 ; 499.987      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[19]                          ;
; 499.752 ; 499.987      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[22]                          ;
; 499.752 ; 499.987      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[24]                          ;
; 499.752 ; 499.987      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[28]                          ;
; 499.752 ; 499.987      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[2]                           ;
; 499.752 ; 499.987      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[31]                          ;
; 499.752 ; 499.987      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[4]                           ;
; 499.752 ; 499.987      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[5]                           ;
; 499.752 ; 499.987      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[6]                           ;
; 499.752 ; 499.987      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[7]                           ;
; 499.752 ; 499.987      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[8]                           ;
; 499.752 ; 499.987      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[9]                           ;
; 499.752 ; 499.987      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 499.753 ; 499.988      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 499.753 ; 499.988      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 499.753 ; 499.988      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 499.754 ; 499.989      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a16~porta_address_reg0 ;
; 499.754 ; 499.989      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 499.754 ; 499.989      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a28~porta_address_reg0 ;
; 499.754 ; 499.989      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a2~porta_address_reg0  ;
; 499.754 ; 499.989      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 499.754 ; 499.989      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a6~porta_address_reg0  ;
; 499.754 ; 499.989      ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 499.759 ; 499.994      ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a16~porta_address_reg0 ;
; 499.759 ; 499.994      ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 499.759 ; 499.994      ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 499.759 ; 499.994      ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a28~porta_address_reg0 ;
; 499.759 ; 499.994      ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 499.760 ; 499.995      ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[11]                          ;
; 499.760 ; 499.995      ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[16]                          ;
; 499.760 ; 499.995      ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[18]                          ;
; 499.760 ; 499.995      ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[19]                          ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; lattice_trigger ; clk_dds    ; 7.708 ; 8.301 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; lattice_trigger ; clk_dds    ; -4.991 ; -5.394 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; dac_out[*]       ; clk_dds    ; 7.843 ; 7.255 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 7.843 ; 7.255 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 5.704 ; 5.536 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 5.677 ; 5.535 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 5.251 ; 5.061 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 5.535 ; 5.311 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 5.642 ; 5.427 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 5.468 ; 5.295 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 6.079 ; 5.885 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 5.614 ; 5.395 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 6.359 ; 6.014 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 5.656 ; 5.497 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 7.655 ; 7.067 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 7.115 ; 6.980 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 6.062 ; 5.841 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 9.696 ; 8.892 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 6.415 ; 6.135 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 5.946 ; 5.689 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 7.492 ; 7.118 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 5.540 ; 5.392 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 6.953 ; 6.561 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 5.563 ; 5.350 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 6.203 ; 5.899 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 6.800 ; 6.519 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 6.814 ; 6.513 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 5.599 ; 5.425 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 7.492 ; 7.118 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 6.786 ; 6.484 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 6.425 ; 6.184 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 5.659 ; 5.445 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 5.653 ; 5.435 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 5.522 ; 5.303 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 6.564 ; 6.253 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 6.287 ; 6.023 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 6.223 ; 5.950 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 5.547 ; 5.342 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 5.928 ; 5.718 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 5.686 ; 5.446 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 6.028 ; 5.724 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 5.885 ; 5.693 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 6.749 ; 6.480 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; dac_out[*]       ; clk_dds    ; 4.583 ; 4.395 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 7.160 ; 6.577 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 5.018 ; 4.852 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 4.992 ; 4.851 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 4.583 ; 4.395 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 4.856 ; 4.636 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 4.958 ; 4.747 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 4.786 ; 4.615 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 5.378 ; 5.187 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 4.931 ; 4.716 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 5.646 ; 5.311 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 4.966 ; 4.809 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 6.974 ; 6.391 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 6.373 ; 6.238 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 5.362 ; 5.145 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 8.933 ; 8.143 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 5.700 ; 5.428 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 5.250 ; 4.998 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 4.843 ; 4.628 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 4.861 ; 4.715 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 6.217 ; 5.836 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 4.876 ; 4.667 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 5.496 ; 5.200 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 6.070 ; 5.795 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 6.083 ; 5.789 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 4.917 ; 4.745 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 6.734 ; 6.370 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 6.056 ; 5.762 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 5.710 ; 5.473 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 4.975 ; 4.764 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 4.969 ; 4.755 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 4.843 ; 4.628 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 5.843 ; 5.539 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 5.578 ; 5.319 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 5.516 ; 5.249 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 4.867 ; 4.665 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 5.233 ; 5.027 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 5.000 ; 4.766 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 5.329 ; 5.032 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 5.191 ; 5.002 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 6.021 ; 5.758 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+----------------+----------------+--------+--------+--------+--------+
; Input Port     ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+----------------+----------------+--------+--------+--------+--------+
; add_in[0]      ; dds_bus_out[0] ; 10.062 ; 9.892  ; 10.490 ; 10.320 ;
; add_in[0]      ; dds_bus_out[1] ; 10.422 ; 10.252 ; 10.850 ; 10.680 ;
; add_in[0]      ; tx_enable[0]   ; 10.028 ; 9.859  ; 10.456 ; 10.120 ;
; add_in[0]      ; tx_enable[1]   ; 10.482 ; 10.344 ; 10.910 ; 10.605 ;
; add_in[1]      ; dds_bus_out[0] ; 10.039 ; 9.869  ; 10.367 ; 10.197 ;
; add_in[1]      ; dds_bus_out[1] ; 10.399 ; 10.229 ; 10.727 ; 10.557 ;
; add_in[1]      ; tx_enable[0]   ; 10.005 ; 9.732  ; 10.333 ; 10.103 ;
; add_in[1]      ; tx_enable[1]   ; 10.459 ; 10.217 ; 10.787 ; 10.588 ;
; add_in[2]      ; dds_bus_out[0] ; 10.044 ; 9.874  ; 10.373 ; 10.203 ;
; add_in[2]      ; dds_bus_out[1] ; 10.404 ; 10.234 ; 10.733 ; 10.563 ;
; add_in[2]      ; tx_enable[0]   ; 10.010 ; 9.771  ; 10.339 ; 10.143 ;
; add_in[2]      ; tx_enable[1]   ; 10.464 ; 10.256 ; 10.793 ; 10.628 ;
; add_in[3]      ; dds_bus_out[0] ; 10.495 ; 10.325 ; 10.880 ; 10.710 ;
; add_in[3]      ; dds_bus_out[1] ; 10.855 ; 10.685 ; 11.240 ; 11.070 ;
; add_in[3]      ; tx_enable[0]   ; 10.461 ; 10.326 ; 10.846 ; 10.561 ;
; add_in[3]      ; tx_enable[1]   ; 10.915 ; 10.811 ; 11.300 ; 11.046 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 8.710  ; 8.540  ; 9.025  ; 8.855  ;
; dds_bus_in[28] ; dds_bus_out[1] ; 9.070  ; 8.900  ; 9.385  ; 9.215  ;
; dds_bus_in[28] ; tx_enable[0]   ; 8.676  ; 8.403  ; 8.991  ; 8.711  ;
; dds_bus_in[28] ; tx_enable[1]   ; 9.130  ; 8.888  ; 9.445  ; 9.196  ;
; dds_bus_in[29] ; dds_bus_out[0] ; 9.571  ; 9.401  ; 9.817  ; 9.647  ;
; dds_bus_in[29] ; dds_bus_out[1] ; 9.931  ; 9.761  ; 10.177 ; 10.007 ;
; dds_bus_in[29] ; tx_enable[0]   ; 9.537  ; 9.319  ; 9.783  ; 9.489  ;
; dds_bus_in[29] ; tx_enable[1]   ; 9.991  ; 9.804  ; 10.237 ; 9.974  ;
; dds_bus_in[30] ; dds_bus_out[0] ; 9.802  ; 9.632  ; 10.046 ; 9.876  ;
; dds_bus_in[30] ; dds_bus_out[1] ; 10.162 ; 9.992  ; 10.406 ; 10.236 ;
; dds_bus_in[30] ; tx_enable[0]   ; 9.768  ; 9.585  ; 10.012 ; 9.750  ;
; dds_bus_in[30] ; tx_enable[1]   ; 10.222 ; 10.070 ; 10.466 ; 10.235 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 8.939  ; 8.769  ; 9.258  ; 9.088  ;
; dds_bus_in[31] ; dds_bus_out[1] ; 9.299  ; 9.129  ; 9.618  ; 9.448  ;
; dds_bus_in[31] ; tx_enable[0]   ; 8.905  ; 8.666  ; 9.224  ; 8.978  ;
; dds_bus_in[31] ; tx_enable[1]   ; 9.359  ; 9.151  ; 9.678  ; 9.463  ;
+----------------+----------------+--------+--------+--------+--------+


+---------------------------------------------------------------------+
; Minimum Propagation Delay                                           ;
+----------------+----------------+--------+--------+--------+--------+
; Input Port     ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+----------------+----------------+--------+--------+--------+--------+
; add_in[0]      ; dds_bus_out[0] ; 9.615  ; 9.445  ; 9.855  ; 9.685  ;
; add_in[0]      ; dds_bus_out[1] ; 9.902  ; 9.732  ; 10.142 ; 9.972  ;
; add_in[0]      ; tx_enable[0]   ; 9.642  ; 9.491  ; 10.059 ; 9.731  ;
; add_in[0]      ; tx_enable[1]   ; 10.079 ; 9.956  ; 10.496 ; 10.196 ;
; add_in[1]      ; dds_bus_out[0] ; 9.493  ; 9.323  ; 9.854  ; 9.684  ;
; add_in[1]      ; dds_bus_out[1] ; 9.780  ; 9.610  ; 10.141 ; 9.971  ;
; add_in[1]      ; tx_enable[0]   ; 9.635  ; 9.369  ; 9.955  ; 9.730  ;
; add_in[1]      ; tx_enable[1]   ; 10.072 ; 9.834  ; 10.392 ; 10.195 ;
; add_in[2]      ; dds_bus_out[0] ; 9.504  ; 9.334  ; 9.863  ; 9.693  ;
; add_in[2]      ; dds_bus_out[1] ; 9.791  ; 9.621  ; 10.150 ; 9.980  ;
; add_in[2]      ; tx_enable[0]   ; 9.622  ; 9.380  ; 9.940  ; 9.739  ;
; add_in[2]      ; tx_enable[1]   ; 10.059 ; 9.845  ; 10.377 ; 10.204 ;
; add_in[3]      ; dds_bus_out[0] ; 10.036 ; 9.866  ; 10.245 ; 10.075 ;
; add_in[3]      ; dds_bus_out[1] ; 10.323 ; 10.153 ; 10.532 ; 10.362 ;
; add_in[3]      ; tx_enable[0]   ; 10.040 ; 9.912  ; 10.424 ; 10.121 ;
; add_in[3]      ; tx_enable[1]   ; 10.477 ; 10.377 ; 10.861 ; 10.586 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 8.221  ; 8.051  ; 8.519  ; 8.349  ;
; dds_bus_in[28] ; dds_bus_out[1] ; 8.508  ; 8.338  ; 8.806  ; 8.636  ;
; dds_bus_in[28] ; tx_enable[0]   ; 8.363  ; 8.097  ; 8.669  ; 8.395  ;
; dds_bus_in[28] ; tx_enable[1]   ; 8.800  ; 8.562  ; 9.106  ; 8.860  ;
; dds_bus_in[29] ; dds_bus_out[0] ; 9.034  ; 8.864  ; 9.246  ; 9.076  ;
; dds_bus_in[29] ; dds_bus_out[1] ; 9.321  ; 9.151  ; 9.533  ; 9.363  ;
; dds_bus_in[29] ; tx_enable[0]   ; 9.123  ; 8.910  ; 9.394  ; 9.122  ;
; dds_bus_in[29] ; tx_enable[1]   ; 9.560  ; 9.375  ; 9.831  ; 9.587  ;
; dds_bus_in[30] ; dds_bus_out[0] ; 9.262  ; 9.092  ; 9.464  ; 9.294  ;
; dds_bus_in[30] ; dds_bus_out[1] ; 9.549  ; 9.379  ; 9.751  ; 9.581  ;
; dds_bus_in[30] ; tx_enable[0]   ; 9.325  ; 9.138  ; 9.606  ; 9.340  ;
; dds_bus_in[30] ; tx_enable[1]   ; 9.762  ; 9.603  ; 10.043 ; 9.805  ;
; dds_bus_in[31] ; dds_bus_out[0] ; 8.442  ; 8.272  ; 8.744  ; 8.574  ;
; dds_bus_in[31] ; dds_bus_out[1] ; 8.729  ; 8.559  ; 9.031  ; 8.861  ;
; dds_bus_in[31] ; tx_enable[0]   ; 8.560  ; 8.318  ; 8.870  ; 8.620  ;
; dds_bus_in[31] ; tx_enable[1]   ; 8.997  ; 8.783  ; 9.307  ; 9.085  ;
+----------------+----------------+--------+--------+--------+--------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 59.95 MHz ; 59.95 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 95.27 MHz ; 95.27 MHz       ; pll|altpll_component|auto_generated|pll1|clk[3] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[3] ; -9.178 ; -275.545      ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 7.660  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.685 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk_dds                                         ; 3.642   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.693  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; 499.637 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -9.178 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.261     ; 14.869     ;
; -9.178 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.261     ; 14.869     ;
; -9.178 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.261     ; 14.869     ;
; -8.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.270     ; 14.669     ;
; -8.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.270     ; 14.669     ;
; -8.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[3]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.270     ; 14.669     ;
; -8.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[4]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.270     ; 14.669     ;
; -8.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[5]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.270     ; 14.669     ;
; -8.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[6]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.270     ; 14.669     ;
; -8.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[8]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.270     ; 14.669     ;
; -8.968 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.266     ; 14.654     ;
; -8.968 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.266     ; 14.654     ;
; -8.968 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.266     ; 14.654     ;
; -8.968 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.266     ; 14.654     ;
; -8.968 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.266     ; 14.654     ;
; -8.968 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.266     ; 14.654     ;
; -8.968 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.266     ; 14.654     ;
; -8.968 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.266     ; 14.654     ;
; -8.968 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[8]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.266     ; 14.654     ;
; -8.955 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[9]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.274     ; 14.633     ;
; -8.955 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[10]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.274     ; 14.633     ;
; -8.954 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[12]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.274     ; 14.632     ;
; -8.954 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[13]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.274     ; 14.632     ;
; -8.954 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.266     ; 14.640     ;
; -8.954 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.266     ; 14.640     ;
; -8.954 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.266     ; 14.640     ;
; -8.953 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[15]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.274     ; 14.631     ;
; -8.953 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[14]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.274     ; 14.631     ;
; -8.952 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[11]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.274     ; 14.630     ;
; -8.763 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.275     ; 14.440     ;
; -8.763 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.275     ; 14.440     ;
; -8.763 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[3]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.275     ; 14.440     ;
; -8.763 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[4]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.275     ; 14.440     ;
; -8.763 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[5]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.275     ; 14.440     ;
; -8.763 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[6]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.275     ; 14.440     ;
; -8.763 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[8]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.275     ; 14.440     ;
; -8.744 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.271     ; 14.425     ;
; -8.744 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.271     ; 14.425     ;
; -8.744 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.271     ; 14.425     ;
; -8.744 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.271     ; 14.425     ;
; -8.744 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.271     ; 14.425     ;
; -8.744 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.271     ; 14.425     ;
; -8.744 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.271     ; 14.425     ;
; -8.744 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.271     ; 14.425     ;
; -8.744 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[8]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.271     ; 14.425     ;
; -8.731 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[9]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.279     ; 14.404     ;
; -8.731 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[10]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.279     ; 14.404     ;
; -8.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[12]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.279     ; 14.403     ;
; -8.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[13]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.279     ; 14.403     ;
; -8.729 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[15]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.279     ; 14.402     ;
; -8.729 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[14]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.279     ; 14.402     ;
; -8.728 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[11]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.279     ; 14.401     ;
; -8.714 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.285     ; 14.381     ;
; -8.712 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[7]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.285     ; 14.379     ;
; -8.691 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[16]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.285     ; 14.358     ;
; -8.691 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[17]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.285     ; 14.358     ;
; -8.529 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.249     ; 14.232     ;
; -8.529 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.249     ; 14.232     ;
; -8.529 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.249     ; 14.232     ;
; -8.490 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.290     ; 14.152     ;
; -8.488 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[7]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.290     ; 14.150     ;
; -8.467 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[16]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.290     ; 14.129     ;
; -8.467 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[17]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.290     ; 14.129     ;
; -8.396 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.254     ; 14.094     ;
; -8.396 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.254     ; 14.094     ;
; -8.396 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.254     ; 14.094     ;
; -8.343 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.252     ; 14.043     ;
; -8.343 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.252     ; 14.043     ;
; -8.343 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.252     ; 14.043     ;
; -8.338 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.258     ; 14.032     ;
; -8.338 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.258     ; 14.032     ;
; -8.338 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[3]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.258     ; 14.032     ;
; -8.338 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[4]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.258     ; 14.032     ;
; -8.338 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[5]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.258     ; 14.032     ;
; -8.338 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[6]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.258     ; 14.032     ;
; -8.338 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[8]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.258     ; 14.032     ;
; -8.324 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.246     ; 14.030     ;
; -8.324 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.246     ; 14.030     ;
; -8.324 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.246     ; 14.030     ;
; -8.323 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.254     ; 14.021     ;
; -8.323 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.254     ; 14.021     ;
; -8.323 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.254     ; 14.021     ;
; -8.319 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.254     ; 14.017     ;
; -8.319 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.254     ; 14.017     ;
; -8.319 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.254     ; 14.017     ;
; -8.319 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.254     ; 14.017     ;
; -8.319 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.254     ; 14.017     ;
; -8.319 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.254     ; 14.017     ;
; -8.319 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.254     ; 14.017     ;
; -8.319 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.254     ; 14.017     ;
; -8.319 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[8]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.254     ; 14.017     ;
; -8.306 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[9]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.262     ; 13.996     ;
; -8.306 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[10]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.262     ; 13.996     ;
; -8.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[12]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.262     ; 13.995     ;
; -8.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[13]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.262     ; 13.995     ;
; -8.304 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[14]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.262     ; 13.994     ;
; -8.304 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[15]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.262     ; 13.994     ;
; -8.303 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[11]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.262     ; 13.993     ;
; -8.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.245     ; 13.999     ;
; -8.283 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -2.245     ; 13.990     ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 7.660 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 8.215      ;
; 7.660 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 8.215      ;
; 7.660 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 8.215      ;
; 7.660 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 8.215      ;
; 7.660 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 8.215      ;
; 7.660 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 8.215      ;
; 7.661 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.134     ; 8.207      ;
; 7.661 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.134     ; 8.207      ;
; 7.835 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 8.022      ;
; 7.835 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 8.022      ;
; 7.835 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 8.022      ;
; 7.835 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 8.022      ;
; 7.835 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 8.022      ;
; 7.835 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 8.022      ;
; 7.853 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.135     ; 8.014      ;
; 7.853 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.135     ; 8.014      ;
; 7.902 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.973      ;
; 7.902 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.973      ;
; 7.902 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.973      ;
; 7.902 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.973      ;
; 7.902 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[11] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.973      ;
; 7.902 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.973      ;
; 7.902 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.973      ;
; 7.902 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[12] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.973      ;
; 7.919 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.956      ;
; 7.919 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.956      ;
; 7.919 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.956      ;
; 7.919 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.956      ;
; 7.919 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.956      ;
; 7.919 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.956      ;
; 7.920 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.134     ; 7.948      ;
; 7.920 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.134     ; 7.948      ;
; 8.009 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.866      ;
; 8.009 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.866      ;
; 8.009 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.866      ;
; 8.009 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.866      ;
; 8.009 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.866      ;
; 8.009 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.866      ;
; 8.010 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.134     ; 7.858      ;
; 8.010 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.134     ; 7.858      ;
; 8.025 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.136     ; 7.841      ;
; 8.025 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.136     ; 7.841      ;
; 8.025 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.136     ; 7.841      ;
; 8.025 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.136     ; 7.841      ;
; 8.025 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.136     ; 7.841      ;
; 8.025 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.136     ; 7.841      ;
; 8.040 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 7.817      ;
; 8.040 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 7.817      ;
; 8.040 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 7.817      ;
; 8.040 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 7.817      ;
; 8.040 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 7.817      ;
; 8.040 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 7.817      ;
; 8.043 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.126     ; 7.833      ;
; 8.043 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.126     ; 7.833      ;
; 8.048 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.799      ;
; 8.048 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.799      ;
; 8.048 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.799      ;
; 8.048 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.799      ;
; 8.048 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.799      ;
; 8.048 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.799      ;
; 8.048 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.799      ;
; 8.048 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.799      ;
; 8.048 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.799      ;
; 8.048 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[44] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.799      ;
; 8.048 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[45] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.799      ;
; 8.057 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[58] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 7.792      ;
; 8.057 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[60] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 7.792      ;
; 8.057 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[61] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 7.792      ;
; 8.057 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[62] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 7.792      ;
; 8.057 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[57] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 7.792      ;
; 8.057 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[56] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.153     ; 7.792      ;
; 8.058 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.135     ; 7.809      ;
; 8.058 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.135     ; 7.809      ;
; 8.068 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.779      ;
; 8.068 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.779      ;
; 8.068 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.779      ;
; 8.068 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.779      ;
; 8.068 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.779      ;
; 8.068 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.779      ;
; 8.068 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.779      ;
; 8.068 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.155     ; 7.779      ;
; 8.077 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 7.780      ;
; 8.077 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 7.780      ;
; 8.077 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 7.780      ;
; 8.077 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 7.780      ;
; 8.077 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[11] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 7.780      ;
; 8.077 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 7.780      ;
; 8.077 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 7.780      ;
; 8.077 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[12] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.145     ; 7.780      ;
; 8.127 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.136     ; 7.739      ;
; 8.127 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.136     ; 7.739      ;
; 8.127 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.136     ; 7.739      ;
; 8.127 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.136     ; 7.739      ;
; 8.127 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.136     ; 7.739      ;
; 8.127 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.136     ; 7.739      ;
; 8.145 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.126     ; 7.731      ;
; 8.145 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.126     ; 7.731      ;
; 8.161 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.714      ;
; 8.161 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.714      ;
; 8.161 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.127     ; 7.714      ;
+-------+---------------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.402 ; clk_system                        ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; count[1]                          ; count[1]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; count[2]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; count[4]                          ; count[4]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; count[3]                          ; count[3]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.405 ; dac_wr_pin~reg0                   ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; \process_5:main_count[1]          ; \process_5:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; par_add[5]                        ; par_add[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; par_add[4]                        ; par_add[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; par_add[3]                        ; par_add[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; par_add[1]                        ; par_add[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.406 ; dds_master_reset~reg0             ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; par_wr[0]                         ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; sub_count[1]                      ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; main_count[1]                     ; main_count[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.417 ; count[0]                          ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.420 ; \process_5:main_count[0]          ; \process_5:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.684      ;
; 0.420 ; sub_count[0]                      ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.684      ;
; 0.503 ; count[0]                          ; count[1]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.770      ;
; 0.514 ; main_count[3]                     ; par_add[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.778      ;
; 0.521 ; main_count[1]                     ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.784      ;
; 0.526 ; count[0]                          ; count[4]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.528 ; main_count[1]                     ; main_count[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.791      ;
; 0.643 ; main_frequency_var[6]             ; par_data[5]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.906      ;
; 0.643 ; \process_5:main_count[0]          ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.907      ;
; 0.648 ; \process_5:main_count[0]          ; \process_5:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.912      ;
; 0.660 ; count[1]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.927      ;
; 0.662 ; \process_5:main_count[1]          ; \process_5:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.926      ;
; 0.667 ; count[2]                          ; count[3]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.708 ; count_delay[3]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.708 ; count_delay[5]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.708 ; count_delay[13]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.709 ; count_delay[11]                   ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.710 ; count_delay[1]                    ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.712 ; count_delay[7]                    ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.713 ; count_delay[2]                    ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.977      ;
; 0.714 ; count_delay[10]                   ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.978      ;
; 0.714 ; count_delay[12]                   ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.978      ;
; 0.745 ; count[0]                          ; count[3]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.012      ;
; 0.748 ; count[0]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.015      ;
; 0.756 ; main_count[3]                     ; par_data[7]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.020      ;
; 0.875 ; par_add[2]                        ; par_add[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.139      ;
; 0.907 ; \process_5:main_amplitude_var[12] ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.165      ;
; 0.918 ; \process_5:main_count[1]          ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.182      ;
; 0.919 ; main_frequency_var[27]            ; par_data[10]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.208      ;
; 0.919 ; sub_count[1]                      ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.182      ;
; 0.937 ; \process_5:main_amplitude_var[0]  ; dac_out[0]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.195      ;
; 0.938 ; \process_5:main_amplitude_var[7]  ; dac_out[7]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.196      ;
; 0.940 ; \process_5:main_amplitude_var[4]  ; dac_out[4]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.198      ;
; 0.947 ; \process_5:main_amplitude_var[9]  ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.205      ;
; 0.960 ; \process_5:main_amplitude_var[5]  ; dac_out[5]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.218      ;
; 0.984 ; main_count[4]                     ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.247      ;
; 1.006 ; par_data[7]                       ; par_data[7]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.270      ;
; 1.010 ; par_data[0]                       ; par_data[0]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.274      ;
; 1.031 ; count[1]                          ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; count_delay[2]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.295      ;
; 1.031 ; count_delay[11]                   ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.295      ;
; 1.032 ; count_delay[12]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.296      ;
; 1.032 ; count_delay[10]                   ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.296      ;
; 1.034 ; count_delay[1]                    ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.298      ;
; 1.048 ; count_delay[10]                   ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.312      ;
; 1.060 ; count[1]                          ; count[3]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.327      ;
; 1.095 ; main_count[3]                     ; par_add[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.359      ;
; 1.115 ; par_data[8]                       ; par_data[8]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.379      ;
; 1.120 ; main_count[3]                     ; main_count[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.384      ;
; 1.123 ; count_delay[3]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.387      ;
; 1.124 ; count_delay[5]                    ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.388      ;
; 1.124 ; count_delay[11]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.388      ;
; 1.128 ; count_delay[1]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.392      ;
; 1.132 ; main_frequency_var[5]             ; par_data[4]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.393      ;
; 1.133 ; count[3]                          ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.400      ;
; 1.134 ; count[0]                          ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.147 ; main_count[3]                     ; par_data[15]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.412      ;
; 1.153 ; count_delay[2]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.417      ;
; 1.154 ; count_delay[10]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.418      ;
; 1.158 ; main_frequency_var[10]            ; par_data[9]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.421      ;
; 1.158 ; count_delay[7]                    ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.422      ;
; 1.163 ; \process_5:main_amplitude_var[6]  ; dac_out[6]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.421      ;
; 1.165 ; main_frequency_var[26]            ; par_data[9]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.454      ;
; 1.171 ; count_delay[4]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.435      ;
; 1.172 ; main_count[2]                     ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.435      ;
; 1.173 ; \process_5:main_amplitude_var[3]  ; dac_out[3]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.431      ;
; 1.173 ; main_count[4]                     ; main_count[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.436      ;
; 1.176 ; \process_5:main_amplitude_var[1]  ; dac_out[1]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.434      ;
; 1.188 ; count_delay[0]                    ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.452      ;
; 1.197 ; \process_5:main_amplitude_var[10] ; dac_out[10]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.455      ;
; 1.199 ; main_count[3]                     ; par_data[8]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.463      ;
; 1.211 ; main_count[4]                     ; main_count[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.501      ;
; 1.213 ; count_delay[6]                    ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.477      ;
; 1.214 ; \process_5:main_amplitude_var[13] ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.472      ;
; 1.219 ; dds_io_update~reg0                ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.482      ;
; 1.221 ; par_data[2]                       ; par_data[2]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.485      ;
; 1.228 ; main_count[4]                     ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.518      ;
; 1.228 ; sub_count[0]                      ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.500      ;
; 1.238 ; count_delay[8]                    ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.502      ;
; 1.243 ; sub_count[0]                      ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.515      ;
; 1.245 ; count[1]                          ; count[4]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.512      ;
; 1.245 ; count_delay[3]                    ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.509      ;
; 1.249 ; count[2]                          ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.516      ;
; 1.250 ; count_delay[1]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.514      ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                         ;
+-------+-------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.685 ; sub_counter[1]    ; sub_counter[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; sub_counter[11]   ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.953      ;
; 0.840 ; sub_counter[10]   ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.107      ;
; 0.842 ; sub_counter[4]    ; sub_counter[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.109      ;
; 0.845 ; sub_counter[6]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.112      ;
; 0.849 ; sub_counter[8]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.116      ;
; 0.851 ; sub_counter[5]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.118      ;
; 0.855 ; sub_counter[3]    ; sub_counter[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.122      ;
; 0.857 ; sub_counter[9]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.124      ;
; 0.857 ; sub_counter[7]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.124      ;
; 0.866 ; sub_counter[0]    ; sub_counter[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.133      ;
; 1.008 ; sub_counter[2]    ; sub_counter[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.275      ;
; 1.025 ; sub_counter[2]    ; sub_counter[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.292      ;
; 1.070 ; sub_counter[2]    ; sub_counter[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.337      ;
; 1.086 ; rom_step_count[9] ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a18~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.044     ; 1.272      ;
; 1.103 ; sub_counter[1]    ; sub_counter[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.370      ;
; 1.130 ; sub_counter[2]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.397      ;
; 1.131 ; sub_counter[1]    ; sub_counter[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.398      ;
; 1.136 ; sub_counter[10]   ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.403      ;
; 1.138 ; sub_counter[4]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; sub_counter[0]    ; sub_counter[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.406      ;
; 1.147 ; sub_counter[2]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.414      ;
; 1.149 ; sub_counter[6]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.416      ;
; 1.153 ; sub_counter[8]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.420      ;
; 1.196 ; main_counter[4]   ; main_counter[4]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.482      ;
; 1.197 ; main_counter[6]   ; main_counter[6]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.483      ;
; 1.203 ; sub_counter[3]    ; sub_counter[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.470      ;
; 1.204 ; main_counter[8]   ; main_counter[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.490      ;
; 1.209 ; sub_counter[5]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.476      ;
; 1.213 ; sub_counter[9]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.480      ;
; 1.214 ; sub_counter[7]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.481      ;
; 1.221 ; sub_counter[8]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.488      ;
; 1.225 ; sub_counter[1]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.492      ;
; 1.227 ; sub_counter[6]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.494      ;
; 1.230 ; sub_counter[3]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.497      ;
; 1.232 ; sub_counter[9]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.499      ;
; 1.232 ; sub_counter[7]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.499      ;
; 1.233 ; sub_counter[4]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.500      ;
; 1.238 ; sub_counter[5]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.505      ;
; 1.252 ; sub_counter[2]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.519      ;
; 1.253 ; sub_counter[1]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.520      ;
; 1.260 ; sub_counter[4]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.527      ;
; 1.261 ; sub_counter[0]    ; sub_counter[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.528      ;
; 1.269 ; sub_counter[2]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.536      ;
; 1.271 ; sub_counter[6]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.538      ;
; 1.275 ; sub_counter[8]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.542      ;
; 1.285 ; main_counter[0]   ; main_counter[0]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.571      ;
; 1.285 ; main_counter[13]  ; main_counter[13]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.571      ;
; 1.286 ; main_counter[11]  ; main_counter[11]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.572      ;
; 1.287 ; main_counter[3]   ; main_counter[3]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.573      ;
; 1.288 ; main_counter[1]   ; main_counter[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.574      ;
; 1.288 ; main_counter[5]   ; main_counter[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.574      ;
; 1.288 ; main_counter[12]  ; main_counter[12]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.574      ;
; 1.292 ; main_counter[10]  ; main_counter[10]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.578      ;
; 1.294 ; rom_step_count[9] ; rom_step_count[9]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.580      ;
; 1.311 ; main_counter[9]   ; main_counter[9]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.597      ;
; 1.325 ; sub_counter[3]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.592      ;
; 1.331 ; sub_counter[5]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.598      ;
; 1.336 ; sub_counter[7]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.603      ;
; 1.342 ; main_counter[15]  ; main_counter[15]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.628      ;
; 1.347 ; sub_counter[1]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.614      ;
; 1.349 ; sub_counter[6]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.616      ;
; 1.352 ; sub_counter[3]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.619      ;
; 1.354 ; sub_counter[7]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.621      ;
; 1.355 ; sub_counter[0]    ; sub_counter[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.622      ;
; 1.355 ; sub_counter[4]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.622      ;
; 1.360 ; sub_counter[5]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.627      ;
; 1.374 ; sub_counter[2]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.641      ;
; 1.375 ; sub_counter[1]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.642      ;
; 1.382 ; sub_counter[4]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.649      ;
; 1.383 ; sub_counter[1]    ; sub_counter[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.650      ;
; 1.383 ; sub_counter[0]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.650      ;
; 1.391 ; sub_counter[2]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.658      ;
; 1.393 ; sub_counter[6]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.660      ;
; 1.404 ; rom_step_count[7] ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a18~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.039     ; 1.595      ;
; 1.420 ; rom_step_count[7] ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a16~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.037     ; 1.613      ;
; 1.447 ; sub_counter[3]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.714      ;
; 1.453 ; sub_counter[5]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.720      ;
; 1.469 ; sub_counter[1]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.736      ;
; 1.474 ; sub_counter[3]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.741      ;
; 1.477 ; sub_counter[0]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.744      ;
; 1.477 ; sub_counter[4]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.744      ;
; 1.482 ; sub_counter[5]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.749      ;
; 1.496 ; sub_counter[2]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.763      ;
; 1.497 ; sub_counter[1]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.764      ;
; 1.504 ; sub_counter[4]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.771      ;
; 1.505 ; sub_counter[0]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.772      ;
; 1.520 ; main_counter[3]   ; main_counter[4]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.806      ;
; 1.521 ; main_counter[5]   ; main_counter[6]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.807      ;
; 1.530 ; main_counter[4]   ; main_counter[6]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.816      ;
; 1.533 ; main_counter[6]   ; main_counter[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.819      ;
; 1.550 ; main_counter[14]  ; main_counter[14]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.836      ;
; 1.569 ; sub_counter[3]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.836      ;
; 1.575 ; rom_step_count[6] ; rom_step_count[6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.861      ;
; 1.583 ; main_counter[0]   ; main_counter[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.869      ;
; 1.584 ; main_counter[4]   ; main_counter[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.870      ;
; 1.588 ; rom_step_count[8] ; rom_step_count[8]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.874      ;
; 1.588 ; main_counter[12]  ; main_counter[13]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.874      ;
; 1.588 ; main_counter[10]  ; main_counter[11]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.874      ;
; 1.591 ; sub_counter[1]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.858      ;
+-------+-------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_dds'                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.645 ; 3.875        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.647 ; 3.877        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.872 ; 3.872        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]                                                              ;
; 3.872 ; 3.872        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3]                                                              ;
; 3.872 ; 3.872        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout                                                    ;
; 3.893 ; 4.123        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.893 ; 4.123        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.893 ; 4.123        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.894 ; 4.124        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.895 ; 4.125        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.895 ; 4.125        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.895 ; 4.125        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.895 ; 4.125        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.904 ; 3.904        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; clk_dds~input|o                                                                                              ;
; 3.907 ; 3.907        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; clk_dds~inputclkctrl|inclk[0]                                                                                ;
; 3.907 ; 3.907        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; clk_dds~inputclkctrl|outclk                                                                                  ;
; 3.907 ; 3.907        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a2|clk1                                                   ;
; 3.908 ; 3.908        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a10|clk1                                                  ;
; 3.908 ; 3.908        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a1|clk1                                                   ;
; 3.908 ; 3.908        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a5|clk1                                                   ;
; 3.908 ; 3.908        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a8|clk1                                                   ;
; 3.908 ; 3.908        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a9|clk1                                                   ;
; 3.909 ; 3.909        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 3.909 ; 3.909        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a7|clk1                                                   ;
; 3.910 ; 3.910        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a11|clk1                                                  ;
; 3.910 ; 3.910        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a12|clk1                                                  ;
; 3.910 ; 3.910        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a14|clk1                                                  ;
; 3.910 ; 3.910        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a3|clk1                                                   ;
; 3.911 ; 3.911        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a6|clk1                                                   ;
; 3.912 ; 3.912        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a13|clk1                                                  ;
; 3.912 ; 3.912        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a15|clk1                                                  ;
; 3.912 ; 3.912        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a4|clk1                                                   ;
; 3.934 ; 3.934        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]                                                            ;
; 4.000 ; 8.000        ; 4.000          ; Port Rate        ; clk_dds ; Rise       ; clk_dds                                                                                                      ;
; 4.000 ; 4.000        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; clk_dds~input|i                                                                                              ;
; 4.000 ; 4.000        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; clk_dds~input|i                                                                                              ;
; 4.065 ; 4.065        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]                                                            ;
; 4.086 ; 4.086        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a15|clk1                                                  ;
; 4.087 ; 4.087        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a13|clk1                                                  ;
; 4.087 ; 4.087        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a4|clk1                                                   ;
; 4.088 ; 4.088        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a12|clk1                                                  ;
; 4.089 ; 4.089        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a11|clk1                                                  ;
; 4.089 ; 4.089        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a14|clk1                                                  ;
; 4.089 ; 4.089        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a3|clk1                                                   ;
; 4.089 ; 4.089        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a6|clk1                                                   ;
; 4.090 ; 4.090        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 4.091 ; 4.091        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a10|clk1                                                  ;
; 4.091 ; 4.091        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a1|clk1                                                   ;
; 4.091 ; 4.091        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a2|clk1                                                   ;
; 4.091 ; 4.091        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a5|clk1                                                   ;
; 4.091 ; 4.091        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a7|clk1                                                   ;
; 4.091 ; 4.091        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a8|clk1                                                   ;
; 4.091 ; 4.091        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a9|clk1                                                   ;
; 4.092 ; 4.092        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; clk_dds~inputclkctrl|inclk[0]                                                                                ;
; 4.092 ; 4.092        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; clk_dds~inputclkctrl|outclk                                                                                  ;
; 4.096 ; 4.096        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; clk_dds~input|o                                                                                              ;
; 4.126 ; 4.126        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]                                                              ;
; 4.126 ; 4.126        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3]                                                              ;
; 4.126 ; 4.126        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout                                                    ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[13] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[14] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[2]  ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[39] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[3]  ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[40] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[41] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[42] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[43] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[44] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[45] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[46] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[47] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[48] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[49] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[50] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[52] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[53] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[54] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[55] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[56] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[57] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[58] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[59] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[60] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[61] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[62] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[63] ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[6]  ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[7]  ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[8]  ;
; 15.693 ; 15.909       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[9]  ;
; 15.694 ; 15.910       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[0]  ;
; 15.694 ; 15.910       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[10] ;
; 15.694 ; 15.910       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[11] ;
; 15.694 ; 15.910       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[12] ;
; 15.694 ; 15.910       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[15] ;
; 15.694 ; 15.910       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[16] ;
; 15.694 ; 15.910       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ;
; 15.694 ; 15.910       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ;
; 15.694 ; 15.910       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ;
; 15.694 ; 15.910       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[1]  ;
; 15.694 ; 15.910       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[20] ;
; 15.694 ; 15.910       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[21] ;
; 15.694 ; 15.910       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[22] ;
; 15.694 ; 15.910       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[4]  ;
; 15.694 ; 15.910       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[5]  ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[23] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[24] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[25] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[26] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[27] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[30] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[31] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[32] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[33] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[34] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[35] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[36] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[37] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[38] ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_system                                                                                        ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[0]                                                                                          ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[1]                                                                                          ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[2]                                                                                          ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[3]                                                                                          ;
; 15.696 ; 15.912       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[4]                                                                                          ;
; 15.736 ; 15.920       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[11]~reg0                                                                                  ;
; 15.736 ; 15.920       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[8]~reg0                                                                                   ;
; 15.736 ; 15.920       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; par_data[12]                                                                                      ;
; 15.736 ; 15.920       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; par_data[13]                                                                                      ;
; 15.736 ; 15.920       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; par_data[14]                                                                                      ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_count[0]                                                                          ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_count[1]                                                                          ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[0]~reg0                                                                                   ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[10]~reg0                                                                                  ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[12]~reg0                                                                                  ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[13]~reg0                                                                                  ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[1]~reg0                                                                                   ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[2]~reg0                                                                                   ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[3]~reg0                                                                                   ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[4]~reg0                                                                                   ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[5]~reg0                                                                                   ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[6]~reg0                                                                                   ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[7]~reg0                                                                                   ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[9]~reg0                                                                                   ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_wr_pin~reg0                                                                                   ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dds_io_update~reg0                                                                                ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_count[0]                                                                                     ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_count[1]                                                                                     ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_count[2]                                                                                     ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_count[3]                                                                                     ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[18]                                                                            ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[19]                                                                            ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[50]                                                                            ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[51]                                                                            ;
; 15.737 ; 15.921       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[54]                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                             ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                      ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 499.637 ; 499.853      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[10]                                                                                            ;
; 499.637 ; 499.853      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[11]                                                                                            ;
; 499.637 ; 499.853      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[12]                                                                                            ;
; 499.637 ; 499.853      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[13]                                                                                            ;
; 499.637 ; 499.853      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[14]                                                                                            ;
; 499.637 ; 499.853      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[15]                                                                                            ;
; 499.637 ; 499.853      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[9]                                                                                             ;
; 499.639 ; 499.855      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[0]                                                                                             ;
; 499.639 ; 499.855      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[1]                                                                                             ;
; 499.639 ; 499.855      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[3]                                                                                             ;
; 499.639 ; 499.855      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[4]                                                                                             ;
; 499.639 ; 499.855      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[5]                                                                                             ;
; 499.639 ; 499.855      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[6]                                                                                             ;
; 499.639 ; 499.855      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[8]                                                                                             ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[11]                                                                                          ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[1]                                                                                           ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[2]                                                                                           ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[3]                                                                                           ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[4]                                                                                           ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[5]                                                                                           ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[6]                                                                                           ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[7]                                                                                           ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[8]                                                                                           ;
; 499.648 ; 499.864      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[0]                                                                                           ;
; 499.648 ; 499.864      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[10]                                                                                          ;
; 499.648 ; 499.864      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; rom_step_count[9]                                                                                           ;
; 499.649 ; 499.865      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; add_flag_var                                                                                                ;
; 499.653 ; 499.869      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[16]                                                                                            ;
; 499.653 ; 499.869      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[17]                                                                                            ;
; 499.653 ; 499.869      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[2]                                                                                             ;
; 499.653 ; 499.869      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; main_counter[7]                                                                                             ;
; 499.692 ; 499.908      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[0]                                                                                              ;
; 499.692 ; 499.908      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[10]                                                                                             ;
; 499.692 ; 499.908      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[11]                                                                                             ;
; 499.692 ; 499.908      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[1]                                                                                              ;
; 499.692 ; 499.908      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[2]                                                                                              ;
; 499.692 ; 499.908      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[3]                                                                                              ;
; 499.692 ; 499.908      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[4]                                                                                              ;
; 499.692 ; 499.908      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[5]                                                                                              ;
; 499.692 ; 499.908      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[6]                                                                                              ;
; 499.692 ; 499.908      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[7]                                                                                              ;
; 499.692 ; 499.908      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[8]                                                                                              ;
; 499.692 ; 499.908      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[9]                                                                                              ;
; 499.752 ; 499.982      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 499.752 ; 499.982      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a12~porta_address_reg0 ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a6~porta_address_reg0  ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a16~porta_address_reg0 ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a28~porta_address_reg0 ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a2~porta_address_reg0  ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 499.755 ; 499.985      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a20~porta_address_reg0 ;
; 499.755 ; 499.985      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a25~porta_address_reg0 ;
; 499.756 ; 499.986      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 499.759 ; 499.989      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[0]                           ;
; 499.759 ; 499.989      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[22]                          ;
; 499.759 ; 499.989      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[24]                          ;
; 499.759 ; 499.989      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[3]                           ;
; 499.760 ; 499.990      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[10]                          ;
; 499.760 ; 499.990      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[12]                          ;
; 499.760 ; 499.990      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[13]                          ;
; 499.760 ; 499.990      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[14]                          ;
; 499.760 ; 499.990      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[15]                          ;
; 499.760 ; 499.990      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[17]                          ;
; 499.760 ; 499.990      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[1]                           ;
; 499.760 ; 499.990      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[27]                          ;
; 499.760 ; 499.990      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[6]                           ;
; 499.760 ; 499.990      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[9]                           ;
; 499.761 ; 499.991      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[11]                          ;
; 499.761 ; 499.991      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[16]                          ;
; 499.761 ; 499.991      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[19]                          ;
; 499.761 ; 499.991      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[26]                          ;
; 499.761 ; 499.991      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[28]                          ;
; 499.761 ; 499.991      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[29]                          ;
; 499.761 ; 499.991      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[2]                           ;
; 499.761 ; 499.991      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[31]                          ;
; 499.761 ; 499.991      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[4]                           ;
; 499.761 ; 499.991      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[5]                           ;
; 499.761 ; 499.991      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[7]                           ;
; 499.761 ; 499.991      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[8]                           ;
; 499.762 ; 499.992      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[20]                          ;
; 499.762 ; 499.992      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[23]                          ;
; 499.762 ; 499.992      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[25]                          ;
; 499.762 ; 499.992      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[30]                          ;
; 499.763 ; 499.993      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[18]                          ;
; 499.763 ; 499.993      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[21]                          ;
; 499.771 ; 500.001      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[18]                          ;
; 499.771 ; 500.001      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[21]                          ;
; 499.772 ; 500.002      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[11]                          ;
; 499.772 ; 500.002      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[8]                           ;
; 499.773 ; 500.003      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[16]                          ;
; 499.773 ; 500.003      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[19]                          ;
; 499.773 ; 500.003      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[1]                           ;
; 499.773 ; 500.003      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[20]                          ;
; 499.773 ; 500.003      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[23]                          ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; lattice_trigger ; clk_dds    ; 6.856 ; 7.375 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; lattice_trigger ; clk_dds    ; -4.444 ; -4.672 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; dac_out[*]       ; clk_dds    ; 7.197 ; 6.448 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 7.197 ; 6.448 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 5.358 ; 5.047 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 5.320 ; 5.046 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 4.911 ; 4.635 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 5.200 ; 4.852 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 5.289 ; 4.962 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 5.143 ; 4.834 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 5.714 ; 5.368 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 5.264 ; 4.932 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 5.985 ; 5.480 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 5.310 ; 5.030 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 7.020 ; 6.280 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 6.649 ; 6.271 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 5.646 ; 5.266 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 8.958 ; 7.932 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 6.016 ; 5.591 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 5.569 ; 5.193 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 7.069 ; 6.478 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 5.141 ; 4.861 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 6.504 ; 5.906 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 5.215 ; 4.890 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 5.834 ; 5.377 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 6.391 ; 5.942 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 6.404 ; 5.941 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 5.252 ; 4.957 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 7.069 ; 6.478 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 6.384 ; 5.910 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 6.035 ; 5.642 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 5.302 ; 4.973 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 5.309 ; 4.962 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 5.182 ; 4.840 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 6.187 ; 5.698 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 5.935 ; 5.481 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 5.859 ; 5.431 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 5.212 ; 4.876 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 5.583 ; 5.213 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 5.369 ; 4.959 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 5.707 ; 5.208 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 5.537 ; 5.184 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 6.354 ; 5.901 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; dac_out[*]       ; clk_dds    ; 4.300 ; 4.031 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 6.572 ; 5.832 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 4.729 ; 4.426 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 4.692 ; 4.425 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 4.300 ; 4.031 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 4.578 ; 4.239 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 4.663 ; 4.345 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 4.520 ; 4.219 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 5.071 ; 4.734 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 4.639 ; 4.316 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 5.331 ; 4.842 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 4.680 ; 4.408 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 6.398 ; 5.669 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 5.969 ; 5.601 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 5.006 ; 4.636 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 8.259 ; 7.255 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 5.363 ; 4.950 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 4.932 ; 4.567 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 4.523 ; 4.229 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 4.523 ; 4.249 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 5.831 ; 5.252 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 4.590 ; 4.273 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 5.187 ; 4.744 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 5.721 ; 5.286 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 5.734 ; 5.285 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 4.628 ; 4.340 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 6.373 ; 5.801 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 5.715 ; 5.256 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 5.380 ; 4.998 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 4.677 ; 4.356 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 4.684 ; 4.345 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 4.561 ; 4.229 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 5.526 ; 5.052 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 5.283 ; 4.843 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 5.211 ; 4.796 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 4.590 ; 4.263 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 4.946 ; 4.587 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 4.741 ; 4.342 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 5.066 ; 4.582 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 4.902 ; 4.559 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 5.686 ; 5.247 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------+
; Propagation Delay                                                 ;
+----------------+----------------+--------+-------+--------+-------+
; Input Port     ; Output Port    ; RR     ; RF    ; FR     ; FF    ;
+----------------+----------------+--------+-------+--------+-------+
; add_in[0]      ; dds_bus_out[0] ; 9.197  ; 9.031 ; 9.389  ; 9.223 ;
; add_in[0]      ; dds_bus_out[1] ; 9.544  ; 9.378 ; 9.736  ; 9.570 ;
; add_in[0]      ; tx_enable[0]   ; 9.188  ; 8.935 ; 9.380  ; 8.973 ;
; add_in[0]      ; tx_enable[1]   ; 9.625  ; 9.367 ; 9.817  ; 9.405 ;
; add_in[1]      ; dds_bus_out[0] ; 9.157  ; 8.991 ; 9.291  ; 9.125 ;
; add_in[1]      ; dds_bus_out[1] ; 9.504  ; 9.338 ; 9.638  ; 9.472 ;
; add_in[1]      ; tx_enable[0]   ; 9.148  ; 8.796 ; 9.282  ; 8.968 ;
; add_in[1]      ; tx_enable[1]   ; 9.585  ; 9.228 ; 9.719  ; 9.400 ;
; add_in[2]      ; dds_bus_out[0] ; 9.154  ; 8.988 ; 9.310  ; 9.144 ;
; add_in[2]      ; dds_bus_out[1] ; 9.501  ; 9.335 ; 9.657  ; 9.491 ;
; add_in[2]      ; tx_enable[0]   ; 9.145  ; 8.810 ; 9.301  ; 9.004 ;
; add_in[2]      ; tx_enable[1]   ; 9.582  ; 9.242 ; 9.738  ; 9.436 ;
; add_in[3]      ; dds_bus_out[0] ; 9.595  ; 9.429 ; 9.753  ; 9.587 ;
; add_in[3]      ; dds_bus_out[1] ; 9.942  ; 9.776 ; 10.100 ; 9.934 ;
; add_in[3]      ; tx_enable[0]   ; 9.586  ; 9.349 ; 9.744  ; 9.368 ;
; add_in[3]      ; tx_enable[1]   ; 10.023 ; 9.781 ; 10.181 ; 9.800 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 7.882  ; 7.716 ; 8.082  ; 7.916 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 8.229  ; 8.063 ; 8.429  ; 8.263 ;
; dds_bus_in[28] ; tx_enable[0]   ; 7.873  ; 7.520 ; 8.073  ; 7.714 ;
; dds_bus_in[28] ; tx_enable[1]   ; 8.310  ; 7.952 ; 8.510  ; 8.146 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 8.712  ; 8.546 ; 8.777  ; 8.611 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 9.059  ; 8.893 ; 9.124  ; 8.958 ;
; dds_bus_in[29] ; tx_enable[0]   ; 8.703  ; 8.404 ; 8.768  ; 8.405 ;
; dds_bus_in[29] ; tx_enable[1]   ; 9.140  ; 8.836 ; 9.205  ; 8.837 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 8.923  ; 8.757 ; 8.999  ; 8.833 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 9.270  ; 9.104 ; 9.346  ; 9.180 ;
; dds_bus_in[30] ; tx_enable[0]   ; 8.914  ; 8.632 ; 8.990  ; 8.643 ;
; dds_bus_in[30] ; tx_enable[1]   ; 9.351  ; 9.064 ; 9.427  ; 9.075 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 8.094  ; 7.928 ; 8.304  ; 8.138 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 8.441  ; 8.275 ; 8.651  ; 8.485 ;
; dds_bus_in[31] ; tx_enable[0]   ; 8.085  ; 7.749 ; 8.295  ; 7.953 ;
; dds_bus_in[31] ; tx_enable[1]   ; 8.522  ; 8.181 ; 8.732  ; 8.385 ;
+----------------+----------------+--------+-------+--------+-------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+----------------+----------------+-------+-------+-------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+----------------+----------------+-------+-------+-------+-------+
; add_in[0]      ; dds_bus_out[0] ; 8.689 ; 8.523 ; 8.717 ; 8.551 ;
; add_in[0]      ; dds_bus_out[1] ; 8.948 ; 8.782 ; 8.976 ; 8.810 ;
; add_in[0]      ; tx_enable[0]   ; 8.815 ; 8.585 ; 9.005 ; 8.613 ;
; add_in[0]      ; tx_enable[1]   ; 9.234 ; 9.000 ; 9.424 ; 9.028 ;
; add_in[1]      ; dds_bus_out[0] ; 8.556 ; 8.390 ; 8.726 ; 8.560 ;
; add_in[1]      ; dds_bus_out[1] ; 8.815 ; 8.649 ; 8.985 ; 8.819 ;
; add_in[1]      ; tx_enable[0]   ; 8.794 ; 8.452 ; 8.928 ; 8.622 ;
; add_in[1]      ; tx_enable[1]   ; 9.213 ; 8.867 ; 9.347 ; 9.037 ;
; add_in[2]      ; dds_bus_out[0] ; 8.544 ; 8.378 ; 8.732 ; 8.566 ;
; add_in[2]      ; dds_bus_out[1] ; 8.803 ; 8.637 ; 8.991 ; 8.825 ;
; add_in[2]      ; tx_enable[0]   ; 8.768 ; 8.440 ; 8.920 ; 8.628 ;
; add_in[2]      ; tx_enable[1]   ; 9.187 ; 8.855 ; 9.339 ; 9.043 ;
; add_in[3]      ; dds_bus_out[0] ; 9.059 ; 8.893 ; 9.063 ; 8.897 ;
; add_in[3]      ; dds_bus_out[1] ; 9.318 ; 9.152 ; 9.322 ; 9.156 ;
; add_in[3]      ; tx_enable[0]   ; 9.172 ; 8.955 ; 9.337 ; 8.959 ;
; add_in[3]      ; tx_enable[1]   ; 9.591 ; 9.370 ; 9.756 ; 9.374 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 7.333 ; 7.167 ; 7.523 ; 7.357 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 7.592 ; 7.426 ; 7.782 ; 7.616 ;
; dds_bus_in[28] ; tx_enable[0]   ; 7.573 ; 7.229 ; 7.768 ; 7.419 ;
; dds_bus_in[28] ; tx_enable[1]   ; 7.992 ; 7.644 ; 8.187 ; 7.834 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 8.114 ; 7.948 ; 8.167 ; 8.001 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 8.373 ; 8.207 ; 8.426 ; 8.260 ;
; dds_bus_in[29] ; tx_enable[0]   ; 8.302 ; 8.010 ; 8.405 ; 8.063 ;
; dds_bus_in[29] ; tx_enable[1]   ; 8.721 ; 8.425 ; 8.824 ; 8.478 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 8.309 ; 8.143 ; 8.362 ; 8.196 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 8.568 ; 8.402 ; 8.621 ; 8.455 ;
; dds_bus_in[30] ; tx_enable[0]   ; 8.483 ; 8.205 ; 8.602 ; 8.258 ;
; dds_bus_in[30] ; tx_enable[1]   ; 8.902 ; 8.620 ; 9.021 ; 8.673 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 7.526 ; 7.360 ; 7.725 ; 7.559 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 7.785 ; 7.619 ; 7.984 ; 7.818 ;
; dds_bus_in[31] ; tx_enable[0]   ; 7.752 ; 7.422 ; 7.956 ; 7.621 ;
; dds_bus_in[31] ; tx_enable[1]   ; 8.171 ; 7.837 ; 8.375 ; 8.036 ;
+----------------+----------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[3] ; -0.183 ; -3.936        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 12.154 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.184 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.292 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk_dds                                         ; 3.212   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.774  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; 499.752 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node            ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -0.183 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.347     ; 6.773      ;
; -0.183 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.347     ; 6.773      ;
; -0.183 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.347     ; 6.773      ;
; -0.182 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.355     ; 6.764      ;
; -0.182 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.355     ; 6.764      ;
; -0.182 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[3]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.355     ; 6.764      ;
; -0.182 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[4]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.355     ; 6.764      ;
; -0.182 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[5]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.355     ; 6.764      ;
; -0.182 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[6]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.355     ; 6.764      ;
; -0.182 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[8]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.355     ; 6.764      ;
; -0.157 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[9]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.740      ;
; -0.157 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[10]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.740      ;
; -0.156 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[13]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.739      ;
; -0.155 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[15]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.738      ;
; -0.155 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[12]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.738      ;
; -0.154 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[14]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.737      ;
; -0.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[11]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.736      ;
; -0.114 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.703      ;
; -0.114 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.703      ;
; -0.114 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.703      ;
; -0.114 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.703      ;
; -0.114 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.703      ;
; -0.114 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.703      ;
; -0.114 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.703      ;
; -0.114 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.703      ;
; -0.114 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; rom_step_count[8]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.703      ;
; -0.016 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.353     ; 6.600      ;
; -0.016 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.353     ; 6.600      ;
; -0.016 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.353     ; 6.600      ;
; -0.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.361     ; 6.591      ;
; -0.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.361     ; 6.591      ;
; -0.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[3]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.361     ; 6.591      ;
; -0.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[4]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.361     ; 6.591      ;
; -0.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[5]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.361     ; 6.591      ;
; -0.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[6]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.361     ; 6.591      ;
; -0.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[8]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.361     ; 6.591      ;
; 0.010  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[9]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.360     ; 6.567      ;
; 0.010  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[10]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.360     ; 6.567      ;
; 0.011  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[13]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.360     ; 6.566      ;
; 0.012  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[15]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.360     ; 6.565      ;
; 0.012  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[12]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.360     ; 6.565      ;
; 0.013  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[14]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.360     ; 6.564      ;
; 0.014  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; main_counter[11]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.360     ; 6.563      ;
; 0.037  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[2]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.359     ; 6.541      ;
; 0.038  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[7]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.359     ; 6.540      ;
; 0.041  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[16]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.358     ; 6.538      ;
; 0.042  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_counter[17]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.358     ; 6.537      ;
; 0.053  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[11] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.530      ;
; 0.053  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[1]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.530      ;
; 0.053  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[2]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.530      ;
; 0.053  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[3]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.530      ;
; 0.053  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[4]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.530      ;
; 0.053  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[5]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.530      ;
; 0.053  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[6]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.530      ;
; 0.053  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[7]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.530      ;
; 0.053  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0 ; rom_step_count[8]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.354     ; 6.530      ;
; 0.166  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.340     ; 6.431      ;
; 0.166  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.340     ; 6.431      ;
; 0.166  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.340     ; 6.431      ;
; 0.167  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; main_counter[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.422      ;
; 0.167  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; main_counter[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.422      ;
; 0.167  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; main_counter[3]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.422      ;
; 0.167  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; main_counter[4]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.422      ;
; 0.167  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; main_counter[5]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.422      ;
; 0.167  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; main_counter[6]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.422      ;
; 0.167  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; main_counter[8]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.348     ; 6.422      ;
; 0.169  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.345     ; 6.423      ;
; 0.169  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.345     ; 6.423      ;
; 0.169  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.345     ; 6.423      ;
; 0.170  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; main_counter[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.353     ; 6.414      ;
; 0.170  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; main_counter[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.353     ; 6.414      ;
; 0.170  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; main_counter[3]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.353     ; 6.414      ;
; 0.170  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; main_counter[4]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.353     ; 6.414      ;
; 0.170  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; main_counter[5]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.353     ; 6.414      ;
; 0.170  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; main_counter[6]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.353     ; 6.414      ;
; 0.170  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; main_counter[8]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.353     ; 6.414      ;
; 0.176  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[0]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.342     ; 6.419      ;
; 0.176  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[9]  ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.342     ; 6.419      ;
; 0.176  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; rom_step_count[10] ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.342     ; 6.419      ;
; 0.177  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[0]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.350     ; 6.410      ;
; 0.177  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[1]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.350     ; 6.410      ;
; 0.177  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[3]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.350     ; 6.410      ;
; 0.177  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[4]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.350     ; 6.410      ;
; 0.177  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[5]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.350     ; 6.410      ;
; 0.177  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[6]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.350     ; 6.410      ;
; 0.177  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0 ; main_counter[8]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.350     ; 6.410      ;
; 0.192  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; main_counter[9]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.347     ; 6.398      ;
; 0.192  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; main_counter[10]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.347     ; 6.398      ;
; 0.193  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; main_counter[13]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.347     ; 6.397      ;
; 0.194  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; main_counter[12]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.347     ; 6.396      ;
; 0.194  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; main_counter[15]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.347     ; 6.396      ;
; 0.195  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; main_counter[14]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.347     ; 6.395      ;
; 0.195  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; main_counter[9]    ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.352     ; 6.390      ;
; 0.195  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; main_counter[10]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.352     ; 6.390      ;
; 0.196  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; main_counter[11]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.347     ; 6.394      ;
; 0.196  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; main_counter[13]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.352     ; 6.389      ;
; 0.197  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; main_counter[12]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.352     ; 6.388      ;
; 0.197  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; main_counter[15]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.352     ; 6.388      ;
; 0.198  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; main_counter[14]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.352     ; 6.387      ;
; 0.199  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0 ; main_counter[11]   ; clk_dds      ; pll|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -1.352     ; 6.386      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 12.154 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.811      ;
; 12.154 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.811      ;
; 12.154 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.811      ;
; 12.154 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.811      ;
; 12.154 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.811      ;
; 12.154 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.811      ;
; 12.162 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.793      ;
; 12.162 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.793      ;
; 12.162 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.793      ;
; 12.162 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.793      ;
; 12.162 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.793      ;
; 12.162 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.793      ;
; 12.196 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.027     ; 3.764      ;
; 12.196 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.027     ; 3.764      ;
; 12.214 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.027     ; 3.746      ;
; 12.214 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.027     ; 3.746      ;
; 12.259 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.706      ;
; 12.259 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.706      ;
; 12.259 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.706      ;
; 12.259 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.706      ;
; 12.259 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.706      ;
; 12.259 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.706      ;
; 12.261 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.694      ;
; 12.261 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.694      ;
; 12.261 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.694      ;
; 12.261 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.694      ;
; 12.261 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.694      ;
; 12.261 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.694      ;
; 12.274 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.691      ;
; 12.274 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.691      ;
; 12.274 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.691      ;
; 12.274 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.691      ;
; 12.274 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.691      ;
; 12.274 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.691      ;
; 12.284 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.681      ;
; 12.284 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.681      ;
; 12.284 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.681      ;
; 12.284 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.681      ;
; 12.284 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[11] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.681      ;
; 12.284 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.681      ;
; 12.284 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.681      ;
; 12.284 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_amplitude_var[12] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.022     ; 3.681      ;
; 12.292 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.663      ;
; 12.292 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.663      ;
; 12.292 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.663      ;
; 12.292 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.663      ;
; 12.292 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[11] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.663      ;
; 12.292 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.663      ;
; 12.292 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.663      ;
; 12.292 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_amplitude_var[12] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.032     ; 3.663      ;
; 12.301 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.027     ; 3.659      ;
; 12.301 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[17] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.027     ; 3.659      ;
; 12.313 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.027     ; 3.647      ;
; 12.313 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[29] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.027     ; 3.647      ;
; 12.316 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_count[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.027     ; 3.644      ;
; 12.316 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[19] ; main_count[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.027     ; 3.644      ;
; 12.317 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.630      ;
; 12.317 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.630      ;
; 12.317 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.630      ;
; 12.317 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.630      ;
; 12.317 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.630      ;
; 12.317 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.630      ;
; 12.317 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.630      ;
; 12.317 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.630      ;
; 12.317 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.630      ;
; 12.317 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[44] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.630      ;
; 12.317 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[45] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.630      ;
; 12.322 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.625      ;
; 12.322 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.625      ;
; 12.322 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.625      ;
; 12.322 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.625      ;
; 12.322 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.625      ;
; 12.322 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.625      ;
; 12.322 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.625      ;
; 12.322 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.040     ; 3.625      ;
; 12.330 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[58] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.038     ; 3.619      ;
; 12.330 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[60] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.038     ; 3.619      ;
; 12.330 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[61] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.038     ; 3.619      ;
; 12.330 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[62] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.038     ; 3.619      ;
; 12.330 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[57] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.038     ; 3.619      ;
; 12.330 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[18] ; main_frequency_var[56] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.038     ; 3.619      ;
; 12.335 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.026     ; 3.626      ;
; 12.335 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.026     ; 3.626      ;
; 12.335 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.026     ; 3.626      ;
; 12.335 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.026     ; 3.626      ;
; 12.335 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.026     ; 3.626      ;
; 12.335 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[51] ; main_amplitude_var[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.026     ; 3.626      ;
; 12.345 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_frequency_var[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.030     ; 3.612      ;
; 12.345 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_frequency_var[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.030     ; 3.612      ;
; 12.345 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_frequency_var[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.030     ; 3.612      ;
; 12.345 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_frequency_var[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.030     ; 3.612      ;
; 12.345 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_frequency_var[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.030     ; 3.612      ;
; 12.345 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_frequency_var[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.030     ; 3.612      ;
; 12.345 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_frequency_var[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.030     ; 3.612      ;
; 12.345 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_frequency_var[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.030     ; 3.612      ;
; 12.345 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_frequency_var[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.030     ; 3.612      ;
; 12.345 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_frequency_var[44] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.030     ; 3.612      ;
; 12.345 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_frequency_var[45] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.030     ; 3.612      ;
; 12.350 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_frequency_var[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.030     ; 3.607      ;
; 12.350 ; adder_64_bit:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7mi:auto_generated|pipeline_dffe[28] ; main_frequency_var[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.000       ; -0.030     ; 3.607      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.184 ; par_add[1]                        ; par_add[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; dds_master_reset~reg0             ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_add[5]                        ; par_add[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_add[4]                        ; par_add[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; par_add[3]                        ; par_add[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; clk_system                        ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count[1]                          ; count[1]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count[2]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count[4]                          ; count[4]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count[3]                          ; count[3]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dac_wr_pin~reg0                   ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; \process_5:main_count[1]          ; \process_5:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; par_wr[0]                         ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sub_count[1]                      ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_count[1]                     ; main_count[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.191 ; sub_count[0]                      ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.193 ; count[0]                          ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; \process_5:main_count[0]          ; \process_5:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.223 ; count[0]                          ; count[1]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.223 ; count[0]                          ; count[4]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.224 ; main_count[3]                     ; par_add[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.347      ;
; 0.231 ; main_count[1]                     ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.352      ;
; 0.236 ; main_count[1]                     ; main_count[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.357      ;
; 0.271 ; \process_5:main_count[0]          ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; main_frequency_var[6]             ; par_data[5]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.395      ;
; 0.276 ; \process_5:main_count[0]          ; \process_5:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.279 ; \process_5:main_count[1]          ; \process_5:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.281 ; count[2]                          ; count[3]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; count[1]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.302 ; count_delay[3]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; count_delay[5]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; count_delay[13]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; count_delay[1]                    ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; count_delay[7]                    ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; count_delay[11]                   ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; count_delay[2]                    ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; count_delay[10]                   ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; count_delay[12]                   ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.326 ; count[0]                          ; count[3]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.326 ; main_count[3]                     ; par_data[7]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.449      ;
; 0.327 ; count[0]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.367 ; par_add[2]                        ; par_add[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.489      ;
; 0.382 ; sub_count[1]                      ; par_wr[0]                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.503      ;
; 0.391 ; \process_5:main_count[1]          ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.512      ;
; 0.410 ; \process_5:main_amplitude_var[12] ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.528      ;
; 0.414 ; main_frequency_var[27]            ; par_data[10]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.552      ;
; 0.417 ; par_data[7]                       ; par_data[7]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.540      ;
; 0.418 ; main_count[4]                     ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.540      ;
; 0.420 ; par_data[0]                       ; par_data[0]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.542      ;
; 0.425 ; \process_5:main_amplitude_var[0]  ; dac_out[0]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.543      ;
; 0.426 ; \process_5:main_amplitude_var[4]  ; dac_out[4]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.544      ;
; 0.427 ; \process_5:main_amplitude_var[7]  ; dac_out[7]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.545      ;
; 0.432 ; \process_5:main_amplitude_var[9]  ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.550      ;
; 0.437 ; \process_5:main_amplitude_var[5]  ; dac_out[5]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.555      ;
; 0.452 ; count_delay[1]                    ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; count_delay[11]                   ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; count[1]                          ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.455 ; count[1]                          ; count[3]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.462 ; count_delay[2]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; count_delay[12]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; count_delay[10]                   ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.585      ;
; 0.466 ; count_delay[10]                   ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.588      ;
; 0.471 ; par_data[8]                       ; par_data[8]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.593      ;
; 0.477 ; main_count[3]                     ; main_count[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.600      ;
; 0.482 ; count[3]                          ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.603      ;
; 0.482 ; main_count[3]                     ; par_add[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.604      ;
; 0.496 ; main_count[2]                     ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.617      ;
; 0.497 ; main_count[4]                     ; main_count[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.619      ;
; 0.506 ; \process_5:main_amplitude_var[3]  ; dac_out[3]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.624      ;
; 0.508 ; \process_5:main_amplitude_var[1]  ; dac_out[1]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.626      ;
; 0.512 ; \process_5:main_amplitude_var[10] ; dac_out[10]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.630      ;
; 0.513 ; main_count[3]                     ; par_data[15]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.636      ;
; 0.514 ; count_delay[3]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.636      ;
; 0.514 ; count_delay[5]                    ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.636      ;
; 0.515 ; count_delay[1]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; count_delay[11]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.637      ;
; 0.517 ; dds_io_update~reg0                ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; count_delay[7]                    ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.640      ;
; 0.519 ; count[0]                          ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; \process_5:main_amplitude_var[13] ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.638      ;
; 0.520 ; main_frequency_var[5]             ; par_data[4]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.639      ;
; 0.522 ; main_frequency_var[10]            ; par_data[9]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.644      ;
; 0.523 ; par_data[2]                       ; par_data[2]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.645      ;
; 0.526 ; main_count[4]                     ; main_count[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.528 ; count_delay[2]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.650      ;
; 0.528 ; count_delay[8]                    ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.650      ;
; 0.529 ; count_delay[10]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.651      ;
; 0.530 ; main_count[3]                     ; par_data[8]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.652      ;
; 0.531 ; count[2]                          ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; count_delay[0]                    ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.654      ;
; 0.532 ; count_delay[4]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.654      ;
; 0.534 ; main_frequency_var[26]            ; par_data[9]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.672      ;
; 0.535 ; count_delay[0]                    ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.657      ;
; 0.536 ; count_delay[9]                    ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.658      ;
; 0.537 ; count[1]                          ; count[4]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.540 ; \process_5:main_amplitude_var[6]  ; dac_out[6]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.658      ;
; 0.544 ; main_count[4]                     ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.682      ;
; 0.546 ; count_delay[15]                   ; count_delay[15]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.668      ;
; 0.546 ; count_delay[15]                   ; count_delay[8]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.668      ;
; 0.546 ; count_delay[15]                   ; count_delay[9]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.668      ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                         ;
+-------+-------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.292 ; sub_counter[1]    ; sub_counter[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; sub_counter[11]   ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.414      ;
; 0.357 ; sub_counter[3]    ; sub_counter[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.478      ;
; 0.359 ; sub_counter[8]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.480      ;
; 0.359 ; sub_counter[5]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.480      ;
; 0.360 ; sub_counter[6]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.481      ;
; 0.361 ; sub_counter[10]   ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.482      ;
; 0.361 ; sub_counter[9]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.482      ;
; 0.362 ; sub_counter[7]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.483      ;
; 0.363 ; sub_counter[4]    ; sub_counter[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.484      ;
; 0.374 ; sub_counter[0]    ; sub_counter[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.495      ;
; 0.454 ; sub_counter[2]    ; sub_counter[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.575      ;
; 0.456 ; sub_counter[2]    ; sub_counter[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; rom_step_count[9] ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a18~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.022      ; 0.583      ;
; 0.457 ; sub_counter[2]    ; sub_counter[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.578      ;
; 0.504 ; sub_counter[1]    ; sub_counter[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.625      ;
; 0.506 ; sub_counter[3]    ; sub_counter[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.627      ;
; 0.507 ; sub_counter[1]    ; sub_counter[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; sub_counter[5]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.629      ;
; 0.510 ; main_counter[4]   ; main_counter[4]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.638      ;
; 0.510 ; sub_counter[9]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; sub_counter[7]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; main_counter[6]   ; main_counter[6]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.640      ;
; 0.516 ; main_counter[8]   ; main_counter[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.644      ;
; 0.517 ; sub_counter[8]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; sub_counter[6]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; sub_counter[10]   ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; sub_counter[2]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; sub_counter[8]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; sub_counter[0]    ; sub_counter[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; sub_counter[6]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; sub_counter[4]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.642      ;
; 0.523 ; sub_counter[2]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; sub_counter[4]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.645      ;
; 0.553 ; main_counter[1]   ; main_counter[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.681      ;
; 0.553 ; main_counter[3]   ; main_counter[3]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.681      ;
; 0.553 ; main_counter[11]  ; main_counter[11]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.681      ;
; 0.553 ; main_counter[12]  ; main_counter[12]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.681      ;
; 0.553 ; main_counter[13]  ; main_counter[13]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.681      ;
; 0.555 ; main_counter[5]   ; main_counter[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.683      ;
; 0.556 ; rom_step_count[9] ; rom_step_count[9]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.685      ;
; 0.557 ; main_counter[10]  ; main_counter[10]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.685      ;
; 0.569 ; main_counter[9]   ; main_counter[9]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.697      ;
; 0.569 ; sub_counter[3]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.690      ;
; 0.570 ; sub_counter[1]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.691      ;
; 0.571 ; main_counter[0]   ; main_counter[0]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.699      ;
; 0.571 ; main_counter[15]  ; main_counter[15]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.699      ;
; 0.571 ; sub_counter[5]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.692      ;
; 0.572 ; sub_counter[3]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.693      ;
; 0.573 ; sub_counter[9]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.694      ;
; 0.573 ; sub_counter[1]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.694      ;
; 0.574 ; sub_counter[7]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sub_counter[5]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.695      ;
; 0.577 ; sub_counter[7]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.698      ;
; 0.583 ; sub_counter[8]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.704      ;
; 0.584 ; sub_counter[6]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.705      ;
; 0.586 ; sub_counter[2]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.707      ;
; 0.587 ; sub_counter[0]    ; sub_counter[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; sub_counter[6]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; sub_counter[4]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.708      ;
; 0.589 ; sub_counter[2]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.710      ;
; 0.590 ; sub_counter[0]    ; sub_counter[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.711      ;
; 0.590 ; sub_counter[4]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.711      ;
; 0.601 ; sub_counter[1]    ; sub_counter[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.722      ;
; 0.622 ; rom_step_count[7] ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a18~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.023      ; 0.749      ;
; 0.627 ; rom_step_count[7] ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a16~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.025      ; 0.756      ;
; 0.635 ; sub_counter[3]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.756      ;
; 0.636 ; sub_counter[1]    ; sub_counter[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.757      ;
; 0.637 ; sub_counter[5]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.758      ;
; 0.638 ; sub_counter[3]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.759      ;
; 0.639 ; sub_counter[1]    ; sub_counter[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.760      ;
; 0.640 ; sub_counter[7]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.761      ;
; 0.640 ; sub_counter[5]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.761      ;
; 0.650 ; sub_counter[6]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.771      ;
; 0.652 ; sub_counter[2]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.773      ;
; 0.653 ; sub_counter[0]    ; sub_counter[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.774      ;
; 0.653 ; sub_counter[4]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.774      ;
; 0.655 ; sub_counter[2]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.776      ;
; 0.656 ; sub_counter[0]    ; sub_counter[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.777      ;
; 0.656 ; sub_counter[4]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.777      ;
; 0.660 ; main_counter[3]   ; main_counter[4]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.788      ;
; 0.662 ; main_counter[5]   ; main_counter[6]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.790      ;
; 0.672 ; main_counter[4]   ; main_counter[6]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.800      ;
; 0.674 ; main_counter[6]   ; main_counter[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.802      ;
; 0.675 ; main_counter[14]  ; main_counter[14]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.803      ;
; 0.684 ; sub_counter[0]    ; sub_counter[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.805      ;
; 0.700 ; rom_step_count[6] ; rom_step_count[6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.829      ;
; 0.701 ; main_counter[11]  ; main_counter[12]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.829      ;
; 0.701 ; sub_counter[3]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.822      ;
; 0.702 ; rom_step_count[8] ; rom_step_count[8]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.831      ;
; 0.702 ; sub_counter[1]    ; sub_counter[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.823      ;
; 0.703 ; sub_counter[5]    ; sub_counter[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.824      ;
; 0.704 ; sub_counter[3]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.825      ;
; 0.705 ; main_counter[9]   ; main_counter[10]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.833      ;
; 0.705 ; sub_counter[1]    ; sub_counter[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.826      ;
; 0.709 ; main_counter[0]   ; main_counter[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.837      ;
; 0.711 ; main_counter[4]   ; main_counter[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.839      ;
; 0.713 ; main_counter[10]  ; main_counter[11]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.841      ;
; 0.713 ; main_counter[12]  ; main_counter[13]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.841      ;
; 0.715 ; main_counter[10]  ; main_counter[12]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.843      ;
+-------+-------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_dds'                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width  ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.416 ; 3.416        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]                                                              ;
; 3.416 ; 3.416        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3]                                                              ;
; 3.416 ; 3.416        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout                                                    ;
; 3.449 ; 3.449        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; clk_dds~input|o                                                                                              ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a10|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a5|clk1                                                   ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a6|clk1                                                   ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a7|clk1                                                   ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a11|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a12|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a13|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a14|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a1|clk1                                                   ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a2|clk1                                                   ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a3|clk1                                                   ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a4|clk1                                                   ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a8|clk1                                                   ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a9|clk1                                                   ;
; 3.454 ; 3.454        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a15|clk1                                                  ;
; 3.459 ; 3.459        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]                                                            ;
; 3.461 ; 3.461        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; clk_dds~inputclkctrl|inclk[0]                                                                                ;
; 3.461 ; 3.461        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; clk_dds~inputclkctrl|outclk                                                                                  ;
; 4.000 ; 8.000        ; 4.000          ; Port Rate        ; clk_dds ; Rise       ; clk_dds                                                                                                      ;
; 4.000 ; 4.000        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; clk_dds~input|i                                                                                              ;
; 4.000 ; 4.000        ; 0.000          ; Low Pulse Width  ; clk_dds ; Rise       ; clk_dds~input|i                                                                                              ;
; 4.323 ; 4.553        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 4.324 ; 4.554        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 4.324 ; 4.554        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 4.324 ; 4.554        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 4.324 ; 4.554        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 4.324 ; 4.554        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 4.324 ; 4.554        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 4.324 ; 4.554        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 4.324 ; 4.554        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 4.324 ; 4.554        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 4.324 ; 4.554        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 4.324 ; 4.554        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 4.325 ; 4.555        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 4.325 ; 4.555        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 4.325 ; 4.555        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 4.325 ; 4.555        ; 0.230          ; High Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 4.538 ; 4.538        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; clk_dds~inputclkctrl|inclk[0]                                                                                ;
; 4.538 ; 4.538        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; clk_dds~inputclkctrl|outclk                                                                                  ;
; 4.541 ; 4.541        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]                                                            ;
; 4.546 ; 4.546        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 4.546 ; 4.546        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a10|clk1                                                  ;
; 4.546 ; 4.546        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a12|clk1                                                  ;
; 4.546 ; 4.546        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a13|clk1                                                  ;
; 4.546 ; 4.546        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a15|clk1                                                  ;
; 4.546 ; 4.546        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a2|clk1                                                   ;
; 4.546 ; 4.546        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a5|clk1                                                   ;
; 4.546 ; 4.546        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a6|clk1                                                   ;
; 4.547 ; 4.547        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a11|clk1                                                  ;
; 4.547 ; 4.547        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a14|clk1                                                  ;
; 4.547 ; 4.547        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a1|clk1                                                   ;
; 4.547 ; 4.547        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a3|clk1                                                   ;
; 4.547 ; 4.547        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a4|clk1                                                   ;
; 4.547 ; 4.547        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a7|clk1                                                   ;
; 4.547 ; 4.547        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a8|clk1                                                   ;
; 4.547 ; 4.547        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a9|clk1                                                   ;
; 4.551 ; 4.551        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; clk_dds~input|o                                                                                              ;
; 4.582 ; 4.582        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]                                                              ;
; 4.582 ; 4.582        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3]                                                              ;
; 4.582 ; 4.582        ; 0.000          ; High Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout                                                    ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------+
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[11]~reg0                  ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[8]~reg0                   ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dds_io_update~reg0                ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_count[1]                     ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_count[2]                     ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[20]            ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[21]            ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[22]            ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[23]            ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[24]            ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[25]            ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[26]            ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[27]            ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[2]             ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[34]            ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[35]            ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[38]            ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[39]            ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[3]             ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[8]             ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[9]             ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[2]                 ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[3]                 ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[6]                 ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[7]                 ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; par_wr[0]                         ;
; 15.774 ; 15.990       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sub_count[1]                      ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[0]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[10] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[11] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[12] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[13] ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[1]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[2]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[3]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[4]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[5]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[6]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[7]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[8]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[9]  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_count[0]          ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_count[1]          ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[0]                    ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[10]                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[11]                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[12]                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[13]                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[14]                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[15]                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[1]                    ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[2]                    ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[3]                    ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[4]                    ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[5]                    ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[6]                    ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[7]                    ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[8]                    ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; count_delay[9]                    ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[0]~reg0                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[10]~reg0                  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[12]~reg0                  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[13]~reg0                  ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[1]~reg0                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[2]~reg0                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[3]~reg0                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[4]~reg0                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[5]~reg0                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[6]~reg0                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[7]~reg0                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_out[9]~reg0                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dac_wr_pin~reg0                   ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dds_master_reset~reg0             ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_amplitude_var[0]             ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_amplitude_var[10]            ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_amplitude_var[11]            ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_amplitude_var[12]            ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_amplitude_var[13]            ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_amplitude_var[1]             ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_amplitude_var[2]             ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_amplitude_var[3]             ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_amplitude_var[4]             ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_amplitude_var[5]             ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_amplitude_var[6]             ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_amplitude_var[7]             ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_amplitude_var[8]             ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_amplitude_var[9]             ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_count[0]                     ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_count[3]                     ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_count[4]                     ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[0]             ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[10]            ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[11]            ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[12]            ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[13]            ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[14]            ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[15]            ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[16]            ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[17]            ;
; 15.775 ; 15.991       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_frequency_var[18]            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                             ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                      ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 499.752 ; 499.982      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 499.752 ; 499.982      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 499.752 ; 499.982      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 499.752 ; 499.982      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a20~porta_address_reg0 ;
; 499.752 ; 499.982      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 499.752 ; 499.982      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a25~porta_address_reg0 ;
; 499.752 ; 499.982      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a6~porta_address_reg0  ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[0]                           ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[14]                          ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[17]                          ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[1]                           ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[20]                          ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[22]                          ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[23]                          ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[24]                          ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[25]                          ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[27]                          ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[30]                          ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[3]                           ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[6]                           ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[9]                           ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a12~porta_address_reg0 ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a16~porta_address_reg0 ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a28~porta_address_reg0 ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a2~porta_address_reg0  ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 499.753 ; 499.983      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[10]                          ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[11]                          ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[12]                          ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[13]                          ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[15]                          ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[16]                          ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[18]                          ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[19]                          ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[21]                          ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[26]                          ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[28]                          ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[29]                          ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[2]                           ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[31]                          ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[4]                           ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[5]                           ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[7]                           ;
; 499.754 ; 499.984      ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[8]                           ;
; 499.781 ; 500.011      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[16]                          ;
; 499.781 ; 500.011      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[18]                          ;
; 499.781 ; 500.011      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[19]                          ;
; 499.781 ; 500.011      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[20]                          ;
; 499.781 ; 500.011      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[21]                          ;
; 499.781 ; 500.011      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[22]                          ;
; 499.781 ; 500.011      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[23]                          ;
; 499.781 ; 500.011      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[24]                          ;
; 499.781 ; 500.011      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[25]                          ;
; 499.781 ; 500.011      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[30]                          ;
; 499.781 ; 500.011      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[4]                           ;
; 499.781 ; 500.011      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[7]                           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[0]                                                                                              ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[10]                                                                                             ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[11]                                                                                             ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[1]                                                                                              ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[2]                                                                                              ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[3]                                                                                              ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[4]                                                                                              ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[5]                                                                                              ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[6]                                                                                              ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[7]                                                                                              ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[8]                                                                                              ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sub_counter[9]                                                                                              ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[0]                           ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[10]                          ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[11]                          ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[12]                          ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[13]                          ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[14]                          ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[15]                          ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[17]                          ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[26]                          ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[28]                          ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[29]                          ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[2]                           ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[31]                          ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[3]                           ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[5]                           ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[6]                           ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[8]                           ;
; 499.782 ; 500.012      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[9]                           ;
; 499.783 ; 500.013      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[1]                           ;
; 499.783 ; 500.013      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|q_a[27]                          ;
; 499.783 ; 500.013      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a16~porta_address_reg0 ;
; 499.783 ; 500.013      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 499.783 ; 500.013      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a20~porta_address_reg0 ;
; 499.783 ; 500.013      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 499.783 ; 500.013      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a25~porta_address_reg0 ;
; 499.783 ; 500.013      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 499.784 ; 500.014      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 499.784 ; 500.014      ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dds_rom:rom|altsyncram:altsyncram_component|altsyncram_efu3:auto_generated|ram_block1a10~porta_address_reg0 ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; lattice_trigger ; clk_dds    ; 3.720 ; 4.499 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; lattice_trigger ; clk_dds    ; -2.424 ; -3.263 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; dac_out[*]       ; clk_dds    ; 4.054 ; 3.879 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 4.054 ; 3.879 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 2.562 ; 2.641 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 2.569 ; 2.648 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 2.395 ; 2.433 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 2.497 ; 2.553 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 2.567 ; 2.628 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 2.465 ; 2.533 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 2.741 ; 2.848 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 2.538 ; 2.599 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 2.829 ; 2.907 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 2.560 ; 2.662 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 3.930 ; 3.765 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 3.196 ; 3.364 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 2.728 ; 2.806 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 4.800 ; 4.732 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 2.878 ; 2.976 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 2.682 ; 2.753 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 3.345 ; 3.501 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 2.522 ; 2.582 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 3.087 ; 3.171 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 2.501 ; 2.569 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 2.777 ; 2.851 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 3.054 ; 3.179 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 3.067 ; 3.193 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 2.538 ; 2.594 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 3.345 ; 3.501 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 3.048 ; 3.162 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 2.911 ; 3.018 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 2.569 ; 2.627 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 2.552 ; 2.617 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 2.484 ; 2.533 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 2.952 ; 3.050 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 2.788 ; 2.888 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 2.807 ; 2.891 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 2.510 ; 2.571 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 2.670 ; 2.754 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 2.528 ; 2.592 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 2.664 ; 2.739 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 2.651 ; 2.728 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 3.026 ; 3.152 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; dac_out[*]       ; clk_dds    ; 2.077 ; 2.111 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 3.732 ; 3.551 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 2.238 ; 2.312 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 2.244 ; 2.318 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 2.077 ; 2.111 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 2.175 ; 2.227 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 2.242 ; 2.299 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 2.145 ; 2.209 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 2.410 ; 2.510 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 2.215 ; 2.271 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 2.494 ; 2.566 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 2.236 ; 2.332 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 3.612 ; 3.443 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 2.850 ; 3.009 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 2.401 ; 2.473 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 4.448 ; 4.372 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 2.541 ; 2.633 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 2.352 ; 2.418 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 2.162 ; 2.206 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 2.203 ; 2.258 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 2.744 ; 2.822 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 2.179 ; 2.243 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 2.443 ; 2.512 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 2.709 ; 2.827 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 2.722 ; 2.841 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 2.214 ; 2.266 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 2.989 ; 3.136 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 2.704 ; 2.811 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 2.572 ; 2.672 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 2.244 ; 2.297 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 2.227 ; 2.288 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 2.162 ; 2.206 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 2.610 ; 2.702 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 2.454 ; 2.547 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 2.472 ; 2.551 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 2.187 ; 2.243 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 2.341 ; 2.419 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 2.205 ; 2.265 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 2.336 ; 2.405 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 2.323 ; 2.395 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 2.682 ; 2.801 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+----------------+----------------+-------+-------+-------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+----------------+----------------+-------+-------+-------+-------+
; add_in[0]      ; dds_bus_out[0] ; 4.699 ; 4.625 ; 5.508 ; 5.434 ;
; add_in[0]      ; dds_bus_out[1] ; 4.851 ; 4.777 ; 5.660 ; 5.586 ;
; add_in[0]      ; tx_enable[0]   ; 4.612 ; 4.652 ; 5.497 ; 5.461 ;
; add_in[0]      ; tx_enable[1]   ; 4.803 ; 4.890 ; 5.688 ; 5.699 ;
; add_in[1]      ; dds_bus_out[0] ; 4.662 ; 4.588 ; 5.504 ; 5.430 ;
; add_in[1]      ; dds_bus_out[1] ; 4.814 ; 4.740 ; 5.656 ; 5.582 ;
; add_in[1]      ; tx_enable[0]   ; 4.619 ; 4.615 ; 5.443 ; 5.457 ;
; add_in[1]      ; tx_enable[1]   ; 4.810 ; 4.853 ; 5.634 ; 5.695 ;
; add_in[2]      ; dds_bus_out[0] ; 4.689 ; 4.615 ; 5.509 ; 5.435 ;
; add_in[2]      ; dds_bus_out[1] ; 4.841 ; 4.767 ; 5.661 ; 5.587 ;
; add_in[2]      ; tx_enable[0]   ; 4.621 ; 4.642 ; 5.423 ; 5.462 ;
; add_in[2]      ; tx_enable[1]   ; 4.812 ; 4.880 ; 5.614 ; 5.700 ;
; add_in[3]      ; dds_bus_out[0] ; 4.906 ; 4.832 ; 5.709 ; 5.635 ;
; add_in[3]      ; dds_bus_out[1] ; 5.058 ; 4.984 ; 5.861 ; 5.787 ;
; add_in[3]      ; tx_enable[0]   ; 4.795 ; 4.859 ; 5.668 ; 5.662 ;
; add_in[3]      ; tx_enable[1]   ; 4.986 ; 5.097 ; 5.859 ; 5.900 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 4.081 ; 4.007 ; 4.814 ; 4.740 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 4.233 ; 4.159 ; 4.966 ; 4.892 ;
; dds_bus_in[28] ; tx_enable[0]   ; 4.035 ; 4.034 ; 4.775 ; 4.767 ;
; dds_bus_in[28] ; tx_enable[1]   ; 4.226 ; 4.272 ; 4.966 ; 5.005 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 4.431 ; 4.357 ; 5.175 ; 5.101 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 4.583 ; 4.509 ; 5.327 ; 5.253 ;
; dds_bus_in[29] ; tx_enable[0]   ; 4.375 ; 4.384 ; 5.146 ; 5.128 ;
; dds_bus_in[29] ; tx_enable[1]   ; 4.566 ; 4.622 ; 5.337 ; 5.366 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 4.555 ; 4.481 ; 5.288 ; 5.214 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 4.707 ; 4.633 ; 5.440 ; 5.366 ;
; dds_bus_in[30] ; tx_enable[0]   ; 4.473 ; 4.508 ; 5.234 ; 5.241 ;
; dds_bus_in[30] ; tx_enable[1]   ; 4.664 ; 4.746 ; 5.425 ; 5.479 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 4.201 ; 4.127 ; 4.930 ; 4.856 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 4.353 ; 4.279 ; 5.082 ; 5.008 ;
; dds_bus_in[31] ; tx_enable[0]   ; 4.130 ; 4.154 ; 4.866 ; 4.883 ;
; dds_bus_in[31] ; tx_enable[1]   ; 4.321 ; 4.392 ; 5.057 ; 5.121 ;
+----------------+----------------+-------+-------+-------+-------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+----------------+----------------+-------+-------+-------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+----------------+----------------+-------+-------+-------+-------+
; add_in[0]      ; dds_bus_out[0] ; 4.436 ; 4.362 ; 5.298 ; 5.224 ;
; add_in[0]      ; dds_bus_out[1] ; 4.569 ; 4.495 ; 5.431 ; 5.357 ;
; add_in[0]      ; tx_enable[0]   ; 4.446 ; 4.480 ; 5.308 ; 5.270 ;
; add_in[0]      ; tx_enable[1]   ; 4.630 ; 4.709 ; 5.492 ; 5.499 ;
; add_in[1]      ; dds_bus_out[0] ; 4.447 ; 4.373 ; 5.259 ; 5.185 ;
; add_in[1]      ; dds_bus_out[1] ; 4.580 ; 4.506 ; 5.392 ; 5.318 ;
; add_in[1]      ; tx_enable[0]   ; 4.457 ; 4.450 ; 5.269 ; 5.282 ;
; add_in[1]      ; tx_enable[1]   ; 4.641 ; 4.679 ; 5.453 ; 5.511 ;
; add_in[2]      ; dds_bus_out[0] ; 4.442 ; 4.368 ; 5.234 ; 5.160 ;
; add_in[2]      ; dds_bus_out[1] ; 4.575 ; 4.501 ; 5.367 ; 5.293 ;
; add_in[2]      ; tx_enable[0]   ; 4.452 ; 4.456 ; 5.244 ; 5.268 ;
; add_in[2]      ; tx_enable[1]   ; 4.636 ; 4.685 ; 5.428 ; 5.497 ;
; add_in[3]      ; dds_bus_out[0] ; 4.604 ; 4.530 ; 5.464 ; 5.390 ;
; add_in[3]      ; dds_bus_out[1] ; 4.737 ; 4.663 ; 5.597 ; 5.523 ;
; add_in[3]      ; tx_enable[0]   ; 4.614 ; 4.660 ; 5.474 ; 5.446 ;
; add_in[3]      ; tx_enable[1]   ; 4.798 ; 4.889 ; 5.658 ; 5.675 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 3.886 ; 3.812 ; 4.618 ; 4.544 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 4.019 ; 3.945 ; 4.751 ; 4.677 ;
; dds_bus_in[28] ; tx_enable[0]   ; 3.896 ; 3.894 ; 4.628 ; 4.619 ;
; dds_bus_in[28] ; tx_enable[1]   ; 4.080 ; 4.123 ; 4.812 ; 4.848 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 4.186 ; 4.112 ; 4.964 ; 4.890 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 4.319 ; 4.245 ; 5.097 ; 5.023 ;
; dds_bus_in[29] ; tx_enable[0]   ; 4.196 ; 4.210 ; 4.974 ; 4.960 ;
; dds_bus_in[29] ; tx_enable[1]   ; 4.380 ; 4.439 ; 5.158 ; 5.189 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 4.276 ; 4.202 ; 5.051 ; 4.977 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 4.409 ; 4.335 ; 5.184 ; 5.110 ;
; dds_bus_in[30] ; tx_enable[0]   ; 4.286 ; 4.311 ; 5.061 ; 5.053 ;
; dds_bus_in[30] ; tx_enable[1]   ; 4.470 ; 4.540 ; 5.245 ; 5.282 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 3.972 ; 3.898 ; 4.701 ; 4.627 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 4.105 ; 4.031 ; 4.834 ; 4.760 ;
; dds_bus_in[31] ; tx_enable[0]   ; 3.982 ; 3.991 ; 4.711 ; 4.713 ;
; dds_bus_in[31] ; tx_enable[1]   ; 4.166 ; 4.220 ; 4.895 ; 4.942 ;
+----------------+----------------+-------+-------+-------+-------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+--------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -10.838  ; 0.184 ; N/A      ; N/A     ; 3.212               ;
;  clk_dds                                         ; N/A      ; N/A   ; N/A      ; N/A     ; 3.212               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 7.206    ; 0.184 ; N/A      ; N/A     ; 15.689              ;
;  pll|altpll_component|auto_generated|pll1|clk[3] ; -10.838  ; 0.292 ; N/A      ; N/A     ; 499.637             ;
; Design-wide TNS                                  ; -325.121 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_dds                                         ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[3] ; -325.121 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; lattice_trigger ; clk_dds    ; 7.708 ; 8.301 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; lattice_trigger ; clk_dds    ; -2.424 ; -3.263 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; dac_out[*]       ; clk_dds    ; 7.843 ; 7.255 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 7.843 ; 7.255 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 5.704 ; 5.536 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 5.677 ; 5.535 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 5.251 ; 5.061 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 5.535 ; 5.311 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 5.642 ; 5.427 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 5.468 ; 5.295 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 6.079 ; 5.885 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 5.614 ; 5.395 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 6.359 ; 6.014 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 5.656 ; 5.497 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 7.655 ; 7.067 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 7.115 ; 6.980 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 6.062 ; 5.841 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 9.696 ; 8.892 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 6.415 ; 6.135 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 5.946 ; 5.689 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 7.492 ; 7.118 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 5.540 ; 5.392 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 6.953 ; 6.561 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 5.563 ; 5.350 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 6.203 ; 5.899 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 6.800 ; 6.519 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 6.814 ; 6.513 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 5.599 ; 5.425 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 7.492 ; 7.118 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 6.786 ; 6.484 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 6.425 ; 6.184 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 5.659 ; 5.445 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 5.653 ; 5.435 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 5.522 ; 5.303 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 6.564 ; 6.253 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 6.287 ; 6.023 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 6.223 ; 5.950 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 5.547 ; 5.342 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 5.928 ; 5.718 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 5.686 ; 5.446 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 6.028 ; 5.724 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 5.885 ; 5.693 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 6.749 ; 6.480 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; dac_out[*]       ; clk_dds    ; 2.077 ; 2.111 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 3.732 ; 3.551 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 2.238 ; 2.312 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 2.244 ; 2.318 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 2.077 ; 2.111 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 2.175 ; 2.227 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 2.242 ; 2.299 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 2.145 ; 2.209 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 2.410 ; 2.510 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 2.215 ; 2.271 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 2.494 ; 2.566 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 2.236 ; 2.332 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 3.612 ; 3.443 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 2.850 ; 3.009 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 2.401 ; 2.473 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 4.448 ; 4.372 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 2.541 ; 2.633 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 2.352 ; 2.418 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 2.162 ; 2.206 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 2.203 ; 2.258 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 2.744 ; 2.822 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 2.179 ; 2.243 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 2.443 ; 2.512 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 2.709 ; 2.827 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 2.722 ; 2.841 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 2.214 ; 2.266 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 2.989 ; 3.136 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 2.704 ; 2.811 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 2.572 ; 2.672 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 2.244 ; 2.297 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 2.227 ; 2.288 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 2.162 ; 2.206 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 2.610 ; 2.702 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 2.454 ; 2.547 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 2.472 ; 2.551 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 2.187 ; 2.243 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 2.341 ; 2.419 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 2.205 ; 2.265 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 2.336 ; 2.405 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 2.323 ; 2.395 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 2.682 ; 2.801 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+----------------+----------------+--------+--------+--------+--------+
; Input Port     ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+----------------+----------------+--------+--------+--------+--------+
; add_in[0]      ; dds_bus_out[0] ; 10.062 ; 9.892  ; 10.490 ; 10.320 ;
; add_in[0]      ; dds_bus_out[1] ; 10.422 ; 10.252 ; 10.850 ; 10.680 ;
; add_in[0]      ; tx_enable[0]   ; 10.028 ; 9.859  ; 10.456 ; 10.120 ;
; add_in[0]      ; tx_enable[1]   ; 10.482 ; 10.344 ; 10.910 ; 10.605 ;
; add_in[1]      ; dds_bus_out[0] ; 10.039 ; 9.869  ; 10.367 ; 10.197 ;
; add_in[1]      ; dds_bus_out[1] ; 10.399 ; 10.229 ; 10.727 ; 10.557 ;
; add_in[1]      ; tx_enable[0]   ; 10.005 ; 9.732  ; 10.333 ; 10.103 ;
; add_in[1]      ; tx_enable[1]   ; 10.459 ; 10.217 ; 10.787 ; 10.588 ;
; add_in[2]      ; dds_bus_out[0] ; 10.044 ; 9.874  ; 10.373 ; 10.203 ;
; add_in[2]      ; dds_bus_out[1] ; 10.404 ; 10.234 ; 10.733 ; 10.563 ;
; add_in[2]      ; tx_enable[0]   ; 10.010 ; 9.771  ; 10.339 ; 10.143 ;
; add_in[2]      ; tx_enable[1]   ; 10.464 ; 10.256 ; 10.793 ; 10.628 ;
; add_in[3]      ; dds_bus_out[0] ; 10.495 ; 10.325 ; 10.880 ; 10.710 ;
; add_in[3]      ; dds_bus_out[1] ; 10.855 ; 10.685 ; 11.240 ; 11.070 ;
; add_in[3]      ; tx_enable[0]   ; 10.461 ; 10.326 ; 10.846 ; 10.561 ;
; add_in[3]      ; tx_enable[1]   ; 10.915 ; 10.811 ; 11.300 ; 11.046 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 8.710  ; 8.540  ; 9.025  ; 8.855  ;
; dds_bus_in[28] ; dds_bus_out[1] ; 9.070  ; 8.900  ; 9.385  ; 9.215  ;
; dds_bus_in[28] ; tx_enable[0]   ; 8.676  ; 8.403  ; 8.991  ; 8.711  ;
; dds_bus_in[28] ; tx_enable[1]   ; 9.130  ; 8.888  ; 9.445  ; 9.196  ;
; dds_bus_in[29] ; dds_bus_out[0] ; 9.571  ; 9.401  ; 9.817  ; 9.647  ;
; dds_bus_in[29] ; dds_bus_out[1] ; 9.931  ; 9.761  ; 10.177 ; 10.007 ;
; dds_bus_in[29] ; tx_enable[0]   ; 9.537  ; 9.319  ; 9.783  ; 9.489  ;
; dds_bus_in[29] ; tx_enable[1]   ; 9.991  ; 9.804  ; 10.237 ; 9.974  ;
; dds_bus_in[30] ; dds_bus_out[0] ; 9.802  ; 9.632  ; 10.046 ; 9.876  ;
; dds_bus_in[30] ; dds_bus_out[1] ; 10.162 ; 9.992  ; 10.406 ; 10.236 ;
; dds_bus_in[30] ; tx_enable[0]   ; 9.768  ; 9.585  ; 10.012 ; 9.750  ;
; dds_bus_in[30] ; tx_enable[1]   ; 10.222 ; 10.070 ; 10.466 ; 10.235 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 8.939  ; 8.769  ; 9.258  ; 9.088  ;
; dds_bus_in[31] ; dds_bus_out[1] ; 9.299  ; 9.129  ; 9.618  ; 9.448  ;
; dds_bus_in[31] ; tx_enable[0]   ; 8.905  ; 8.666  ; 9.224  ; 8.978  ;
; dds_bus_in[31] ; tx_enable[1]   ; 9.359  ; 9.151  ; 9.678  ; 9.463  ;
+----------------+----------------+--------+--------+--------+--------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+----------------+----------------+-------+-------+-------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+----------------+----------------+-------+-------+-------+-------+
; add_in[0]      ; dds_bus_out[0] ; 4.436 ; 4.362 ; 5.298 ; 5.224 ;
; add_in[0]      ; dds_bus_out[1] ; 4.569 ; 4.495 ; 5.431 ; 5.357 ;
; add_in[0]      ; tx_enable[0]   ; 4.446 ; 4.480 ; 5.308 ; 5.270 ;
; add_in[0]      ; tx_enable[1]   ; 4.630 ; 4.709 ; 5.492 ; 5.499 ;
; add_in[1]      ; dds_bus_out[0] ; 4.447 ; 4.373 ; 5.259 ; 5.185 ;
; add_in[1]      ; dds_bus_out[1] ; 4.580 ; 4.506 ; 5.392 ; 5.318 ;
; add_in[1]      ; tx_enable[0]   ; 4.457 ; 4.450 ; 5.269 ; 5.282 ;
; add_in[1]      ; tx_enable[1]   ; 4.641 ; 4.679 ; 5.453 ; 5.511 ;
; add_in[2]      ; dds_bus_out[0] ; 4.442 ; 4.368 ; 5.234 ; 5.160 ;
; add_in[2]      ; dds_bus_out[1] ; 4.575 ; 4.501 ; 5.367 ; 5.293 ;
; add_in[2]      ; tx_enable[0]   ; 4.452 ; 4.456 ; 5.244 ; 5.268 ;
; add_in[2]      ; tx_enable[1]   ; 4.636 ; 4.685 ; 5.428 ; 5.497 ;
; add_in[3]      ; dds_bus_out[0] ; 4.604 ; 4.530 ; 5.464 ; 5.390 ;
; add_in[3]      ; dds_bus_out[1] ; 4.737 ; 4.663 ; 5.597 ; 5.523 ;
; add_in[3]      ; tx_enable[0]   ; 4.614 ; 4.660 ; 5.474 ; 5.446 ;
; add_in[3]      ; tx_enable[1]   ; 4.798 ; 4.889 ; 5.658 ; 5.675 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 3.886 ; 3.812 ; 4.618 ; 4.544 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 4.019 ; 3.945 ; 4.751 ; 4.677 ;
; dds_bus_in[28] ; tx_enable[0]   ; 3.896 ; 3.894 ; 4.628 ; 4.619 ;
; dds_bus_in[28] ; tx_enable[1]   ; 4.080 ; 4.123 ; 4.812 ; 4.848 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 4.186 ; 4.112 ; 4.964 ; 4.890 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 4.319 ; 4.245 ; 5.097 ; 5.023 ;
; dds_bus_in[29] ; tx_enable[0]   ; 4.196 ; 4.210 ; 4.974 ; 4.960 ;
; dds_bus_in[29] ; tx_enable[1]   ; 4.380 ; 4.439 ; 5.158 ; 5.189 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 4.276 ; 4.202 ; 5.051 ; 4.977 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 4.409 ; 4.335 ; 5.184 ; 5.110 ;
; dds_bus_in[30] ; tx_enable[0]   ; 4.286 ; 4.311 ; 5.061 ; 5.053 ;
; dds_bus_in[30] ; tx_enable[1]   ; 4.470 ; 4.540 ; 5.245 ; 5.282 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 3.972 ; 3.898 ; 4.701 ; 4.627 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 4.105 ; 4.031 ; 4.834 ; 4.760 ;
; dds_bus_in[31] ; tx_enable[0]   ; 3.982 ; 3.991 ; 4.711 ; 4.713 ;
; dds_bus_in[31] ; tx_enable[1]   ; 4.166 ; 4.220 ; 4.895 ; 4.942 ;
+----------------+----------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_LE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_OE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_osk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_in0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_drover              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lattice_trigger         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_dds                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+------------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+------------+----------+
; clk_dds                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; false path ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 72         ; 0        ; 6464       ; 8898     ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0          ; 0        ;
; clk_dds                                         ; pll|altpll_component|auto_generated|pll1|clk[3] ; 1392174    ; 0        ; 0          ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 127959     ; 0        ; 0          ; 0        ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+------------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+------------+----------+
; clk_dds                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; false path ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 72         ; 0        ; 6464       ; 8898     ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0          ; 0        ;
; clk_dds                                         ; pll|altpll_component|auto_generated|pll1|clk[3] ; 1392174    ; 0        ; 0          ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 127959     ; 0        ; 0          ; 0        ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 164   ; 164  ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 76    ; 76   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Feb 08 21:21:41 2016
Info: Command: quartus_sta DDS_RIKEN -c DDS_RIKEN
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../../../DDS_test_2015_07_16 - serial/SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[3]} {pll|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: dds_ram_wrclock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg is being clocked by dds_ram_wrclock
Warning (332060): Node: clk_system was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dds_ram_wraddress[12] is being clocked by clk_system
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.838
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.838            -325.121 pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     7.206               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.736               0.000 pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.643
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.643               0.000 clk_dds 
    Info (332119):    15.689               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.669               0.000 pll|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: dds_ram_wrclock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg is being clocked by dds_ram_wrclock
Warning (332060): Node: clk_system was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dds_ram_wraddress[12] is being clocked by clk_system
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.178            -275.545 pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     7.660               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.685               0.000 pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.642               0.000 clk_dds 
    Info (332119):    15.693               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.637               0.000 pll|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: dds_ram_wrclock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg is being clocked by dds_ram_wrclock
Warning (332060): Node: clk_system was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dds_ram_wraddress[12] is being clocked by clk_system
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.183              -3.936 pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    12.154               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.184               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.292               0.000 pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.212
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.212               0.000 clk_dds 
    Info (332119):    15.774               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.752               0.000 pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 732 megabytes
    Info: Processing ended: Mon Feb 08 21:21:47 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


