0.7
2020.2
Oct 14 2022
05:20:55
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv,1744294179,systemVerilog,,c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0_AXI.sv,,hdmi_text_controller_v1_0,,uvm,../../../../hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0_AXI.sv,1744292603,systemVerilog,,c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv,,hdmi_text_controller_v1_0_AXI,,uvm,../../../../hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv,1744293663,systemVerilog,,c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv,,draw_text,,uvm,../../../../hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv,1742879335,systemVerilog,,c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv,,vga_controller,,uvm,../../../../hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv,1743621915,systemVerilog,,c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv,,font_rom,,uvm,../../../../hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv,1744292907,systemVerilog,,,,hdmi_text_controller_tb,,uvm,../../../../hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1744292933,verilog,,,,blk_mem_gen_0,,uvm,../../../../hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1744292932,verilog,,c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,clk_wiz_0,,uvm,../../../../hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1744295503,verilog,,c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
