Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Wed Nov 20 18:23:34 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt TPF_Prueba_impl_1.tw1 TPF_Prueba_impl_1_map.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock pll/lscc_pll_inst/Clk
        2.2  Clock ClockK
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]
create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "pll/lscc_pll_inst/Clk"
=======================
create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll/lscc_pll_inst/Clk       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll/lscc_pll_inst/Clk             |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll/lscc_pll_inst/Clk       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ClockK                            |                     3.968 ns |           slack = -12.129 ns 
------------------------------------------------------------------------------------------------------

2.2 Clock "ClockK"
=======================
create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock ClockK              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From ClockK                            |             Target |          31.746 ns |         31.500 MHz 
                                        | Actual (all paths) |          19.174 ns |         52.154 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock ClockK              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/lscc_pll_inst/Clk             |                     3.968 ns |            slack = -2.879 ns 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 6.00628%

3.1.2  Timing Errors
---------------------
Timing Errors: 22 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 71.112 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {pll/lscc_pll_inst/C                                                                                                    
lk} -period 83.3333333333333 [get_nets                                                                                                     
Clk]                                    |    3.968 ns |  -12.129 ns |    5   |   20.830 ns |  48.008 MHz |        3       |        3       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {ClockK} -                                                                                                    
source [get_pins {pll/lscc_pll_inst/u_P                                                                                                    
LL_B/REFERENCECLK}] -multiply_by 21 -di                                                                                                    
vide_by 8 [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/OUTGLOBAL }]                    |    3.968 ns |   -2.879 ns |    3   |   19.174 ns |  52.154 MHz |       39       |       19       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
reset_c/D                                |  -12.130 ns 
count_i1/D                               |  -12.130 ns 
count_i0/D                               |  -12.130 ns 
{controller/h_count_646__i5/SR   controller/h_count_646__i6/SR}              
                                         |   -2.880 ns 
{controller/h_count_646__i3/SR   controller/h_count_646__i4/SR}              
                                         |   -2.880 ns 
{controller/h_count_646__i1/SR   controller/h_count_646__i2/SR}              
                                         |   -2.880 ns 
controller/h_count_646__i0/SR            |   -2.880 ns 
controller/h_count_646__i9/SR            |   -2.880 ns 
{controller/h_count_646__i7/SR   controller/h_count_646__i8/SR}              
                                         |   -2.880 ns 
{controller/v_count__i1/SP   controller/v_count__i2/SP}              
                                         |   -2.576 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          22 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {pll/lscc_pll_inst/C                                                                                                    
lk} -period 83.3333333333333 [get_nets                                                                                                     
Clk]                                    |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |        3       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {ClockK} -                                                                                                    
source [get_pins {pll/lscc_pll_inst/u_P                                                                                                    
LL_B/REFERENCECLK}] -multiply_by 21 -di                                                                                                    
vide_by 8 [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/OUTGLOBAL }]                    |    0.000 ns |    3.766 ns |    2   |        ---- |        ---- |       39       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
Pas_Gen/pausa_c/D                        |    3.766 ns 
{controller/v_count__i1/SR   controller/v_count__i2/SR}              
                                         |    4.243 ns 
controller/v_count__i9/SR                |    4.243 ns 
{controller/v_count__i5/SR   controller/v_count__i6/SR}              
                                         |    4.243 ns 
{controller/v_count__i3/SR   controller/v_count__i4/SR}              
                                         |    4.243 ns 
controller/v_count__i0/SR                |    4.243 ns 
{controller/v_count__i7/SR   controller/v_count__i8/SR}              
                                         |    4.243 ns 
reset_c/D                                |    5.991 ns 
count_i1/D                               |    5.991 ns 
count_i0/D                               |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
der1                                    |                     input
izq1                                    |                     input
der2                                    |                     input
izq2                                    |                     input
pause                                   |                     input
h_sync                                  |                    output
v_sync                                  |                    output
blue                                    |                    output
red                                     |                    output
green                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
y_place_i5                              |                  No Clock
y_place_i6                              |                  No Clock
x_place_i0                              |                  No Clock
speeddef__i5                            |                  No Clock
x_place_i1                              |                  No Clock
x_place_i2                              |                  No Clock
y_place_i3                              |                  No Clock
x_place_i6                              |                  No Clock
x_place_i3                              |                  No Clock
x_place_i4                              |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       288
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]
----------------------------------------------------------------------
3 endpoints scored, 3 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/v_count__i2/Q
Path End         : count_i0/D
Source Clock     : ClockK
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 5
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : -2.225 ns
Setup Constraint : 3.968 ns 
Path Slack       : -12.129 ns  (Failed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#6)   416.666
+ Destination Clock Source Latency                               0.000
- Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   2.075
- Setup Time                                                     0.199
------------------------------------------------------------   -------
End-of-path required time( ns )                                418.542

  Source Clock Arrival Time (ClockK:R#14)   412.698
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     4.300
+ Data Path Delay                            13.674
-----------------------------------------   -------
End-of-path arrival time( ns )              430.672

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{controller/v_count__i1/CK   controller/v_count__i2/CK}->controller/v_count__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  15      
y_count[2]                                                NET DELAY        2.075         7.766  1       
p1/i732_2_lut/A->p1/i732_2_lut/Z          SLICE           A0_TO_F0_DELAY   0.477         8.243  4       
n8_adj_924                                                NET DELAY        2.075        10.318  1       
controller/i4_4_lut/B->controller/i4_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        10.795  5       
v_sync_N_70                                               NET DELAY        2.075        12.870  1       
controller/i1_4_lut/B->controller/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        13.347  39      
Speed                                                     NET DELAY        2.075        15.422  1       
i13_3_lut_4_lut_3_lut/A->i13_3_lut_4_lut_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        15.899  1       
n19691                                                    NET DELAY        2.075        17.974  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/v_count__i2/Q
Path End         : count_i1/D
Source Clock     : ClockK
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 5
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : -2.225 ns
Setup Constraint : 3.968 ns 
Path Slack       : -12.129 ns  (Failed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#6)   416.666
+ Destination Clock Source Latency                               0.000
- Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   2.075
- Setup Time                                                     0.199
------------------------------------------------------------   -------
End-of-path required time( ns )                                418.542

  Source Clock Arrival Time (ClockK:R#14)   412.698
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     4.300
+ Data Path Delay                            13.674
-----------------------------------------   -------
End-of-path arrival time( ns )              430.672

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{controller/v_count__i1/CK   controller/v_count__i2/CK}->controller/v_count__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  15      
y_count[2]                                                NET DELAY        2.075         7.766  1       
p1/i732_2_lut/A->p1/i732_2_lut/Z          SLICE           A0_TO_F0_DELAY   0.477         8.243  4       
n8_adj_924                                                NET DELAY        2.075        10.318  1       
controller/i4_4_lut/B->controller/i4_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        10.795  5       
v_sync_N_70                                               NET DELAY        2.075        12.870  1       
controller/i1_4_lut/B->controller/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        13.347  39      
Speed                                                     NET DELAY        2.075        15.422  1       
i1_3_lut/A->i1_3_lut/Z                    SLICE           A0_TO_F0_DELAY   0.477        15.899  1       
n2241                                                     NET DELAY        2.075        17.974  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/v_count__i2/Q
Path End         : reset_c/D
Source Clock     : ClockK
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 5
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : -2.225 ns
Setup Constraint : 3.968 ns 
Path Slack       : -12.129 ns  (Failed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#6)   416.666
+ Destination Clock Source Latency                               0.000
- Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   2.075
- Setup Time                                                     0.199
------------------------------------------------------------   -------
End-of-path required time( ns )                                418.542

  Source Clock Arrival Time (ClockK:R#14)   412.698
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     4.300
+ Data Path Delay                            13.674
-----------------------------------------   -------
End-of-path arrival time( ns )              430.672

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{controller/v_count__i1/CK   controller/v_count__i2/CK}->controller/v_count__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  15      
y_count[2]                                                NET DELAY        2.075         7.766  1       
p1/i732_2_lut/A->p1/i732_2_lut/Z          SLICE           A0_TO_F0_DELAY   0.477         8.243  4       
n8_adj_924                                                NET DELAY        2.075        10.318  1       
controller/i4_4_lut/B->controller/i4_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        10.795  5       
v_sync_N_70                                               NET DELAY        2.075        12.870  1       
controller/i1_4_lut/B->controller/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        13.347  39      
Speed                                                     NET DELAY        2.075        15.422  1       
i1_4_lut_adj_230/B->i1_4_lut_adj_230/Z    SLICE           B0_TO_F0_DELAY   0.477        15.899  1       
n2243                                                     NET DELAY        2.075        17.974  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
39 endpoints scored, 19 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/h_count_646__i7/SR   controller/h_count_646__i8/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 72.9% (route), 27.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 3.968 ns 
Path Slack       : -2.879 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 257.738

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   2.075
+ Data Path Delay                                           8.543
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            260.617

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.477         6.018  7       
n1084                                                     NET DELAY        2.075         8.093  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE           B0_TO_F0_DELAY   0.450         8.543  12      
n3083                                                     NET DELAY        2.075        10.618  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/h_count_646__i9/SR
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 72.9% (route), 27.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 3.968 ns 
Path Slack       : -2.879 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 257.738

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   2.075
+ Data Path Delay                                           8.543
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            260.617

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.477         6.018  7       
n1084                                                     NET DELAY        2.075         8.093  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE           B0_TO_F0_DELAY   0.450         8.543  12      
n3083                                                     NET DELAY        2.075        10.618  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/h_count_646__i0/SR
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 72.9% (route), 27.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 3.968 ns 
Path Slack       : -2.879 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 257.738

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   2.075
+ Data Path Delay                                           8.543
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            260.617

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.477         6.018  7       
n1084                                                     NET DELAY        2.075         8.093  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE           B0_TO_F0_DELAY   0.450         8.543  12      
n3083                                                     NET DELAY        2.075        10.618  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/h_count_646__i1/SR   controller/h_count_646__i2/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 72.9% (route), 27.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 3.968 ns 
Path Slack       : -2.879 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 257.738

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   2.075
+ Data Path Delay                                           8.543
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            260.617

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.477         6.018  7       
n1084                                                     NET DELAY        2.075         8.093  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE           B0_TO_F0_DELAY   0.450         8.543  12      
n3083                                                     NET DELAY        2.075        10.618  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/h_count_646__i3/SR   controller/h_count_646__i4/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 72.9% (route), 27.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 3.968 ns 
Path Slack       : -2.879 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 257.738

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   2.075
+ Data Path Delay                                           8.543
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            260.617

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.477         6.018  7       
n1084                                                     NET DELAY        2.075         8.093  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE           B0_TO_F0_DELAY   0.450         8.543  12      
n3083                                                     NET DELAY        2.075        10.618  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/h_count_646__i5/SR   controller/h_count_646__i6/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 72.9% (route), 27.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 3.968 ns 
Path Slack       : -2.879 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 257.738

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   2.075
+ Data Path Delay                                           8.543
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            260.617

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.477         6.018  7       
n1084                                                     NET DELAY        2.075         8.093  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE           B0_TO_F0_DELAY   0.450         8.543  12      
n3083                                                     NET DELAY        2.075        10.618  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i7/SP   controller/v_count__i8/SP}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 72.6% (route), 27.4% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 3.968 ns 
Path Slack       : -2.575 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
- Setup Time                                      0.199
---------------------------------------------   -------
End-of-path required time( ns )                 258.069

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   2.075
+ Data Path Delay                                           8.570
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            260.644

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.477         6.018  7       
n1084                                                     NET DELAY        2.075         8.093  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE           B0_TO_F0_DELAY   0.477         8.570  12      
n3083                                                     NET DELAY        2.075        10.645  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/v_count__i0/SP
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 72.6% (route), 27.4% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 3.968 ns 
Path Slack       : -2.575 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
- Setup Time                                      0.199
---------------------------------------------   -------
End-of-path required time( ns )                 258.069

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   2.075
+ Data Path Delay                                           8.570
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            260.644

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.477         6.018  7       
n1084                                                     NET DELAY        2.075         8.093  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE           B0_TO_F0_DELAY   0.477         8.570  12      
n3083                                                     NET DELAY        2.075        10.645  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i3/SP   controller/v_count__i4/SP}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 72.6% (route), 27.4% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 3.968 ns 
Path Slack       : -2.575 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
- Setup Time                                      0.199
---------------------------------------------   -------
End-of-path required time( ns )                 258.069

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   2.075
+ Data Path Delay                                           8.570
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            260.644

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.477         6.018  7       
n1084                                                     NET DELAY        2.075         8.093  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE           B0_TO_F0_DELAY   0.477         8.570  12      
n3083                                                     NET DELAY        2.075        10.645  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i5/SP   controller/v_count__i6/SP}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 72.6% (route), 27.4% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 3.968 ns 
Path Slack       : -2.575 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
- Setup Time                                      0.199
---------------------------------------------   -------
End-of-path required time( ns )                 258.069

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   2.075
+ Data Path Delay                                           8.570
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            260.644

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.477         6.018  7       
n1084                                                     NET DELAY        2.075         8.093  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE           B0_TO_F0_DELAY   0.477         8.570  12      
n3083                                                     NET DELAY        2.075        10.645  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]
----------------------------------------------------------------------
3 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : count_i1/Q
Path End         : count_i0/D
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)     0.000
+ Destination Clock Source Latency                               0.000
+ Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   2.075
+ Hold Time                                                     -0.000
------------------------------------------------------------   -------
End-of-path required time( ns )                                  2.075

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                         5.991
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
count_i1/CK->count_i1/Q                   SLICE           CLK_TO_Q0_DELAY  1.391         3.466  10      
count[1]                                                  NET DELAY        2.075         5.541  1       
i13_3_lut_4_lut_3_lut/B->i13_3_lut_4_lut_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450         5.991  1       
n19691                                                    NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : count_i1/Q
Path End         : count_i1/D
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)     0.000
+ Destination Clock Source Latency                               0.000
+ Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   2.075
+ Hold Time                                                     -0.000
------------------------------------------------------------   -------
End-of-path required time( ns )                                  2.075

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                         5.991
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
count_i1/CK->count_i1/Q                   SLICE           CLK_TO_Q0_DELAY  1.391         3.466  10      
count[1]                                                  NET DELAY        2.075         5.541  1       
i1_3_lut/B->i1_3_lut/Z                    SLICE           B0_TO_F0_DELAY   0.450         5.991  1       
n2241                                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : reset_c/D
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)     0.000
+ Destination Clock Source Latency                               0.000
+ Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   2.075
+ Hold Time                                                     -0.000
------------------------------------------------------------   -------
End-of-path required time( ns )                                  2.075

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                         5.991
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i1_4_lut_adj_230/D->i1_4_lut_adj_230/Z    SLICE           D0_TO_F0_DELAY   0.450         5.991  1       
n2243                                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
39 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : count_i1/Q
Path End         : Pas_Gen/pausa_c/D
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.766 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
+ Hold Time                                      -0.000
---------------------------------------------   -------
End-of-path required time( ns )                   4.300

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                         5.991
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
count_i1/CK->count_i1/Q                   SLICE           CLK_TO_Q0_DELAY  1.391         3.466  10      
count[1]                                                  NET DELAY        2.075         5.541  1       
i1_3_lut_4_lut/A->i1_3_lut_4_lut/Z        SLICE           A0_TO_F0_DELAY   0.450         5.991  1       
n2240                                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i7/SR   controller/v_count__i8/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.243 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
+ Hold Time                                       0.477
---------------------------------------------   -------
End-of-path required time( ns )                   3.823

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                         5.991
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.450         5.991  7       
n1084                                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/v_count__i0/SR
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.243 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
+ Hold Time                                       0.477
---------------------------------------------   -------
End-of-path required time( ns )                   3.823

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                         5.991
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.450         5.991  7       
n1084                                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i3/SR   controller/v_count__i4/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.243 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
+ Hold Time                                       0.477
---------------------------------------------   -------
End-of-path required time( ns )                   3.823

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                         5.991
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.450         5.991  7       
n1084                                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i5/SR   controller/v_count__i6/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.243 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
+ Hold Time                                       0.477
---------------------------------------------   -------
End-of-path required time( ns )                   3.823

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                         5.991
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.450         5.991  7       
n1084                                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/v_count__i9/SR
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.243 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
+ Hold Time                                       0.477
---------------------------------------------   -------
End-of-path required time( ns )                   3.823

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                         5.991
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.450         5.991  7       
n1084                                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i1/SR   controller/v_count__i2/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.243 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
+ Hold Time                                       0.477
---------------------------------------------   -------
End-of-path required time( ns )                   3.823

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                         5.991
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  3       
reset                                                     NET DELAY        2.075         5.541  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE           A0_TO_F0_DELAY   0.450         5.991  7       
n1084                                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/v_count__i0/Q
Path End         : controller/v_count__i0/D
Source Clock     : ClockK
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
+ Hold Time                                      -0.000
---------------------------------------------   -------
End-of-path required time( ns )                   4.300

  Source Clock Arrival Time (ClockK:R#1)    0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                   4.300
+ Data Path Delay                           5.991
----------------------------------------   ------
End-of-path arrival time( ns )             10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
controller/v_count__i0/CK->controller/v_count__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  2       
controller/y_count[0]                                     NET DELAY        2.075         7.766  1       
controller/add_26_add_5_1/B1->controller/add_26_add_5_1/S1
                                          SLICE           B1_TO_F1_DELAY   0.450         8.216  1       
controller/n57[0]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/h_count_646__i0/Q
Path End         : controller/h_count_646__i0/D
Source Clock     : ClockK
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
+ Hold Time                                      -0.000
---------------------------------------------   -------
End-of-path required time( ns )                   4.300

  Source Clock Arrival Time (ClockK:R#1)    0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                   4.300
+ Data Path Delay                           5.991
----------------------------------------   ------
End-of-path arrival time( ns )             10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
controller/h_count_646__i0/CK->controller/h_count_646__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  3       
controller/x_count[0]_2                                   NET DELAY        2.075         7.766  1       
controller/h_count_646_add_4_1/C1->controller/h_count_646_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
controller/n45[0]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/h_count_646__i1/Q
Path End         : controller/h_count_646__i1/D
Source Clock     : ClockK
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                    4.300
+ Hold Time                                      -0.000
---------------------------------------------   -------
End-of-path required time( ns )                   4.300

  Source Clock Arrival Time (ClockK:R#1)    0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                   4.300
+ Data Path Delay                           5.991
----------------------------------------   ------
End-of-path arrival time( ns )             10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{controller/h_count_646__i1/CK   controller/h_count_646__i2/CK}->controller/h_count_646__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  15      
x_count[1]                                                NET DELAY        2.075         7.766  1       
controller/h_count_646_add_4_3/C0->controller/h_count_646_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
controller/n45[1]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC           CLOCK LATENCY  0.000         0.000  4       
Clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  13      
ClockK                                                    NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

