// Seed: 3821021747
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign #1 id_2 = 1;
  wire id_3;
  tri1 id_4;
  wire id_5;
  assign id_2 = id_4;
  wire id_6;
  always @(*) $display;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(1 or posedge id_4) force id_5 = id_1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
