# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AsyncMemRegOut.srcs/sources_1/new/MyMemory.vhd" \
"../../../../AsyncMemRegOut.srcs/sources_1/new/MyRegister.vhd" \
"../../../../AsyncMemRegOut.srcs/sources_1/imports/Downloads/ff_d.vhd" \
"../../../../AsyncMemRegOut.srcs/sim_1/new/top_sim.vhd" \

# Do not sort compile order
nosort
