// Seed: 1267215869
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input tri id_2,
    output wor id_3,
    input uwire id_4,
    input supply0 id_5
);
endmodule
module module_1 #(
    parameter id_13 = 32'd51,
    parameter id_2  = 32'd37
) (
    input wand id_0,
    output tri id_1,
    input tri1 _id_2,
    output wand id_3,
    input uwire id_4,
    input supply1 id_5,
    output uwire id_6,
    input wand id_7,
    output tri1 id_8,
    input tri0 id_9,
    output supply1 id_10,
    output tri id_11
);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_7,
      id_11,
      id_7,
      id_9
  );
  assign modCall_1.id_5 = 0;
  wire _id_13;
  assign id_6 = !1;
  wire ["" !==  id_13 : id_2] id_14;
  wire id_15;
  ;
endmodule
