Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Apr 06 18:12:45 2021
| Host         : DESKTOP-V2DGADJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              27 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              46 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------+-------------------------------+------------------+----------------+
|       Clock Signal      |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------------+-------------------------------+------------------+----------------+
|  clk_BUFG               | sampled_pwm_input_i_1_n_0     | reset_IBUF                    |                1 |              1 |
|  clk_1000Hz             |                               | AUD_PWM_i_2_n_0               |                1 |              1 |
|  demo_clk/inst/clk_out1 |                               |                               |                1 |              1 |
|  clk_BUFG               |                               | reset_IBUF                    |                2 |              8 |
|  demo_clk/inst/clk_out1 | count_sound_1000Hz[0]_i_1_n_0 | count_sound_1000Hz[0]_i_3_n_0 |                4 |             14 |
|  demo_clk/inst/clk_out1 |                               | reset_IBUF                    |                6 |             18 |
|  clk_BUFG               | LED[15]_i_1_n_0               | reset_IBUF                    |                9 |             31 |
+-------------------------+-------------------------------+-------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 8      |                     1 |
| 14     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


