Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 07e84151221f436392559b5f527c28d0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot CPU_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "CPU_tb_time_impl.sdf", for root module "CPU_tb/CPU".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "CPU_tb_time_impl.sdf", for root module "CPU_tb/CPU".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.ALU
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Control
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.HILO
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.PC
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.PCNext
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD23
Compiling module xil_defaultlib.RAM32M_HD24
Compiling module xil_defaultlib.RAM32M_HD25
Compiling module xil_defaultlib.RAM32M_HD26
Compiling module xil_defaultlib.RAM32M_HD27
Compiling module xil_defaultlib.RAM32M_HD28
Compiling module xil_defaultlib.RAM32M_HD29
Compiling module xil_defaultlib.RAM32M_HD30
Compiling module xil_defaultlib.RAM32M_HD31
Compiling module xil_defaultlib.RAM32M_HD32
Compiling module xil_defaultlib.RAM32M_HD33
Compiling module xil_defaultlib.RegGroup
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_time_impl
