{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719181788925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719181788925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 23 19:29:48 2024 " "Processing started: Sun Jun 23 19:29:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719181788925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719181788925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoVGA -c ProyectoVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoVGA -c ProyectoVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719181788925 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719181790347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainVGA-Behave " "Found design unit 1: mainVGA-Behave" {  } { { "mainVGA.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/mainVGA.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719181792066 ""} { "Info" "ISGN_ENTITY_NAME" "1 mainVGA " "Found entity 1: mainVGA" {  } { { "mainVGA.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/mainVGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719181792066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719181792066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-uno " "Found design unit 1: clk_div-uno" {  } { { "clk_div.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/clk_div.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719181792081 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/clk_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719181792081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719181792081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB_data-Behavior " "Found design unit 1: RGB_data-Behavior" {  } { { "RGB_data.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/RGB_data.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719181792097 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB_data " "Found entity 1: RGB_data" {  } { { "RGB_data.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/RGB_data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719181792097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719181792097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_signal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_signal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC_signal-Behave " "Found design unit 1: SYNC_signal-Behave" {  } { { "SYNC_signal.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/SYNC_signal.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719181792113 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC_signal " "Found entity 1: SYNC_signal" {  } { { "SYNC_signal.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/SYNC_signal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719181792113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719181792113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainVGA " "Elaborating entity \"mainVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719181792316 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VGA_HS_signal mainVGA.vhd(103) " "VHDL Process Statement warning at mainVGA.vhd(103): signal \"VGA_HS_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainVGA.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/mainVGA.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1719181792347 "|mainVGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VGA_VS_signal mainVGA.vhd(104) " "VHDL Process Statement warning at mainVGA.vhd(104): signal \"VGA_VS_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainVGA.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/mainVGA.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1719181792347 "|mainVGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VGA_BLANK_HS_signal mainVGA.vhd(105) " "VHDL Process Statement warning at mainVGA.vhd(105): signal \"VGA_BLANK_HS_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainVGA.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/mainVGA.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1719181792347 "|mainVGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VGA_BLANK_VS_signal mainVGA.vhd(106) " "VHDL Process Statement warning at mainVGA.vhd(106): signal \"VGA_BLANK_VS_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainVGA.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/mainVGA.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1719181792347 "|mainVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clockdiv " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clockdiv\"" {  } { { "mainVGA.vhd" "clockdiv" { Text "C:/Users/marco/Desktop/ProyectoVGA/mainVGA.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719181792472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC_signal SYNC_signal:VGAHS " "Elaborating entity \"SYNC_signal\" for hierarchy \"SYNC_signal:VGAHS\"" {  } { { "mainVGA.vhd" "VGAHS" { Text "C:/Users/marco/Desktop/ProyectoVGA/mainVGA.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719181792503 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable_in SYNC_signal.vhd(62) " "VHDL Process Statement warning at SYNC_signal.vhd(62): signal \"enable_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC_signal.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/SYNC_signal.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1719181792566 "|mainVGA|SYNC_signal:VGAHS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC_signal SYNC_signal:VGAVS " "Elaborating entity \"SYNC_signal\" for hierarchy \"SYNC_signal:VGAVS\"" {  } { { "mainVGA.vhd" "VGAVS" { Text "C:/Users/marco/Desktop/ProyectoVGA/mainVGA.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719181792566 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable_in SYNC_signal.vhd(62) " "VHDL Process Statement warning at SYNC_signal.vhd(62): signal \"enable_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC_signal.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/SYNC_signal.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1719181792581 "|mainVGA|SYNC_signal:VGAVS"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "mainVGA.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/mainVGA.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719181794284 "|mainVGA|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1719181794284 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC_signal:VGAHS\|cnt\[0\] Low " "Register SYNC_signal:VGAHS\|cnt\[0\] will power up to Low" {  } { { "SYNC_signal.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/SYNC_signal.vhd" 162 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1719181794316 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC_signal:VGAHS\|cnt\[31\] Low " "Register SYNC_signal:VGAHS\|cnt\[31\] will power up to Low" {  } { { "SYNC_signal.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/SYNC_signal.vhd" 162 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1719181794316 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC_signal:VGAVS\|cnt\[0\] Low " "Register SYNC_signal:VGAVS\|cnt\[0\] will power up to Low" {  } { { "SYNC_signal.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/SYNC_signal.vhd" 162 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1719181794316 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC_signal:VGAVS\|cnt\[31\] Low " "Register SYNC_signal:VGAVS\|cnt\[31\] will power up to Low" {  } { { "SYNC_signal.vhd" "" { Text "C:/Users/marco/Desktop/ProyectoVGA/SYNC_signal.vhd" 162 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1719181794316 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1719181794316 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1719181795206 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719181795206 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719181795441 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719181795441 ""} { "Info" "ICUT_CUT_TM_LCELLS" "198 " "Implemented 198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719181795441 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719181795441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719181795519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 23 19:29:55 2024 " "Processing ended: Sun Jun 23 19:29:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719181795519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719181795519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719181795519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719181795519 ""}
