INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_2_3/lab6_2_3.srcs/sim_1/imports/lab6/GenerateClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenerateClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_2_3/lab6_2_3.srcs/sources_1/new/Reduce_Counter_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reduce_Counter_4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_2_3/lab6_2_3.srcs/sim_1/new/Reduce_Counter_4bits_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reduce_Counter_4bits_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_2_3/lab6_2_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
