-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity classify is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_V_ce0 : OUT STD_LOGIC;
    x_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of classify is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "classify,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.724187,HLS_SYN_LAT=658193,HLS_SYN_TPT=none,HLS_SYN_MEM=513,HLS_SYN_DSP=1,HLS_SYN_FF=1007,HLS_SYN_LUT=2408,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_D46C91 : STD_LOGIC_VECTOR (31 downto 0) := "00000000110101000110110010010001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv17_310 : STD_LOGIC_VECTOR (16 downto 0) := "00000001100010000";
    constant ap_const_lv8_A5 : STD_LOGIC_VECTOR (7 downto 0) := "10100101";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv30_3FFFD200 : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111101001000000000";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv11_7F0 : STD_LOGIC_VECTOR (10 downto 0) := "11111110000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal svs_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal svs_ce0 : STD_LOGIC;
    signal svs_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal Iteration_Schedule_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Iteration_Schedule_ce0 : STD_LOGIC;
    signal Iteration_Schedule_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal ATANH_LUT_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal ATANH_LUT_V_ce0 : STD_LOGIC;
    signal ATANH_LUT_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphas_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal alphas_V_ce0 : STD_LOGIC;
    signal alphas_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal next_mul_fu_312_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal next_mul_reg_944 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_1_fu_324_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_1_reg_952 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_330_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_s_reg_957 : STD_LOGIC_VECTOR (29 downto 0);
    signal exitcond1_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_962 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_fu_352_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_1_reg_970 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal exitcond_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Z_V_cast_fu_420_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal isneg_fu_432_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_reg_990 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal man_V_2_fu_476_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_2_reg_995 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_5_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1000 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1006 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_fu_524_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_reg_1012 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_1018 : STD_LOGIC_VECTOR (0 downto 0);
    signal xi_V_fu_538_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xi_V_reg_1024 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_reg_1030 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_6_reg_1035 : STD_LOGIC_VECTOR (7 downto 0);
    signal sh_amt_cast_fu_552_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_amt_cast_reg_1040 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal sel_tmp5_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_reg_1045 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_1050 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel1_fu_644_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal newSel1_reg_1055 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_cond2_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_reg_1060 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_fu_702_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_reg_1065 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal l2Squared_fixed_V_fu_728_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal n_fu_740_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal n_reg_1078 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal exitcond_i_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_reg_1098 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal z_nonneg_fu_757_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_nonneg_reg_1103 : STD_LOGIC_VECTOR (0 downto 0);
    signal Z_V_1_fu_781_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal Z_V_1_reg_1109 : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_V_fu_828_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal X_V_fu_835_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal alphas_V_load_reg_1124 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal tmp_31_reg_1129 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal sum_V_fu_885_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_fu_309_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal dp_1_reg_1144 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal p_Val2_s_reg_205 : STD_LOGIC_VECTOR (29 downto 0);
    signal i_reg_217 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_mul_reg_229 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_10_reg_241 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_reg_253 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_14_reg_264 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_9_reg_274 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_7_reg_286 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_i_reg_298 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_7_fu_364_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_fu_369_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_i_fu_746_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_752_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_309_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_cast_fu_342_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_9_fu_358_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_2_fu_378_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_shl_fu_382_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_neg_fu_390_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_fu_374_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_2_fu_396_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_3_fu_402_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal Z_V_fu_412_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ireg_V_fu_424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_V_fu_440_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_20_fu_454_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_4_fu_458_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_s_fu_466_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_1_fu_470_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_10_fu_428_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_8_fu_450_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_490_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_24_fu_496_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_11_fu_512_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_fu_518_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_15_fu_565_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_16_fu_569_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sel_tmp1_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_demorgan_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_demorgan_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp3_fu_560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xi_V_1_fu_574_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp2_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_670_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_673_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_678_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xi_fu_663_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal newSel_fu_682_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal newSel2_fu_689_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_fu_695_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_fu_710_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_fu_707_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_710_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_fu_710_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_fu_716_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_30_cast_fu_724_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Val2_15_cast_fu_765_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Zn_V_fu_769_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Zn_V_1_fu_775_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_3_cast_fu_789_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_fu_792_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_fu_798_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Yn_V_fu_810_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Yn_V_1_fu_822_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Xn_V_fu_804_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Xn_V_1_fu_816_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_846_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_29_fu_842_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_2_i_fu_850_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_22_fu_856_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_5_fu_937_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_6_cast_cast_fu_882_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal res_V_1_fu_895_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_V_fu_898_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal exp_V_2_fu_908_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_2_fu_914_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal dp_fu_926_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_5_fu_937_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_5_fu_937_p00 : STD_LOGIC_VECTOR (22 downto 0);

    component classify_sitodp_3dEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component classify_mul_mul_eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component classify_svs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component classify_Iteratiobkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component classify_ATANH_LUcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component classify_alphas_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    svs_U : component classify_svs
    generic map (
        DataWidth => 64,
        AddressRange => 129360,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => svs_address0,
        ce0 => svs_ce0,
        q0 => svs_q0);

    Iteration_Schedule_U : component classify_Iteratiobkb
    generic map (
        DataWidth => 5,
        AddressRange => 21,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Iteration_Schedule_address0,
        ce0 => Iteration_Schedule_ce0,
        q0 => Iteration_Schedule_q0);

    ATANH_LUT_V_U : component classify_ATANH_LUcud
    generic map (
        DataWidth => 24,
        AddressRange => 21,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ATANH_LUT_V_address0,
        ce0 => ATANH_LUT_V_ce0,
        q0 => ATANH_LUT_V_q0);

    alphas_V_U : component classify_alphas_V
    generic map (
        DataWidth => 8,
        AddressRange => 165,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => alphas_V_address0,
        ce0 => alphas_V_ce0,
        q0 => alphas_V_q0);

    classify_sitodp_3dEe_U1 : component classify_sitodp_3dEe
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_309_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_309_p1);

    classify_mul_mul_eOg_U2 : component classify_mul_mul_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 8,
        dout_WIDTH => 23)
    port map (
        din0 => p_Val2_5_fu_937_p0,
        din1 => alphas_V_load_reg_1124,
        dout => p_Val2_5_fu_937_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_reg_217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                i_reg_217 <= i_1_reg_952;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_217 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    j_reg_253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_318_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_reg_253 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                j_reg_253 <= j_1_reg_970;
            end if; 
        end if;
    end process;

    n_i_reg_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                n_i_reg_298 <= n_reg_1078;
            elsif (((exitcond_fu_346_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                n_i_reg_298 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    p_Val2_10_reg_241_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_318_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_Val2_10_reg_241 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_Val2_10_reg_241 <= l2Squared_fixed_V_fu_728_p2;
            end if; 
        end if;
    end process;

    p_Val2_14_reg_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                p_Val2_14_reg_264 <= Z_V_1_reg_1109;
            elsif (((exitcond_fu_346_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_Val2_14_reg_264 <= Z_V_cast_fu_420_p1;
            end if; 
        end if;
    end process;

    p_Val2_7_reg_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                p_Val2_7_reg_286 <= X_V_fu_835_p3;
            elsif (((exitcond_fu_346_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_Val2_7_reg_286 <= ap_const_lv32_D46C91;
            end if; 
        end if;
    end process;

    p_Val2_9_reg_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                p_Val2_9_reg_274 <= Y_V_fu_828_p3;
            elsif (((exitcond_fu_346_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_Val2_9_reg_274 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_205_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                p_Val2_s_reg_205 <= sum_V_fu_885_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_205 <= ap_const_lv30_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_229_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                phi_mul_reg_229 <= next_mul_reg_944;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_reg_229 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                Z_V_1_reg_1109 <= Z_V_1_fu_781_p3;
                i_2_reg_1098 <= Iteration_Schedule_q0;
                z_nonneg_reg_1103 <= p_Val2_14_reg_264(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                alphas_V_load_reg_1124 <= alphas_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                dp_1_reg_1144 <= grp_fu_309_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_1_reg_952 <= i_1_fu_324_p2;
                next_mul_reg_944 <= next_mul_fu_312_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                icmp_reg_1006 <= icmp_fu_506_p2;
                isneg_reg_990 <= ireg_V_fu_424_p1(63 downto 63);
                man_V_2_reg_995 <= man_V_2_fu_476_p3;
                p_Val2_6_reg_1035 <= x_V_q0;
                sh_amt_reg_1012 <= sh_amt_fu_524_p3;
                tmp_13_reg_1018 <= tmp_13_fu_532_p2;
                tmp_26_reg_1030 <= sh_amt_fu_524_p3(11 downto 3);
                tmp_5_reg_1000 <= tmp_5_fu_484_p2;
                xi_V_reg_1024 <= xi_V_fu_538_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                j_1_reg_970 <= j_1_fu_352_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                n_reg_1078 <= n_fu_740_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                newSel1_reg_1055 <= newSel1_fu_644_p3;
                or_cond2_reg_1060 <= or_cond2_fu_657_p2;
                or_cond_reg_1050 <= or_cond_fu_638_p2;
                sel_tmp5_reg_1045 <= sel_tmp5_fu_632_p2;
                sh_amt_cast_reg_1040 <= sh_amt_cast_fu_552_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                p_Val2_8_reg_1065 <= p_Val2_8_fu_702_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_318_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_1_reg_962 <= tmp_1_fu_336_p2;
                tmp_s_reg_957 <= tmp_s_fu_330_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                tmp_31_reg_1129 <= p_Val2_5_fu_937_p2(22 downto 1);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond1_fu_318_p2, ap_CS_fsm_state3, exitcond_fu_346_p2, ap_CS_fsm_state8, exitcond_i_fu_734_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond1_fu_318_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond_fu_346_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state8 => 
                if (((exitcond_i_fu_734_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ATANH_LUT_V_address0 <= tmp_8_i_fu_746_p1(5 - 1 downto 0);

    ATANH_LUT_V_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ATANH_LUT_V_ce0 <= ap_const_logic_1;
        else 
            ATANH_LUT_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    F2_fu_490_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_8_fu_450_p1));
    Iteration_Schedule_address0 <= tmp_8_i_fu_746_p1(5 - 1 downto 0);

    Iteration_Schedule_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Iteration_Schedule_ce0 <= ap_const_logic_1;
        else 
            Iteration_Schedule_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        OP1_V_fu_707_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_8_reg_1065),16));

    X_V_fu_835_p3 <= 
        Xn_V_fu_804_p2 when (z_nonneg_reg_1103(0) = '1') else 
        Xn_V_1_fu_816_p2;
    Xn_V_1_fu_816_p2 <= std_logic_vector(unsigned(p_Val2_7_reg_286) + unsigned(r_V_2_fu_792_p2));
    Xn_V_fu_804_p2 <= std_logic_vector(unsigned(p_Val2_7_reg_286) - unsigned(r_V_2_fu_792_p2));
    Y_V_fu_828_p3 <= 
        Yn_V_fu_810_p2 when (z_nonneg_reg_1103(0) = '1') else 
        Yn_V_1_fu_822_p2;
    Yn_V_1_fu_822_p2 <= std_logic_vector(unsigned(p_Val2_9_reg_274) + unsigned(r_V_3_fu_798_p2));
    Yn_V_fu_810_p2 <= std_logic_vector(unsigned(p_Val2_9_reg_274) - unsigned(r_V_3_fu_798_p2));
    Z_V_1_fu_781_p3 <= 
        Zn_V_fu_769_p2 when (z_nonneg_fu_757_p3(0) = '1') else 
        Zn_V_1_fu_775_p2;
        Z_V_cast_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(Z_V_fu_412_p3),32));

    Z_V_fu_412_p3 <= (tmp_3_fu_402_p4 & ap_const_lv12_0);
    Zn_V_1_fu_775_p2 <= std_logic_vector(unsigned(p_Val2_14_reg_264) - unsigned(p_Val2_15_cast_fu_765_p1));
    Zn_V_fu_769_p2 <= std_logic_vector(unsigned(p_Val2_15_cast_fu_765_p1) + unsigned(p_Val2_14_reg_264));
    alphas_V_address0 <= tmp_6_fu_752_p1(8 - 1 downto 0);

    alphas_V_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            alphas_V_ce0 <= ap_const_logic_1;
        else 
            alphas_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        ap_const_lv64_0 when (tmp_1_reg_962(0) = '1') else 
        dp_fu_926_p1;
    dp_fu_926_p1 <= p_Result_2_fu_914_p5;
    exitcond1_fu_318_p2 <= "1" when (i_reg_217 = ap_const_lv8_A5) else "0";
    exitcond_fu_346_p2 <= "1" when (j_reg_253 = ap_const_lv10_310) else "0";
    exitcond_i_fu_734_p2 <= "1" when (n_i_reg_298 = ap_const_lv5_15) else "0";
    exp_V_2_fu_908_p2 <= std_logic_vector(unsigned(exp_V_fu_898_p4) + unsigned(ap_const_lv11_7F0));
    exp_V_fu_898_p4 <= res_V_1_fu_895_p1(62 downto 52);
    exp_tmp_V_fu_440_p4 <= ireg_V_fu_424_p1(62 downto 52);
        grp_fu_309_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_reg_957),32));

    i_1_fu_324_p2 <= std_logic_vector(unsigned(i_reg_217) + unsigned(ap_const_lv8_1));
    i_3_cast_fu_789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_reg_1098),32));
    icmp3_fu_560_p2 <= "1" when (tmp_26_reg_1030 = ap_const_lv9_0) else "0";
    icmp_fu_506_p2 <= "1" when (signed(tmp_24_fu_496_p4) > signed(ap_const_lv11_0)) else "0";
    ireg_V_fu_424_p1 <= svs_q0;
    isneg_fu_432_p3 <= ireg_V_fu_424_p1(63 downto 63);
    j_1_fu_352_p2 <= std_logic_vector(unsigned(j_reg_253) + unsigned(ap_const_lv10_1));
    j_cast_fu_342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_253),17));
    l2Squared_fixed_V_fu_728_p2 <= std_logic_vector(unsigned(p_Val2_10_reg_241) + unsigned(tmp_30_cast_fu_724_p1));
    man_V_1_fu_470_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_s_fu_466_p1));
    man_V_2_fu_476_p3 <= 
        man_V_1_fu_470_p2 when (isneg_fu_432_p3(0) = '1') else 
        p_Result_s_fu_466_p1;
    n_fu_740_p2 <= std_logic_vector(unsigned(n_i_reg_298) + unsigned(ap_const_lv5_1));
    newSel1_fu_644_p3 <= 
        xi_V_1_fu_574_p1 when (sel_tmp8_fu_603_p2(0) = '1') else 
        xi_V_reg_1024;
    newSel2_fu_689_p3 <= 
        newSel_fu_682_p3 when (or_cond_reg_1050(0) = '1') else 
        newSel1_reg_1055;
    newSel_fu_682_p3 <= 
        tmp_28_fu_678_p1 when (sel_tmp5_reg_1045(0) = '1') else 
        xi_fu_663_p3;
    next_mul_fu_312_p2 <= std_logic_vector(unsigned(phi_mul_reg_229) + unsigned(ap_const_lv17_310));
    or_cond1_fu_651_p2 <= (sel_tmp8_fu_603_p2 or sel_tmp2_fu_583_p2);
    or_cond2_fu_657_p2 <= (or_cond_fu_638_p2 or or_cond1_fu_651_p2);
    or_cond_fu_638_p2 <= (sel_tmp5_fu_632_p2 or sel_tmp3_fu_615_p2);
    p_Result_2_fu_914_p5 <= (res_V_1_fu_895_p1(63 downto 63) & exp_V_2_fu_908_p2 & res_V_1_fu_895_p1(51 downto 0));
    p_Result_s_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_458_p3),54));
    p_Val2_15_cast_fu_765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ATANH_LUT_V_q0),32));
    p_Val2_2_fu_396_p2 <= std_logic_vector(unsigned(p_neg_fu_390_p2) - unsigned(tmp_fu_374_p1));
    p_Val2_2_i_fu_850_p2 <= std_logic_vector(unsigned(tmp_30_fu_846_p1) + unsigned(tmp_29_fu_842_p1));
    p_Val2_4_fu_695_p3 <= 
        newSel2_fu_689_p3 when (or_cond2_reg_1060(0) = '1') else 
        ap_const_lv8_0;
    p_Val2_5_fu_937_p0 <= p_Val2_5_fu_937_p00(15 - 1 downto 0);
    p_Val2_5_fu_937_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_856_p4),23));
        p_Val2_6_cast_cast_fu_882_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_31_reg_1129),30));

    p_Val2_8_fu_702_p2 <= std_logic_vector(unsigned(p_Val2_4_fu_695_p3) - unsigned(p_Val2_6_reg_1035));
    p_neg_fu_390_p2 <= std_logic_vector(unsigned(ap_const_lv24_0) - unsigned(p_shl_fu_382_p3));
    p_shl_fu_382_p3 <= (tmp_2_fu_378_p1 & ap_const_lv2_0);
    r_V_2_fu_792_p2 <= std_logic_vector(shift_right(signed(p_Val2_9_reg_274),to_integer(unsigned('0' & i_3_cast_fu_789_p1(31-1 downto 0)))));
    r_V_3_fu_798_p2 <= std_logic_vector(shift_right(signed(p_Val2_7_reg_286),to_integer(unsigned('0' & i_3_cast_fu_789_p1(31-1 downto 0)))));
    r_V_fu_710_p0 <= OP1_V_fu_707_p1(8 - 1 downto 0);
    r_V_fu_710_p1 <= OP1_V_fu_707_p1(8 - 1 downto 0);
    r_V_fu_710_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_fu_710_p0) * signed(r_V_fu_710_p1))), 16));
    res_V_1_fu_895_p1 <= dp_1_reg_1144;
    sel_tmp1_fu_578_p2 <= (tmp_5_reg_1000 xor ap_const_lv1_1);
    sel_tmp21_demorgan_fu_621_p2 <= (sel_tmp6_demorgan_fu_588_p2 or icmp_reg_1006);
    sel_tmp2_fu_583_p2 <= (tmp_13_reg_1018 and sel_tmp1_fu_578_p2);
    sel_tmp3_fu_615_p2 <= (sel_tmp_fu_609_p2 and sel_tmp7_fu_598_p2);
    sel_tmp4_fu_626_p2 <= (sel_tmp21_demorgan_fu_621_p2 xor ap_const_lv1_1);
    sel_tmp5_fu_632_p2 <= (sel_tmp4_fu_626_p2 and icmp3_fu_560_p2);
    sel_tmp6_demorgan_fu_588_p2 <= (tmp_5_reg_1000 or tmp_13_reg_1018);
    sel_tmp6_fu_592_p2 <= (sel_tmp6_demorgan_fu_588_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_598_p2 <= (sel_tmp6_fu_592_p2 and icmp_reg_1006);
    sel_tmp8_fu_603_p2 <= (tmp_14_fu_555_p2 and sel_tmp7_fu_598_p2);
    sel_tmp_fu_609_p2 <= (tmp_14_fu_555_p2 xor ap_const_lv1_1);
        sh_amt_cast_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_reg_1012),32));

    sh_amt_fu_524_p3 <= 
        tmp_11_fu_512_p2 when (icmp_fu_506_p2(0) = '1') else 
        tmp_12_fu_518_p2;
    sum_V_fu_885_p2 <= std_logic_vector(signed(p_Val2_6_cast_cast_fu_882_p1) + signed(p_Val2_s_reg_205));
    svs_address0 <= tmp_7_fu_364_p1(17 - 1 downto 0);

    svs_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            svs_ce0 <= ap_const_logic_1;
        else 
            svs_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_fu_428_p1 <= ireg_V_fu_424_p1(63 - 1 downto 0);
    tmp_11_fu_512_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(F2_fu_490_p2));
    tmp_12_fu_518_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(F2_fu_490_p2));
    tmp_13_fu_532_p2 <= "1" when (F2_fu_490_p2 = ap_const_lv12_1) else "0";
    tmp_14_fu_555_p2 <= "1" when (unsigned(sh_amt_reg_1012) < unsigned(ap_const_lv12_36)) else "0";
    tmp_15_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_amt_cast_fu_552_p1),54));
    tmp_16_fu_569_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_995),to_integer(unsigned('0' & tmp_15_fu_565_p1(31-1 downto 0)))));
        tmp_17_fu_670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xi_V_reg_1024),32));

    tmp_18_fu_673_p2 <= std_logic_vector(shift_left(unsigned(tmp_17_fu_670_p1),to_integer(unsigned('0' & sh_amt_cast_reg_1040(31-1 downto 0)))));
    tmp_19_fu_369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_253),64));
    tmp_1_fu_336_p2 <= "1" when (tmp_s_fu_330_p2 = ap_const_lv30_0) else "0";
    tmp_20_fu_454_p1 <= ireg_V_fu_424_p1(52 - 1 downto 0);
    tmp_21_fu_716_p3 <= (r_V_fu_710_p2 & ap_const_lv6_0);
    tmp_22_fu_856_p4 <= p_Val2_2_i_fu_850_p2(24 downto 10);
    tmp_24_fu_496_p4 <= F2_fu_490_p2(11 downto 1);
    tmp_28_fu_678_p1 <= tmp_18_fu_673_p2(8 - 1 downto 0);
    tmp_29_fu_842_p1 <= p_Val2_9_reg_274(25 - 1 downto 0);
    tmp_2_fu_378_p1 <= p_Val2_10_reg_241(22 - 1 downto 0);
        tmp_30_cast_fu_724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_21_fu_716_p3),31));

    tmp_30_fu_846_p1 <= p_Val2_7_reg_286(25 - 1 downto 0);
    tmp_3_fu_402_p4 <= p_Val2_2_fu_396_p2(23 downto 8);
    tmp_4_fu_458_p3 <= (ap_const_lv1_1 & tmp_20_fu_454_p1);
    tmp_5_fu_484_p2 <= "1" when (tmp_10_fu_428_p1 = ap_const_lv63_0) else "0";
    tmp_6_fu_752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_217),64));
    tmp_7_fu_364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_358_p2),64));
    tmp_8_fu_450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_V_fu_440_p4),12));
    tmp_8_i_fu_746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_i_reg_298),64));
    tmp_9_fu_358_p2 <= std_logic_vector(unsigned(j_cast_fu_342_p1) + unsigned(phi_mul_reg_229));
    tmp_fu_374_p1 <= p_Val2_10_reg_241(24 - 1 downto 0);
    tmp_s_fu_330_p2 <= std_logic_vector(unsigned(p_Val2_s_reg_205) + unsigned(ap_const_lv30_3FFFD200));
    x_V_address0 <= tmp_19_fu_369_p1(10 - 1 downto 0);

    x_V_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            x_V_ce0 <= ap_const_logic_1;
        else 
            x_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    xi_V_1_fu_574_p1 <= tmp_16_fu_569_p2(8 - 1 downto 0);
    xi_V_fu_538_p1 <= man_V_2_fu_476_p3(8 - 1 downto 0);
    xi_fu_663_p3 <= 
        ap_const_lv8_FF when (isneg_reg_990(0) = '1') else 
        ap_const_lv8_0;
    z_nonneg_fu_757_p3 <= p_Val2_14_reg_264(31 downto 31);
end behav;
