
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1718122                       # Simulator instruction rate (inst/s)
host_mem_usage                              201485060                       # Number of bytes of host memory used
host_op_rate                                  1913977                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1622.80                       # Real time elapsed on the host
host_tick_rate                              659883302                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2788173604                       # Number of instructions simulated
sim_ops                                    3106007774                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860736513                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2225771                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4451520                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 117740048                       # Number of branches fetched
system.switch_cpus.committedInsts           788173603                       # Number of instructions committed
system.switch_cpus.committedOps             878061299                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2568011357                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2568011357                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    226750221                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    221997946                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    100506570                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             9545536                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     751249445                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            751249445                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1191146397                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    694278592                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           186232068                       # Number of load instructions
system.switch_cpus.num_mem_refs             261396356                       # number of memory refs
system.switch_cpus.num_store_insts           75164288                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      78667566                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             78667566                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    102858203                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     62282804                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         533882752     60.80%     60.80% # Class of executed instruction
system.switch_cpus.op_class::IntMult         30894436      3.52%     64.32% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            593986      0.07%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         9875368      1.12%     65.51% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         6534447      0.74%     66.26% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         2688632      0.31%     66.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        8910521      1.01%     67.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     10721753      1.22%     68.80% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1499848      0.17%     68.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       10469229      1.19%     70.16% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           594007      0.07%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::MemRead        186232068     21.21%     91.44% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        75164288      8.56%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          878061335                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           24                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2283103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2275962                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4566206                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2275986                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2191207                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       429831                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1795916                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34566                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34566                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2191207                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3352841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3324452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6677293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6677293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    170882688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    169034624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    339917312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               339917312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2225773                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2225773    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2225773                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5050373283                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4975677192                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20981019326                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2243021                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       916210                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4077589                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40082                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2243021                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6849309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6849309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    354493696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              354493696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2710696                       # Total snoops (count)
system.tol2bus.snoopTraffic                  55018368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4993799                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.455772                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.498050                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2717789     54.42%     54.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2275986     45.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     24      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4993799                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2715388074                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4760269755                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    143055104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         143055104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     27827584                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       27827584                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1117618                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1117618                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       217403                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            217403                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    133588896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            133588896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      25986184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            25986184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      25986184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    133588896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           159575080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    434699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2215166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000786538186                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        24409                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        24409                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3812311                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            410538                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1117618                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    217403                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2235236                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  434806                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 20070                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  107                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            71747                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            76961                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            67406                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            63005                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            67798                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            55974                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            68691                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           557181                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            96616                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           183950                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          270901                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          244353                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          137477                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          110486                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           73002                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           69618                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            25753                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            16876                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            12959                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            14268                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            12918                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            13908                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            18030                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            16438                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            12842                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            38982                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          110172                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           44731                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           27989                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           35992                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           14691                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           18129                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 37944717921                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               11075830000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            79479080421                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17129.51                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35879.51                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1501673                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 273711                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                67.79                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               62.97                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2235236                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              434806                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1108013                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1107153                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 21720                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 22025                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 24409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 24435                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 24422                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 24412                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 24411                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 24412                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 24411                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 24411                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 24410                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 24410                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 24410                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 24409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 24409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 24409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 24409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 24409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   341                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       874457                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   193.937074                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   160.497956                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   162.459862                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        27234      3.11%      3.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       657341     75.17%     78.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        83886      9.59%     87.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        33458      3.83%     91.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        23883      2.73%     94.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        22191      2.54%     96.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        16601      1.90%     98.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         5383      0.62%     99.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         4480      0.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       874457                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        24409                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     90.749150                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    86.826571                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    26.533768                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23            5      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31           48      0.20%      0.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          191      0.78%      1.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47          528      2.16%      3.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         1041      4.26%      7.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         1673      6.85%     14.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         2345      9.61%     23.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         2804     11.49%     35.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         2973     12.18%     47.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         2917     11.95%     59.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         2648     10.85%     70.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         2078      8.51%     78.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         1631      6.68%     85.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         1235      5.06%     90.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          847      3.47%     94.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          544      2.23%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          377      1.54%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159          235      0.96%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167          132      0.54%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175           65      0.27%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183           41      0.17%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191           21      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199           15      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207           11      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-215            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::216-223            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-231            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        24409                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        24409                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.808104                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.796682                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.620354                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2381      9.75%      9.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             309      1.27%     11.02% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           21368     87.54%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             315      1.29%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              36      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        24409                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             141770624                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1284480                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               27819392                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              143055104                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            27827584                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      132.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       25.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   133.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    25.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.24                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.03                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070856989124                       # Total gap between requests
system.mem_ctrls0.avgGap                    802127.45                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    141770624                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     27819392                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 132389412.708922237158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 25978533.950723737478                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2235236                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       434806                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  79479080421                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24763098214433                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35557.36                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  56952061.87                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   67.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3660406680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1945548495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8470917420                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1584416160                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    376370700180                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     94265492160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      570830149575                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       533.057316                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 241586449666                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 793515966847                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2583237720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1373015820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         7345367820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         684603000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    351388797180                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    115301177280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      563208867300                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       525.940347                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 296422820185                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 738679596328                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    141843840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         141843840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     27190784                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       27190784                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1108155                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1108155                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       212428                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            212428                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    132457784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            132457784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      25391522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            25391522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      25391522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    132457784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           157849306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    424732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2198844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000806789408                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        23859                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        23859                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3782681                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            401158                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1108155                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    212428                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2216310                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  424856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 17466                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  124                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            88033                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            76919                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            53526                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            55105                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            58393                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            58756                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            55704                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           569684                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           103780                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           178304                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          264468                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          246307                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          146508                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           93478                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           80966                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           68913                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            25848                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            17044                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            12968                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            14206                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            12722                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            14288                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            18052                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            16314                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            12932                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            25325                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          112280                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           44745                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           28464                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           36869                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           14586                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           18066                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 36940766048                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               10994220000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            78169091048                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16800.08                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35550.08                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1507959                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 267387                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                68.58                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               62.95                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2216310                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              424856                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1099770                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1099074                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 21123                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 21445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 23831                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 23882                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 23873                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 23864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 23860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 23861                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 23861                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 23860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 23859                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 23859                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 23860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 23860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 23859                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 23859                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 23859                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 23859                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       848204                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   197.955926                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   162.156002                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   169.578041                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        26819      3.16%      3.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       632841     74.61%     77.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        79906      9.42%     87.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        32667      3.85%     91.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        23742      2.80%     93.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        23981      2.83%     96.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        16534      1.95%     98.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         5987      0.71%     99.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         5727      0.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       848204                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        23859                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     92.158263                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    88.168838                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    26.867810                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23            6      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31           40      0.17%      0.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          181      0.76%      0.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47          486      2.04%      2.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55          987      4.14%      7.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         1515      6.35%     13.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         2113      8.86%     22.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2575     10.79%     33.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         2898     12.15%     45.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         2875     12.05%     57.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         2538     10.64%     67.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         2182      9.15%     77.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         1734      7.27%     84.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         1283      5.38%     89.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          920      3.86%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          589      2.47%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          352      1.48%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159          269      1.13%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167          137      0.57%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175           83      0.35%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183           36      0.15%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191           23      0.10%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199           19      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207            8      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-215            6      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::216-223            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::232-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        23859                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        23859                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.800788                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.788962                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.631293                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2418     10.13%     10.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             317      1.33%     11.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           20757     87.00%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             334      1.40%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              33      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        23859                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             140726016                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1117824                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               27181376                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              141843840                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            27190784                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      131.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       25.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   132.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    25.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.03                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070856024603                       # Total gap between requests
system.mem_ctrls1.avgGap                    810896.42                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    140726016                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     27181376                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 131413928.255732268095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 25382736.590482905507                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2216310                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       424856                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  78169091048                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24755543250131                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35269.93                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  58268079.66                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   67.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3613789620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1920770940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8444649360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1530853740                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    376373344980                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     94261558080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      570677635200                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       532.914893                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 241601273698                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 793501142815                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2442408360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1298163240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         7255096800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         686127240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    341502303360                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    123628224000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      561344991480                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       524.199807                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 318136226057                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 716966190456                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        57330                       # number of demand (read+write) hits
system.l2.demand_hits::total                    57330                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        57330                       # number of overall hits
system.l2.overall_hits::total                   57330                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2225773                       # number of demand (read+write) misses
system.l2.demand_misses::total                2225773                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2225773                       # number of overall misses
system.l2.overall_misses::total               2225773                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 191622698118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     191622698118                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 191622698118                       # number of overall miss cycles
system.l2.overall_miss_latency::total    191622698118                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2283103                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2283103                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2283103                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2283103                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.974889                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.974889                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.974889                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.974889                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86092.651011                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86092.651011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86092.651011                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86092.651011                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              429831                       # number of writebacks
system.l2.writebacks::total                    429831                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2225773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2225773                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2225773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2225773                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 172592714336                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 172592714336                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 172592714336                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 172592714336                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.974889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.974889                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.974889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.974889                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77542.819657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77542.819657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77542.819657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77542.819657                       # average overall mshr miss latency
system.l2.replacements                        2710696                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       486379                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           486379                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       486379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       486379                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1791037                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1791037                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5516                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5516                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        34566                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34566                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3044322261                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3044322261                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        40082                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40082                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.862382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.862382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88072.737980                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88072.737980                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        34566                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34566                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2748821921                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2748821921                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.862382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.862382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79523.865099                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79523.865099                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        51814                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             51814                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2191207                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2191207                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 188578375857                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 188578375857                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2243021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2243021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.976900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.976900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86061.415401                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86061.415401                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2191207                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2191207                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 169843892415                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 169843892415                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.976900                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.976900                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77511.568928                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77511.568928                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     2775275                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2710824                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.023775                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.209105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.003223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   103.787672                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.189134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.810841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  75769608                       # Number of tag accesses
system.l2.tags.data_accesses                 75769608                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139263487                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860736513                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204366                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    788173640                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2788378006                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204366                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    788173640                       # number of overall hits
system.cpu.icache.overall_hits::total      2788378006                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            872                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          872                       # number of overall misses
system.cpu.icache.overall_misses::total           872                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    788173640                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2788378878                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    788173640                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2788378878                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204366                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    788173640                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2788378006                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           872                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    788173640                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2788378878                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.935379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2788378878                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               872                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3197682.199541                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.935379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      108746777114                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     108746777114                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633437558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    249711758                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        883149316                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633437558                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    249711758                       # number of overall hits
system.cpu.dcache.overall_hits::total       883149316                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6104164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2283075                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8387239                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6104164                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2283075                       # number of overall misses
system.cpu.dcache.overall_misses::total       8387239                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 196883568450                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 196883568450                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 196883568450                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 196883568450                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541722                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    251994833                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    891536555                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541722                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    251994833                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    891536555                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009545                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009060                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009408                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009060                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009408                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 86236.136986                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23474.181247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 86236.136986                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23474.181247                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1996914                       # number of writebacks
system.cpu.dcache.writebacks::total           1996914                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2283075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2283075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2283075                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2283075                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 194979483900                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 194979483900                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 194979483900                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 194979483900                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009060                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002561                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009060                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 85402.136986                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85402.136986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 85402.136986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85402.136986                       # average overall mshr miss latency
system.cpu.dcache.replacements                8387088                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453548561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    179899544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       633448105                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5768968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2242993                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8011961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 193707339081                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 193707339081                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    182142537                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    641460066                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.012314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 86361.098354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24177.269345                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2242993                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2242993                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 191836682919                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 191836682919                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012314                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003497                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 85527.098354                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85527.098354                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179888997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     69812214                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      249701211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       335196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        40082                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       375278                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3176229369                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3176229369                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     69852296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    250076489                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 79243.285490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8463.670583                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        40082                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40082                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3142800981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3142800981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000160                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 78409.285490                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78409.285490                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495614                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5346271                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     18841885                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           77                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           28                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1520799                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1520799                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5346299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     18841990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 54314.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14483.800000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           28                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1497447                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1497447                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 53480.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53480.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5346299                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     18841990                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5346299                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     18841990                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           929220535                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8387344                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.788413                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   136.731662                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   119.267637                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.534108                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.465889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       29743444464                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      29743444464                       # Number of data accesses

---------- End Simulation Statistics   ----------
