

================================================================
== Vitis HLS Report for 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4'
================================================================
* Date:           Mon Oct 16 16:29:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12548|    12548|  0.188 ms|  0.188 ms|  12548|  12548|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_17_3_VITIS_LOOP_18_4  |    12546|    12546|         4|          1|          1|  12544|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       39|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       63|     -|
|Register             |        -|      -|       87|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       87|      102|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_109_p2                |         +|   0|  0|  21|          14|           1|
    |ap_block_pp0_stage0_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_103_p2               |      icmp|   0|  0|  12|          14|          13|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  39|          31|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_temp_1_load          |   9|          2|   32|         64|
    |gmem0_blk_n_R                         |   9|          2|    1|          2|
    |indvar_flatten_fu_60                  |   9|          2|   14|         28|
    |temp_1_fu_56                          |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   95|        190|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_167           |  32|   0|   32|          0|
    |icmp_ln17_reg_163                 |   1|   0|    1|          0|
    |icmp_ln17_reg_163_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_60              |  14|   0|   14|          0|
    |temp_1_fu_56                      |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  87|   0|   87|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|grp_fu_1006_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|grp_fu_1006_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|grp_fu_1006_p_opcode  |  out|    2|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|grp_fu_1006_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|grp_fu_1006_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                                   gmem0|       pointer|
|sext_ln15             |   in|   62|     ap_none|                                               sext_ln15|        scalar|
|temp_1_out            |  out|   32|      ap_vld|                                              temp_1_out|       pointer|
|temp_1_out_ap_vld     |  out|    1|      ap_vld|                                              temp_1_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%temp_1 = alloca i32 1"   --->   Operation 7 'alloca' 'temp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln15_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln15"   --->   Operation 9 'read' 'sext_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln15_cast = sext i62 %sext_ln15_read"   --->   Operation 10 'sext' 'sext_ln15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 150528, void @empty_47, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %temp_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [kernel_stage0.cpp:17]   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "%icmp_ln17 = icmp_eq  i14 %indvar_flatten_load, i14 12544" [kernel_stage0.cpp:17]   --->   Operation 16 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.76ns)   --->   "%add_ln17 = add i14 %indvar_flatten_load, i14 1" [kernel_stage0.cpp:17]   --->   Operation 17 'add' 'add_ln17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc26.loopexit.i, void %for.inc33.loopexit.i.exitStub" [kernel_stage0.cpp:17]   --->   Operation 18 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln18 = store i14 %add_ln17, i14 %indvar_flatten" [kernel_stage0.cpp:18]   --->   Operation 19 'store' 'store_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 10.9>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln15_cast" [kernel_stage0.cpp:15]   --->   Operation 21 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (10.9ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [kernel_stage0.cpp:19]   --->   Operation 23 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln17)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.37>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%temp_1_load = load i32 %temp_1" [kernel_stage0.cpp:19]   --->   Operation 24 'load' 'temp_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %gmem0_addr_read" [kernel_stage0.cpp:19]   --->   Operation 25 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (7.37ns)   --->   "%temp = fadd i32 %temp_1_load, i32 %bitcast_ln19" [kernel_stage0.cpp:19]   --->   Operation 26 'fadd' 'temp' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%temp_1_load_1 = load i32 %temp_1"   --->   Operation 34 'load' 'temp_1_load_1' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %temp_1_out, i32 %temp_1_load_1"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.76>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_3_VITIS_LOOP_18_4_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12544, i64 12544, i64 12544"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [kernel_stage0.cpp:16]   --->   Operation 30 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (7.37ns)   --->   "%temp = fadd i32 %temp_1_load, i32 %bitcast_ln19" [kernel_stage0.cpp:19]   --->   Operation 31 'fadd' 'temp' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln18 = store i32 %temp, i32 %temp_1" [kernel_stage0.cpp:18]   --->   Operation 32 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc.i" [kernel_stage0.cpp:18]   --->   Operation 33 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_1              (alloca           ) [ 01111]
indvar_flatten      (alloca           ) [ 01000]
sext_ln15_read      (read             ) [ 00000]
sext_ln15_cast      (sext             ) [ 01100]
specinterface_ln0   (specinterface    ) [ 00000]
store_ln0           (store            ) [ 00000]
store_ln0           (store            ) [ 00000]
br_ln0              (br               ) [ 00000]
indvar_flatten_load (load             ) [ 00000]
icmp_ln17           (icmp             ) [ 01110]
add_ln17            (add              ) [ 00000]
br_ln17             (br               ) [ 00000]
store_ln18          (store            ) [ 00000]
specbitsmap_ln0     (specbitsmap      ) [ 00000]
gmem0_addr          (getelementptr    ) [ 00000]
specpipeline_ln0    (specpipeline     ) [ 00000]
gmem0_addr_read     (read             ) [ 01010]
temp_1_load         (load             ) [ 01001]
bitcast_ln19        (bitcast          ) [ 01001]
specloopname_ln0    (specloopname     ) [ 00000]
empty               (speclooptripcount) [ 00000]
specpipeline_ln0    (specpipeline     ) [ 00000]
specloopname_ln16   (specloopname     ) [ 00000]
temp                (fadd             ) [ 00000]
store_ln18          (store            ) [ 00000]
br_ln18             (br               ) [ 00000]
temp_1_load_1       (load             ) [ 00000]
write_ln0           (write            ) [ 00000]
ret_ln0             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln15"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_17_3_VITIS_LOOP_18_4_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="temp_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln15_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="62" slack="0"/>
<pin id="66" dir="0" index="1" bw="62" slack="0"/>
<pin id="67" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln15_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="gmem0_addr_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="write_ln0_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="32" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln15_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="62" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="14" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="14" slack="0"/>
<pin id="102" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln17_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="14" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln17_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="14" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln18_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="14" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="gmem0_addr_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="1"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="temp_1_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_1_load/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="bitcast_ln19_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln18_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="3"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="temp_1_load_1_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_1_load_1/3 "/>
</bind>
</comp>

<comp id="143" class="1005" name="temp_1_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="indvar_flatten_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="14" slack="0"/>
<pin id="153" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="158" class="1005" name="sext_ln15_cast_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="1"/>
<pin id="160" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_cast "/>
</bind>
</comp>

<comp id="163" class="1005" name="icmp_ln17_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="167" class="1005" name="gmem0_addr_read_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="172" class="1005" name="temp_1_load_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_1_load "/>
</bind>
</comp>

<comp id="177" class="1005" name="bitcast_ln19_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="42" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="54" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="89"><net_src comp="64" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="109" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="120" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="129"><net_src comp="126" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="133"><net_src comp="130" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="138"><net_src comp="82" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="146"><net_src comp="56" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="60" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="161"><net_src comp="86" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="166"><net_src comp="103" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="70" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="175"><net_src comp="126" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="180"><net_src comp="130" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="82" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: temp_1_out | {3 }
 - Input state : 
	Port: kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 : gmem0 | {2 }
	Port: kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 : sext_ln15 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln17 : 2
		add_ln17 : 2
		br_ln17 : 3
		store_ln18 : 3
	State 2
		gmem0_addr_read : 1
	State 3
		temp : 1
		write_ln0 : 1
	State 4
		store_ln18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_82         |    2    |   177   |   226   |
|----------|----------------------------|---------|---------|---------|
|    add   |       add_ln17_fu_109      |    0    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln17_fu_103      |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|   read   |  sext_ln15_read_read_fu_64 |    0    |    0    |    0    |
|          | gmem0_addr_read_read_fu_70 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_75   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |    sext_ln15_cast_fu_86    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    2    |   177   |   259   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  bitcast_ln19_reg_177 |   32   |
|gmem0_addr_read_reg_167|   32   |
|   icmp_ln17_reg_163   |    1   |
| indvar_flatten_reg_151|   14   |
| sext_ln15_cast_reg_158|   64   |
|  temp_1_load_reg_172  |   32   |
|     temp_1_reg_143    |   32   |
+-----------------------+--------+
|         Total         |   207  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_82 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_82 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  0.774  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   177  |   259  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   207  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   384  |   277  |
+-----------+--------+--------+--------+--------+
