* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     May 8 2025 19:58:51

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP  --package  TQ144  --outdir  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc  --dst_sdc_file  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: U712_TOP
Used Logic Cell: 261/3520
Used Logic Tile: 82/440
Used IO Cell:    95/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK80_PLL
Clock Source: CLK40_IN_c GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 CONSTANT_ONE_NET 
Clock Driver: pll (SB_PLL40_2F_CORE)
Driver Position: (12, 0, 1)
Fanout to FF: 94
Fanout to Tile: 47

Clock Domain: C3_c_g
Clock Source: C3_c 
Clock Driver: C3_ibuf_RNIRKME (ICE_GB)
Driver Position: (25, 10, 1)
Fanout to FF: 10
Fanout to Tile: 6

Clock Domain: C1_c_g
Clock Source: C1_c 
Clock Driver: C1_ibuf_RNIPA2A (ICE_GB)
Driver Position: (13, 21, 0)
Fanout to FF: 18
Fanout to Tile: 8


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 0 0 0 0 0 1 3 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 1   
18|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
16|   0 0 0 0 0 0 0 0 1 1 4 3 1 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 1 8 5 3 3 1 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 2 1 5 4 7 8 0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 8 7 6 7 4 4 0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 1 0 7 8 6 6 2 1 0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 1 0 0 0 0 4 8 8 8 1 2 2 2 2 1 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 7 6 6 4 6 4 1 1 2 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 1 6 3 4 3 4 1 0 1 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 1 1 3 5 5 2 0 1 1 1 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 1 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 3.18

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  4  4  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  3  0  1  0  0  0  0  0  0  0  0  0  0  0  4    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  1  4  7 10  4  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  3 14 15  6  7  2  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  2  2 15 14 17 20  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0 16 19 12 15 10  8  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  1  0 16 17 16 17  6  1  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  2  0  0  0  0  8 14 19 20  4  6  5  5  5  2  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0 17 18 15 10 14  7  3  3  4  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  4 20  9 13  7  9  3  0  3  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  4  4 12 12 12  4  0  3  3  3  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  3  4  3  0  0  0  1  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  1  0  1  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 20
Average number of input nets per logic tile: 7.84

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  4 12  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  3  0  1  0  0  0  0  0  0  0  0  0  0  0  4    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  1  4  9 12  4  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  3 16 17  6  7  2  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  2  2 18 15 24 31  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0 16 25 21 24 14  8  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  1  0 23 22 22 21  6  1  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  2  0  0  0  0 11 26 27 24  4  6  6  6  6  2  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0 25 20 19 16 21 12  3  3  5  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  4 24 10 13  9 13  3  0  3  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  4  4 12 17 17  6  0  3  3  3  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  3  4  3  0  0  0  1  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  1  0  1  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 31
Average number of input pins per logic tile: 9.99

***** Run Time Info *****
Run Time:  1
