{
  "analysis_metadata": {
    "analysis_type": "corrected_comprehensive_enhanced_chronological_peripheral_analysis",
    "total_peripheral_accesses": 572,
    "base_address_correction_applied": true,
    "analysis_timestamp": "2025-01-09",
    "description": "CORRECTED chronological analysis of all 572 MIMXRT700 peripheral register accesses with accurate base addresses and register offsets"
  },
  "base_address_corrections": {
    "CLKCTL0": 70656481572,
    "CLKCTL1": 70656540946,
    "GPIO0": 70673564672,
    "RSTCTL0": 70656557654,
    "SYSCON0": 70656524310,
    "XSPI2": 70732765024
  },
  "file_processing_report": {
    "fsl_acmp_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_acmp.ll"
    },
    "fsl_cache_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_cache.ll"
    },
    "fsl_cdog_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_cdog.ll"
    },
    "fsl_clock_analysis.json": {
      "source_type": "driver",
      "accesses_count": 124,
      "source_file": "fsl_clock.ll"
    },
    "fsl_common_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_common.ll"
    },
    "fsl_crc_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_crc.ll"
    },
    "fsl_ctimer_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_ctimer.ll"
    },
    "fsl_dsp_analysis.json": {
      "source_type": "driver",
      "accesses_count": 1,
      "source_file": "fsl_dsp.ll"
    },
    "fsl_ezhv_analysis.json": {
      "source_type": "driver",
      "accesses_count": 1,
      "source_file": "fsl_ezhv.ll"
    },
    "fsl_flexio_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_flexio.ll"
    },
    "fsl_freqme_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_freqme.ll"
    },
    "fsl_gdet_analysis.json": {
      "source_type": "driver",
      "accesses_count": 6,
      "source_file": "fsl_gdet.ll"
    },
    "fsl_glikey_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_glikey.ll"
    },
    "fsl_gpio_analysis.json": {
      "source_type": "driver",
      "accesses_count": 14,
      "source_file": "fsl_gpio.ll"
    },
    "fsl_i3c_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_i3c.ll"
    },
    "fsl_inputmux_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_inputmux.ll"
    },
    "fsl_irtc_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_irtc.ll"
    },
    "fsl_itrc_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_itrc.ll"
    },
    "fsl_jpegdec_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_jpegdec.ll"
    },
    "fsl_lcdif_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_lcdif.ll"
    },
    "fsl_lpadc_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_lpadc.ll"
    },
    "fsl_lpi2c_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_lpi2c.ll"
    },
    "fsl_lpspi_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_lpspi.ll"
    },
    "fsl_lpuart_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_lpuart.ll"
    },
    "fsl_mipi_dsi_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_mipi_dsi.ll"
    },
    "fsl_mmu_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_mmu.ll"
    },
    "fsl_mrt_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_mrt.ll"
    },
    "fsl_mu_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_mu.ll"
    },
    "fsl_ostimer_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_ostimer.ll"
    },
    "fsl_pdm_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_pdm.ll"
    },
    "fsl_pint_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_pint.ll"
    },
    "fsl_pngdec_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_pngdec.ll"
    },
    "fsl_power_analysis.json": {
      "source_type": "driver",
      "accesses_count": 89,
      "source_file": "fsl_power.ll"
    },
    "fsl_puf_v3_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_puf_v3.ll"
    },
    "fsl_reset_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_reset.ll"
    },
    "fsl_sai_analysis.json": {
      "source_type": "driver",
      "accesses_count": 4,
      "source_file": "fsl_sai.ll"
    },
    "fsl_sctimer_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_sctimer.ll"
    },
    "fsl_sdadc_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_sdadc.ll"
    },
    "fsl_sema42_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_sema42.ll"
    },
    "fsl_syspm_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_syspm.ll"
    },
    "fsl_trng_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_trng.ll"
    },
    "fsl_usdhc_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_usdhc.ll"
    },
    "fsl_utick_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_utick.ll"
    },
    "fsl_wwdt_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "fsl_wwdt.ll"
    },
    "fsl_xspi_analysis.json": {
      "source_type": "driver",
      "accesses_count": 306,
      "source_file": "fsl_xspi.ll"
    },
    "xspi_psram_polling_transfer_analysis.json": {
      "source_type": "driver",
      "accesses_count": 0,
      "source_file": "xspi_psram_polling_transfer.ll"
    },
    "board_analysis.json": {
      "source_type": "board_init",
      "accesses_count": 25,
      "source_file": "board.ll"
    },
    "clock_config_analysis.json": {
      "source_type": "board_init",
      "accesses_count": 2,
      "source_file": "clock_config.ll"
    },
    "hardware_init_analysis.json": {
      "source_type": "board_init",
      "accesses_count": 0,
      "source_file": "hardware_init.ll"
    },
    "pin_mux_analysis.json": {
      "source_type": "board_init",
      "accesses_count": 0,
      "source_file": "pin_mux.ll"
    }
  },
  "execution_phase_summary": {
    "board_initialization": 27,
    "driver_initialization": 503,
    "runtime_operation": 42
  },
  "peripheral_summary": {
    "CLKCTL0": {
      "total_accesses": 102,
      "first_sequence": 0,
      "last_sequence": 112,
      "execution_phases": [
        "driver_initialization",
        "board_initialization"
      ],
      "corrected_base_address": "0x1073745924"
    },
    "RSTCTL0": {
      "total_accesses": 6,
      "first_sequence": 16,
      "last_sequence": 21,
      "execution_phases": [
        "board_initialization"
      ],
      "corrected_base_address": "0x1073758256"
    },
    "SYSCON0": {
      "total_accesses": 54,
      "first_sequence": 22,
      "last_sequence": 222,
      "execution_phases": [
        "driver_initialization",
        "board_initialization"
      ],
      "corrected_base_address": "0x1073750016"
    },
    "GPIO0": {
      "total_accesses": 17,
      "first_sequence": 24,
      "last_sequence": 531,
      "execution_phases": [
        "runtime_operation",
        "driver_initialization",
        "board_initialization"
      ],
      "corrected_base_address": "0x1074790400"
    },
    "CLKCTL1": {
      "total_accesses": 58,
      "first_sequence": 113,
      "last_sequence": 170,
      "execution_phases": [
        "driver_initialization"
      ],
      "corrected_base_address": "0x1073754112"
    },
    "XSPI2": {
      "total_accesses": 335,
      "first_sequence": 235,
      "last_sequence": 571,
      "execution_phases": [
        "runtime_operation",
        "driver_initialization"
      ],
      "corrected_base_address": "0x1078005760"
    }
  },
  "corrected_comprehensive_chronological_sequence": [
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 374,
        "function_name": "BOARD_SetXspiClock",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x184",
        "physical_address": "0x1073746104",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7E0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x184 register"
      },
      "execution_order_context": {
        "global_sequence_number": 0,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 375,
        "function_name": "BOARD_SetXspiClock",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x188",
        "physical_address": "0x1073746108",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7E4",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x188 register"
      },
      "execution_order_context": {
        "global_sequence_number": 1,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 383,
        "function_name": "BOARD_SetXspiClock",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "AHBCLKDIV",
        "physical_address": "0x1073745984",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x60",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access AHBCLKDIV register"
      },
      "execution_order_context": {
        "global_sequence_number": 2,
        "execution_phase": "board_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 385,
        "function_name": "BOARD_SetXspiClock",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x184",
        "physical_address": "0x1073746104",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7E0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_2"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000004",
        "functional_purpose": "Access REG_0x184 register"
      },
      "execution_order_context": {
        "global_sequence_number": 3,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 386,
        "function_name": "BOARD_SetXspiClock",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x188",
        "physical_address": "0x1073746108",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7E4",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_8",
          "bit_9",
          "bit_10",
          "bit_11",
          "bit_12",
          "bit_13",
          "bit_14",
          "bit_15",
          "bit_16",
          "bit_17",
          "bit_18",
          "bit_19",
          "bit_20",
          "bit_21",
          "bit_22",
          "bit_23",
          "bit_24",
          "bit_25",
          "bit_26",
          "bit_27",
          "bit_28",
          "bit_29",
          "bit_30",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0xFFFFFF00",
        "functional_purpose": "Access REG_0x188 register"
      },
      "execution_order_context": {
        "global_sequence_number": 4,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 387,
        "function_name": "BOARD_SetXspiClock",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x188",
        "physical_address": "0x1073746108",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7E4",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x188 register"
      },
      "execution_order_context": {
        "global_sequence_number": 5,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 391,
        "function_name": "BOARD_SetXspiClock",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x36",
        "physical_address": "0x1073745956",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x32",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access REG_0x36 register"
      },
      "execution_order_context": {
        "global_sequence_number": 6,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 398,
        "function_name": "BOARD_SetXspiClock",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x196",
        "physical_address": "0x1073746116",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7F2",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x196 register"
      },
      "execution_order_context": {
        "global_sequence_number": 7,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 399,
        "function_name": "BOARD_SetXspiClock",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x200",
        "physical_address": "0x1073746120",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7FC",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x200 register"
      },
      "execution_order_context": {
        "global_sequence_number": 8,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 407,
        "function_name": "BOARD_SetXspiClock",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "AHBCLKDIV",
        "physical_address": "0x1073745984",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x60",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access AHBCLKDIV register"
      },
      "execution_order_context": {
        "global_sequence_number": 9,
        "execution_phase": "board_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 409,
        "function_name": "BOARD_SetXspiClock",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x196",
        "physical_address": "0x1073746116",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7F2",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_2"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000004",
        "functional_purpose": "Access REG_0x196 register"
      },
      "execution_order_context": {
        "global_sequence_number": 10,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 410,
        "function_name": "BOARD_SetXspiClock",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x200",
        "physical_address": "0x1073746120",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7FC",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_8",
          "bit_9",
          "bit_10",
          "bit_11",
          "bit_12",
          "bit_13",
          "bit_14",
          "bit_15",
          "bit_16",
          "bit_17",
          "bit_18",
          "bit_19",
          "bit_20",
          "bit_21",
          "bit_22",
          "bit_23",
          "bit_24",
          "bit_25",
          "bit_26",
          "bit_27",
          "bit_28",
          "bit_29",
          "bit_30",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0xFFFFFF00",
        "functional_purpose": "Access REG_0x200 register"
      },
      "execution_order_context": {
        "global_sequence_number": 11,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 411,
        "function_name": "BOARD_SetXspiClock",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x200",
        "physical_address": "0x1073746120",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7FC",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x200 register"
      },
      "execution_order_context": {
        "global_sequence_number": 12,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 415,
        "function_name": "BOARD_SetXspiClock",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x36",
        "physical_address": "0x1073745956",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x32",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access REG_0x36 register"
      },
      "execution_order_context": {
        "global_sequence_number": 13,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 294,
        "function_name": "BOARD_DeinitXspi",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x36",
        "physical_address": "0x1073745956",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x32",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize CLKCTL0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 14,
        "execution_phase": "board_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 299,
        "function_name": "BOARD_DeinitXspi",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x36",
        "physical_address": "0x1073745956",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x32",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize CLKCTL0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 15,
        "execution_phase": "board_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 691,
        "function_name": "BOARD_InitI2c2PinAsGpio",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "RSTCTL0",
        "register_name": "PRSTCTLSET4",
        "physical_address": "0x1073758256",
        "peripheral_base_address": "0x1073758256",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize RSTCTL0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 16,
        "execution_phase": "board_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 3,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 692,
        "function_name": "BOARD_InitI2c2PinAsGpio",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "RSTCTL0",
        "register_name": "PRSTCTLSET4",
        "physical_address": "0x1073758256",
        "peripheral_base_address": "0x1073758256",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize RSTCTL0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 17,
        "execution_phase": "board_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 3,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 694,
        "function_name": "BOARD_InitI2c2PinAsGpio",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "RSTCTL0",
        "register_name": "REG_0x52",
        "physical_address": "0x1073758260",
        "peripheral_base_address": "0x1073758256",
        "register_offset": "0xA",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize RSTCTL0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 18,
        "execution_phase": "board_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 3,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 695,
        "function_name": "BOARD_InitI2c2PinAsGpio",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "RSTCTL0",
        "register_name": "REG_0x52",
        "physical_address": "0x1073758260",
        "peripheral_base_address": "0x1073758256",
        "register_offset": "0xA",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize RSTCTL0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 19,
        "execution_phase": "board_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 3,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 700,
        "function_name": "BOARD_RestoreI2c2PinMux",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "RSTCTL0",
        "register_name": "PRSTCTLSET4",
        "physical_address": "0x1073758256",
        "peripheral_base_address": "0x1073758256",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access PRSTCTLSET4 register"
      },
      "execution_order_context": {
        "global_sequence_number": 20,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 3,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "source_line_number": 701,
        "function_name": "BOARD_RestoreI2c2PinMux",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "RSTCTL0",
        "register_name": "REG_0x52",
        "physical_address": "0x1073758260",
        "peripheral_base_address": "0x1073758256",
        "register_offset": "0xA",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access REG_0x52 register"
      },
      "execution_order_context": {
        "global_sequence_number": 21,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 3,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h",
        "source_line_number": 2389,
        "function_name": "CLOCK_SetXtalFreq",
        "llvm_ir_source_file": "clock_config.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 22,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h",
        "source_line_number": 2390,
        "function_name": "CLOCK_SetXtalFreq",
        "llvm_ir_source_file": "clock_config.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 23,
        "execution_phase": "board_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h",
        "source_line_number": 350,
        "function_name": "GPIO_PinWrite",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Write data to GPIO0"
      },
      "execution_order_context": {
        "global_sequence_number": 24,
        "execution_phase": "board_initialization",
        "execution_context": "pin_configuration",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h",
        "source_line_number": 354,
        "function_name": "GPIO_PinWrite",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Write data to GPIO0"
      },
      "execution_order_context": {
        "global_sequence_number": 25,
        "execution_phase": "board_initialization",
        "execution_context": "pin_configuration",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h",
        "source_line_number": 429,
        "function_name": "GPIO_PinRead",
        "llvm_ir_source_file": "board.ll",
        "analysis_source_type": "board_init"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from GPIO0"
      },
      "execution_order_context": {
        "global_sequence_number": 26,
        "execution_phase": "board_initialization",
        "execution_context": "pin_configuration",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 57,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "CLOCKGENUPDATELOCKOUT",
        "physical_address": "0x1073745952",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x2E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 27,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 58,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "PSCCTL1",
        "physical_address": "0x1073745924",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 28,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 63,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x36",
        "physical_address": "0x1073745956",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x32",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 29,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 64,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "PSCCTL2",
        "physical_address": "0x1073745928",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x4",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 30,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 69,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x40",
        "physical_address": "0x1073745960",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x3C",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 31,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 70,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x12",
        "physical_address": "0x1073745932",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0xE",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 32,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 75,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x44",
        "physical_address": "0x1073745964",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x40",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 33,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 76,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "AUTOCLKGATEOVERRIDE",
        "physical_address": "0x1073745936",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x12",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 34,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 81,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "SYSTEMCLKDIV",
        "physical_address": "0x1073745968",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x44",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 35,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 82,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x20",
        "physical_address": "0x1073745940",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x1C",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 36,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 87,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x52",
        "physical_address": "0x1073745972",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x4E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 37,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 88,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x24",
        "physical_address": "0x1073745944",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x20",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 38,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 117,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x88",
        "physical_address": "0x1073746008",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x6E4",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 39,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 117,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x88",
        "physical_address": "0x1073746008",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x6E4",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 40,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 118,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x88",
        "physical_address": "0x1073746008",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x6E4",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 41,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 204,
        "function_name": "CLOCK_DisableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x60",
        "physical_address": "0x1073745980",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x5C",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 42,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 207,
        "function_name": "CLOCK_DisableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "AHBCLKDIV",
        "physical_address": "0x1073745984",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x60",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 43,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 210,
        "function_name": "CLOCK_DisableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x68",
        "physical_address": "0x1073745988",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x64",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 44,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 213,
        "function_name": "CLOCK_DisableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x72",
        "physical_address": "0x1073745992",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x6E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 45,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 216,
        "function_name": "CLOCK_DisableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x76",
        "physical_address": "0x1073745996",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x72",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 46,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 219,
        "function_name": "CLOCK_DisableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x80",
        "physical_address": "0x1073746000",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x6DC",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 47,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 234,
        "function_name": "CLOCK_DisableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x88",
        "physical_address": "0x1073746008",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x6E4",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Disable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 48,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 234,
        "function_name": "CLOCK_DisableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x88",
        "physical_address": "0x1073746008",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x6E4",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 49,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1307,
        "function_name": "CLOCK_GetComputeMainClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x136",
        "physical_address": "0x1073746056",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x732",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x136 register"
      },
      "execution_order_context": {
        "global_sequence_number": 50,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1330,
        "function_name": "CLOCK_GetComputeMainClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "MAINCLKSELA",
        "physical_address": "0x1073746032",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x70E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access MAINCLKSELA register"
      },
      "execution_order_context": {
        "global_sequence_number": 51,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2300,
        "function_name": "CLOCK_GetClockOutClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x332",
        "physical_address": "0x1073746252",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x92E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x332 register"
      },
      "execution_order_context": {
        "global_sequence_number": 52,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2302,
        "function_name": "CLOCK_GetClockOutClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x332",
        "physical_address": "0x1073746252",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x92E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x332 register"
      },
      "execution_order_context": {
        "global_sequence_number": 53,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2326,
        "function_name": "CLOCK_GetClockOutClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x336",
        "physical_address": "0x1073746256",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x932",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x336 register"
      },
      "execution_order_context": {
        "global_sequence_number": 54,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2067,
        "function_name": "CLOCK_GetWdtClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x232",
        "physical_address": "0x1073746152",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x82E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x232 register"
      },
      "execution_order_context": {
        "global_sequence_number": 55,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2069,
        "function_name": "CLOCK_GetWdtClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x232",
        "physical_address": "0x1073746152",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x82E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x232 register"
      },
      "execution_order_context": {
        "global_sequence_number": 56,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2082,
        "function_name": "CLOCK_GetWdtClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x240",
        "physical_address": "0x1073746160",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x83C",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x240 register"
      },
      "execution_order_context": {
        "global_sequence_number": 57,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2084,
        "function_name": "CLOCK_GetWdtClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x240",
        "physical_address": "0x1073746160",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x83C",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x240 register"
      },
      "execution_order_context": {
        "global_sequence_number": 58,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1909,
        "function_name": "CLOCK_GetXspiClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x184",
        "physical_address": "0x1073746104",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7E0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x184 register"
      },
      "execution_order_context": {
        "global_sequence_number": 59,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1911,
        "function_name": "CLOCK_GetXspiClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x184",
        "physical_address": "0x1073746104",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7E0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x184 register"
      },
      "execution_order_context": {
        "global_sequence_number": 60,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1929,
        "function_name": "CLOCK_GetXspiClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x188",
        "physical_address": "0x1073746108",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7E4",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x188 register"
      },
      "execution_order_context": {
        "global_sequence_number": 61,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1938,
        "function_name": "CLOCK_GetXspiClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x196",
        "physical_address": "0x1073746116",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7F2",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x196 register"
      },
      "execution_order_context": {
        "global_sequence_number": 62,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1940,
        "function_name": "CLOCK_GetXspiClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x196",
        "physical_address": "0x1073746116",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7F2",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x196 register"
      },
      "execution_order_context": {
        "global_sequence_number": 63,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1958,
        "function_name": "CLOCK_GetXspiClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x200",
        "physical_address": "0x1073746120",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x7FC",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x200 register"
      },
      "execution_order_context": {
        "global_sequence_number": 64,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2009,
        "function_name": "CLOCK_GetSctClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x208",
        "physical_address": "0x1073746128",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x804",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x208 register"
      },
      "execution_order_context": {
        "global_sequence_number": 65,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2011,
        "function_name": "CLOCK_GetSctClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x208",
        "physical_address": "0x1073746128",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x804",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x208 register"
      },
      "execution_order_context": {
        "global_sequence_number": 66,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2030,
        "function_name": "CLOCK_GetSctClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x212",
        "physical_address": "0x1073746132",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x80E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x212 register"
      },
      "execution_order_context": {
        "global_sequence_number": 67,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1337,
        "function_name": "CLOCK_GetHifi4ClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x148",
        "physical_address": "0x1073746068",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x744",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x148 register"
      },
      "execution_order_context": {
        "global_sequence_number": 68,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1339,
        "function_name": "CLOCK_GetHifi4ClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x148",
        "physical_address": "0x1073746068",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x744",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x148 register"
      },
      "execution_order_context": {
        "global_sequence_number": 69,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1363,
        "function_name": "CLOCK_GetHifi4ClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x144",
        "physical_address": "0x1073746064",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x740",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x144 register"
      },
      "execution_order_context": {
        "global_sequence_number": 70,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1697,
        "function_name": "CLOCK_GetLPFlexCommClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x262",
        "physical_address": "0x1073746182",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x85E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x262 register"
      },
      "execution_order_context": {
        "global_sequence_number": 71,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2107,
        "function_name": "CLOCK_GetSystickClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x248",
        "physical_address": "0x1073746168",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x844",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x248 register"
      },
      "execution_order_context": {
        "global_sequence_number": 72,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2109,
        "function_name": "CLOCK_GetSystickClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x248",
        "physical_address": "0x1073746168",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x844",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x248 register"
      },
      "execution_order_context": {
        "global_sequence_number": 73,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2128,
        "function_name": "CLOCK_GetSystickClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x252",
        "physical_address": "0x1073746172",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x84E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x252 register"
      },
      "execution_order_context": {
        "global_sequence_number": 74,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2168,
        "function_name": "CLOCK_GetI3cClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x308",
        "physical_address": "0x1073746228",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x904",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x308 register"
      },
      "execution_order_context": {
        "global_sequence_number": 75,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2170,
        "function_name": "CLOCK_GetI3cClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x308",
        "physical_address": "0x1073746228",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x904",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x308 register"
      },
      "execution_order_context": {
        "global_sequence_number": 76,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2194,
        "function_name": "CLOCK_GetI3cClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x324",
        "physical_address": "0x1073746244",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x920",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x324 register"
      },
      "execution_order_context": {
        "global_sequence_number": 77,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 685,
        "function_name": "CLOCK_EnableFroClkOutput",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x96",
        "physical_address": "0x1073746016",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x6F2",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 78,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 691,
        "function_name": "CLOCK_EnableFroClkOutput",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x96",
        "physical_address": "0x1073746016",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x6F2",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 79,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1133,
        "function_name": "CLOCK_EnableFro0ClkForDomain",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x96",
        "physical_address": "0x1073746016",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x6F2",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 80,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1141,
        "function_name": "CLOCK_EnableFro0ClkForDomain",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x104",
        "physical_address": "0x1073746024",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x700",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_7",
          "bit_8",
          "bit_9",
          "bit_10",
          "bit_11",
          "bit_12",
          "bit_13",
          "bit_14",
          "bit_15",
          "bit_16",
          "bit_17",
          "bit_18",
          "bit_19",
          "bit_20",
          "bit_21",
          "bit_22",
          "bit_23",
          "bit_24",
          "bit_25",
          "bit_26",
          "bit_27",
          "bit_28",
          "bit_29",
          "bit_30",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0xFFFFFF80",
        "functional_purpose": "Enable CLKCTL0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 81,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1148,
        "function_name": "CLOCK_GetComputeBaseClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x120",
        "physical_address": "0x1073746040",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x71C",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x120 register"
      },
      "execution_order_context": {
        "global_sequence_number": 82,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1176,
        "function_name": "CLOCK_GetComputeDspBaseClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x124",
        "physical_address": "0x1073746044",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x720",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x124 register"
      },
      "execution_order_context": {
        "global_sequence_number": 83,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1204,
        "function_name": "CLOCK_GetVdd2ComBaseClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "CLKOUTSEL",
        "physical_address": "0x1073746048",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x724",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access CLKOUTSEL register"
      },
      "execution_order_context": {
        "global_sequence_number": 84,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1230,
        "function_name": "CLOCK_GetComputeAudioClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x344",
        "physical_address": "0x1073746264",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x940",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x344 register"
      },
      "execution_order_context": {
        "global_sequence_number": 85,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1267,
        "function_name": "CLOCK_GetFCClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x260",
        "physical_address": "0x1073746180",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x85C",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x260 register"
      },
      "execution_order_context": {
        "global_sequence_number": 86,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1268,
        "function_name": "CLOCK_GetFCClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x260",
        "physical_address": "0x1073746180",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x85C",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x260 register"
      },
      "execution_order_context": {
        "global_sequence_number": 87,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1269,
        "function_name": "CLOCK_GetFCClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x261",
        "physical_address": "0x1073746181",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x85D",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x261 register"
      },
      "execution_order_context": {
        "global_sequence_number": 88,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2037,
        "function_name": "CLOCK_GetUtickClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x220",
        "physical_address": "0x1073746140",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x81C",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x220 register"
      },
      "execution_order_context": {
        "global_sequence_number": 89,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2039,
        "function_name": "CLOCK_GetUtickClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x220",
        "physical_address": "0x1073746140",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x81C",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x220 register"
      },
      "execution_order_context": {
        "global_sequence_number": 90,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2058,
        "function_name": "CLOCK_GetUtickClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x224",
        "physical_address": "0x1073746144",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x820",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x224 register"
      },
      "execution_order_context": {
        "global_sequence_number": 91,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2135,
        "function_name": "CLOCK_GetCTimerClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x288",
        "physical_address": "0x1073746208",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x8E4",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x288 register"
      },
      "execution_order_context": {
        "global_sequence_number": 92,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2137,
        "function_name": "CLOCK_GetCTimerClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x288",
        "physical_address": "0x1073746208",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x8E4",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x288 register"
      },
      "execution_order_context": {
        "global_sequence_number": 93,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2161,
        "function_name": "CLOCK_GetCTimerClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x280",
        "physical_address": "0x1073746200",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x8DC",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x280 register"
      },
      "execution_order_context": {
        "global_sequence_number": 94,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2201,
        "function_name": "CLOCK_GetTrngClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x296",
        "physical_address": "0x1073746216",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x8F2",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x296 register"
      },
      "execution_order_context": {
        "global_sequence_number": 95,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2203,
        "function_name": "CLOCK_GetTrngClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x296",
        "physical_address": "0x1073746216",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x8F2",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x296 register"
      },
      "execution_order_context": {
        "global_sequence_number": 96,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2227,
        "function_name": "CLOCK_GetTrngClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x300",
        "physical_address": "0x1073746220",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x8FC",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x300 register"
      },
      "execution_order_context": {
        "global_sequence_number": 97,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2234,
        "function_name": "CLOCK_GetTpiuClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x172",
        "physical_address": "0x1073746092",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x76E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x172 register"
      },
      "execution_order_context": {
        "global_sequence_number": 98,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2236,
        "function_name": "CLOCK_GetTpiuClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x172",
        "physical_address": "0x1073746092",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x76E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x172 register"
      },
      "execution_order_context": {
        "global_sequence_number": 99,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2260,
        "function_name": "CLOCK_GetTpiuClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x176",
        "physical_address": "0x1073746096",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x772",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x176 register"
      },
      "execution_order_context": {
        "global_sequence_number": 100,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2267,
        "function_name": "CLOCK_GetSaiClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x268",
        "physical_address": "0x1073746188",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x864",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x268 register"
      },
      "execution_order_context": {
        "global_sequence_number": 101,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2269,
        "function_name": "CLOCK_GetSaiClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x268",
        "physical_address": "0x1073746188",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x864",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x268 register"
      },
      "execution_order_context": {
        "global_sequence_number": 102,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 2293,
        "function_name": "CLOCK_GetSaiClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x272",
        "physical_address": "0x1073746192",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x86E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x272 register"
      },
      "execution_order_context": {
        "global_sequence_number": 103,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 976,
        "function_name": "deinitXip",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x36",
        "physical_address": "0x1073745956",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x32",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize CLKCTL0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 104,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 979,
        "function_name": "deinitXip",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "AHBCLKDIV",
        "physical_address": "0x1073745984",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x60",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize CLKCTL0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 105,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 984,
        "function_name": "deinitXip",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x36",
        "physical_address": "0x1073745956",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x32",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize CLKCTL0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 106,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 987,
        "function_name": "deinitXip",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "AHBCLKDIV",
        "physical_address": "0x1073745984",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x60",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize CLKCTL0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 107,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1024,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "PSCCTL2",
        "physical_address": "0x1073745928",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x4",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access PSCCTL2 register"
      },
      "execution_order_context": {
        "global_sequence_number": 108,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1032,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x36",
        "physical_address": "0x1073745956",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x32",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access REG_0x36 register"
      },
      "execution_order_context": {
        "global_sequence_number": 109,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1062,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "PSCCTL2",
        "physical_address": "0x1073745928",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x4",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access PSCCTL2 register"
      },
      "execution_order_context": {
        "global_sequence_number": 110,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1000,
        "function_name": "initXip",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x36",
        "physical_address": "0x1073745956",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x32",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize CLKCTL0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 111,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1007,
        "function_name": "initXip",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL0",
        "register_name": "REG_0x36",
        "physical_address": "0x1073745956",
        "peripheral_base_address": "0x1073745924",
        "register_offset": "0x32",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize CLKCTL0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 112,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 1,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 599,
        "function_name": "CLOCK_CalFroFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "PSCCTL2",
        "physical_address": "0x1073754120",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0xE",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access PSCCTL2 register"
      },
      "execution_order_context": {
        "global_sequence_number": 113,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 819,
        "function_name": "CLOCK_EnableFroClkFreqCloseLoop",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x24",
        "physical_address": "0x1073754136",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x24",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 114,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 862,
        "function_name": "CLOCK_DisableFro",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "PSCCTL4",
        "physical_address": "0x1073754128",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x16",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 115,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 876,
        "function_name": "CLOCK_InitMainPll",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "PSCCTL4",
        "physical_address": "0x1073754128",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x16",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize CLKCTL1 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 116,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 891,
        "function_name": "CLOCK_InitMainPll",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x24",
        "physical_address": "0x1073754136",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x24",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize CLKCTL1 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 117,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 950,
        "function_name": "CLOCK_InitAudioPll",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "PSCCTL4",
        "physical_address": "0x1073754128",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x16",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize CLKCTL1 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 118,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 966,
        "function_name": "CLOCK_InitAudioPll",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x24",
        "physical_address": "0x1073754136",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x24",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize CLKCTL1 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 119,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_ezhv.h",
        "source_line_number": 255,
        "function_name": "EZHV_GetEzhvWaitStatusFlag",
        "llvm_ir_source_file": "fsl_ezhv.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x176",
        "physical_address": "0x1073754288",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x176",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x176 register"
      },
      "execution_order_context": {
        "global_sequence_number": 120,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 305,
        "function_name": "POWER_EnableDMAHWWake",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x116",
        "physical_address": "0x1073754228",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x116",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 121,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 310,
        "function_name": "POWER_DisableDMAHWWake",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x120",
        "physical_address": "0x1073754232",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x120",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 122,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 330,
        "function_name": "EnableDeepSleepIRQ",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x72",
        "physical_address": "0x1073754184",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x72",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 123,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 334,
        "function_name": "EnableDeepSleepIRQ",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x68",
        "physical_address": "0x1073754180",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x6E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 124,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 341,
        "function_name": "EnableDeepSleepIRQ",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x64",
        "physical_address": "0x1073754176",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x64",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 125,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 345,
        "function_name": "EnableDeepSleepIRQ",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x60",
        "physical_address": "0x1073754172",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x60",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 126,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 349,
        "function_name": "EnableDeepSleepIRQ",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x56",
        "physical_address": "0x1073754168",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x56",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 127,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 366,
        "function_name": "DisableDeepSleepIRQ",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x96",
        "physical_address": "0x1073754208",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0xF6",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 128,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 370,
        "function_name": "DisableDeepSleepIRQ",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x92",
        "physical_address": "0x1073754204",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0xF2",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 129,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 377,
        "function_name": "DisableDeepSleepIRQ",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x88",
        "physical_address": "0x1073754200",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0xEE",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 130,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 381,
        "function_name": "DisableDeepSleepIRQ",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x84",
        "physical_address": "0x1073754196",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x84",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 131,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 385,
        "function_name": "DisableDeepSleepIRQ",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x80",
        "physical_address": "0x1073754192",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x80",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 132,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 391,
        "function_name": "POWER_EnableLPRequestMask",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x132",
        "physical_address": "0x1073754244",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x132",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 133,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 391,
        "function_name": "POWER_EnableLPRequestMask",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x132",
        "physical_address": "0x1073754244",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x132",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 134,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 396,
        "function_name": "POWER_DisableLPRequestMask",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x136",
        "physical_address": "0x1073754248",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x136",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Disable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 135,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 396,
        "function_name": "POWER_DisableLPRequestMask",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x136",
        "physical_address": "0x1073754248",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x136",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable CLKCTL1 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 136,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1136,
        "function_name": "POWER_EnterLowPower_FullConfig",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "PSCCTL2",
        "physical_address": "0x1073754120",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0xE",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure CLKCTL1 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 137,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1136,
        "function_name": "POWER_EnterLowPower_FullConfig",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "PSCCTL0",
        "physical_address": "0x1073754112",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure CLKCTL1 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 138,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1140,
        "function_name": "POWER_EnterLowPower_FullConfig",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x104",
        "physical_address": "0x1073754216",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x104",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure CLKCTL1 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 139,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1140,
        "function_name": "POWER_EnterLowPower_FullConfig",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x104",
        "physical_address": "0x1073754216",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x104",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000001",
        "functional_purpose": "Configure CLKCTL1 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 140,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1145,
        "function_name": "POWER_EnterLowPower_FullConfig",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x104",
        "physical_address": "0x1073754216",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x104",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure CLKCTL1 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 141,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1145,
        "function_name": "POWER_EnterLowPower_FullConfig",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x104",
        "physical_address": "0x1073754216",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x104",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_1"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000002",
        "functional_purpose": "Configure CLKCTL1 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 142,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1333,
        "function_name": "POWER_EnterLowPower_FullConfig",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x104",
        "physical_address": "0x1073754216",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x104",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure CLKCTL1 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 143,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1333,
        "function_name": "POWER_EnterLowPower_FullConfig",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x104",
        "physical_address": "0x1073754216",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x104",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_2",
          "bit_3"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x0000000C",
        "functional_purpose": "Configure CLKCTL1 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 144,
        "execution_phase": "driver_initialization",
        "execution_context": "clock_configuration",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1022,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x112",
        "physical_address": "0x1073754224",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x112",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x112 register"
      },
      "execution_order_context": {
        "global_sequence_number": 145,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1026,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x160",
        "physical_address": "0x1073754272",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x160",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x160 register"
      },
      "execution_order_context": {
        "global_sequence_number": 146,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1027,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x148",
        "physical_address": "0x1073754260",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x14E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x148 register"
      },
      "execution_order_context": {
        "global_sequence_number": 147,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1028,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x156",
        "physical_address": "0x1073754268",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x156",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x156 register"
      },
      "execution_order_context": {
        "global_sequence_number": 148,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1029,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x164",
        "physical_address": "0x1073754276",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x164",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x164 register"
      },
      "execution_order_context": {
        "global_sequence_number": 149,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1030,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x172",
        "physical_address": "0x1073754284",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x172",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x172 register"
      },
      "execution_order_context": {
        "global_sequence_number": 150,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1039,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x160",
        "physical_address": "0x1073754272",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x160",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x160 register"
      },
      "execution_order_context": {
        "global_sequence_number": 151,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1039,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x160",
        "physical_address": "0x1073754272",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x160",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0",
          "bit_1"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x00000003",
        "functional_purpose": "Access REG_0x160 register"
      },
      "execution_order_context": {
        "global_sequence_number": 152,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1040,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x148",
        "physical_address": "0x1073754260",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x14E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x148 register"
      },
      "execution_order_context": {
        "global_sequence_number": 153,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1040,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x148",
        "physical_address": "0x1073754260",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x14E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_3",
          "bit_6",
          "bit_9"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x00000248",
        "functional_purpose": "Access REG_0x148 register"
      },
      "execution_order_context": {
        "global_sequence_number": 154,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1043,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x156",
        "physical_address": "0x1073754268",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x156",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x156 register"
      },
      "execution_order_context": {
        "global_sequence_number": 155,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1043,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x156",
        "physical_address": "0x1073754268",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x156",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_3"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000008",
        "functional_purpose": "Access REG_0x156 register"
      },
      "execution_order_context": {
        "global_sequence_number": 156,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1044,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x164",
        "physical_address": "0x1073754276",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x164",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x164 register"
      },
      "execution_order_context": {
        "global_sequence_number": 157,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1044,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x164",
        "physical_address": "0x1073754276",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x164",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0",
          "bit_1",
          "bit_2",
          "bit_3",
          "bit_4",
          "bit_5",
          "bit_6",
          "bit_7",
          "bit_8",
          "bit_9",
          "bit_10",
          "bit_11",
          "bit_12",
          "bit_13"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x00003FFF",
        "functional_purpose": "Access REG_0x164 register"
      },
      "execution_order_context": {
        "global_sequence_number": 158,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1045,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x172",
        "physical_address": "0x1073754284",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x172",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x172 register"
      },
      "execution_order_context": {
        "global_sequence_number": 159,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1045,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x172",
        "physical_address": "0x1073754284",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x172",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_8",
          "bit_9",
          "bit_10"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x00000700",
        "functional_purpose": "Access REG_0x172 register"
      },
      "execution_order_context": {
        "global_sequence_number": 160,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1047,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x188",
        "physical_address": "0x1073754300",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x1EE",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x188 register"
      },
      "execution_order_context": {
        "global_sequence_number": 161,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1051,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x180",
        "physical_address": "0x1073754292",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x180",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x180 register"
      },
      "execution_order_context": {
        "global_sequence_number": 162,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1055,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x192",
        "physical_address": "0x1073754304",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x1F2",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x192 register"
      },
      "execution_order_context": {
        "global_sequence_number": 163,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1058,
        "function_name": "POWER_DMA_HWWake_LPRequest",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x196",
        "physical_address": "0x1073754308",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x1F6",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x196 register"
      },
      "execution_order_context": {
        "global_sequence_number": 164,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1069,
        "function_name": "POWER_DMA_HWWake_LPRestore",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x112",
        "physical_address": "0x1073754224",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x112",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x112 register"
      },
      "execution_order_context": {
        "global_sequence_number": 165,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1072,
        "function_name": "POWER_DMA_HWWake_LPRestore",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x160",
        "physical_address": "0x1073754272",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x160",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access REG_0x160 register"
      },
      "execution_order_context": {
        "global_sequence_number": 166,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1073,
        "function_name": "POWER_DMA_HWWake_LPRestore",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x148",
        "physical_address": "0x1073754260",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x14E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access REG_0x148 register"
      },
      "execution_order_context": {
        "global_sequence_number": 167,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1074,
        "function_name": "POWER_DMA_HWWake_LPRestore",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x156",
        "physical_address": "0x1073754268",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x156",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access REG_0x156 register"
      },
      "execution_order_context": {
        "global_sequence_number": 168,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1075,
        "function_name": "POWER_DMA_HWWake_LPRestore",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x164",
        "physical_address": "0x1073754276",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x164",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access REG_0x164 register"
      },
      "execution_order_context": {
        "global_sequence_number": 169,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1076,
        "function_name": "POWER_DMA_HWWake_LPRestore",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "CLKCTL1",
        "register_name": "REG_0x172",
        "physical_address": "0x1073754284",
        "peripheral_base_address": "0x1073754112",
        "register_offset": "0x172",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access REG_0x172 register"
      },
      "execution_order_context": {
        "global_sequence_number": 170,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_fundamental",
        "initialization_sequence_priority": 2,
        "system_impact_classification": "system_wide_impact",
        "timing_criticality": "timing_critical"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 111,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "REG_0x4",
        "physical_address": "0x1073750020",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0xA",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 171,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 112,
        "function_name": "CLOCK_EnableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 172,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 231,
        "function_name": "CLOCK_DisableClock",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "REG_0x8",
        "physical_address": "0x1073750024",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0xE",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 173,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 317,
        "function_name": "CLOCK_AttachClk",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 174,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 317,
        "function_name": "CLOCK_AttachClk",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 175,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 321,
        "function_name": "CLOCK_AttachClk",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 176,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 321,
        "function_name": "CLOCK_AttachClk",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_2"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000004",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 177,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 376,
        "function_name": "CLOCK_SetClkDiv",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 178,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 376,
        "function_name": "CLOCK_SetClkDiv",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_29"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x20000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 179,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 381,
        "function_name": "CLOCK_SetClkDiv",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 180,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 381,
        "function_name": "CLOCK_SetClkDiv",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_30"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x40000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 181,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 385,
        "function_name": "CLOCK_SetClkDiv",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 182,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 387,
        "function_name": "CLOCK_SetClkDiv",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 183,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h",
        "source_line_number": 2355,
        "function_name": "CLOCK_GetMclkInClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 184,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 605,
        "function_name": "CLOCK_CalFroFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 185,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 607,
        "function_name": "CLOCK_CalFroFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 186,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 609,
        "function_name": "CLOCK_CalFroFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 187,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 611,
        "function_name": "CLOCK_CalFroFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 188,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 612,
        "function_name": "CLOCK_CalFroFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 189,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 613,
        "function_name": "CLOCK_CalFroFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 190,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 666,
        "function_name": "CLOCK_GetFroFlags",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 191,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 707,
        "function_name": "CLOCK_EnableFroClkOutput",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 192,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 707,
        "function_name": "CLOCK_EnableFroClkOutput",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0",
          "bit_1",
          "bit_2",
          "bit_3",
          "bit_4",
          "bit_5",
          "bit_6",
          "bit_7",
          "bit_13",
          "bit_14",
          "bit_15",
          "bit_16",
          "bit_17",
          "bit_18",
          "bit_19",
          "bit_20",
          "bit_21",
          "bit_22",
          "bit_23",
          "bit_24",
          "bit_25",
          "bit_26",
          "bit_27",
          "bit_28",
          "bit_29",
          "bit_30",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0xFFFFE0FF",
        "functional_purpose": "Enable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 193,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 708,
        "function_name": "CLOCK_EnableFroClkOutput",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 194,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 743,
        "function_name": "CLOCK_EnableFroAutoTuning",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 195,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 750,
        "function_name": "CLOCK_EnableFroAutoTuning",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 196,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 756,
        "function_name": "CLOCK_EnableFroAutoTuning",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 197,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 760,
        "function_name": "CLOCK_EnableFroAutoTuning",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 198,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 765,
        "function_name": "CLOCK_EnableFroAutoTuning",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 199,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 769,
        "function_name": "CLOCK_EnableFroAutoTuning",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 200,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 772,
        "function_name": "CLOCK_EnableFroAutoTuning",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 201,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 783,
        "function_name": "CLOCK_EnableFroAutoTuning",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 202,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h",
        "source_line_number": 2186,
        "function_name": "CLOCK_GetXtalInClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 203,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 845,
        "function_name": "CLOCK_EnableFroClkFreqCloseLoop",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 204,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 807,
        "function_name": "CLOCK_ConfigFroTrim",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure SYSCON0 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 205,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 807,
        "function_name": "CLOCK_ConfigFroTrim",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure SYSCON0 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 206,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 858,
        "function_name": "CLOCK_DisableFro",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable SYSCON0 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 207,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1090,
        "function_name": "CLOCK_GetOsc32KFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 208,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "source_line_number": 1254,
        "function_name": "CLOCK_GetSenseAudioClkFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 209,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h",
        "source_line_number": 2347,
        "function_name": "CLOCK_GetSysOscFreq",
        "llvm_ir_source_file": "fsl_clock.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access AHBMATPRIO register"
      },
      "execution_order_context": {
        "global_sequence_number": 210,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_dsp.h",
        "source_line_number": 100,
        "function_name": "DSP_Stop",
        "llvm_ir_source_file": "fsl_dsp.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "REG_0x228",
        "physical_address": "0x1073750244",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x22E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access REG_0x228 register"
      },
      "execution_order_context": {
        "global_sequence_number": 211,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gdet.c",
        "source_line_number": 157,
        "function_name": "GDET_IsolateOn",
        "llvm_ir_source_file": "fsl_gdet.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "REG_0x12",
        "physical_address": "0x1073750028",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x12",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x12 register"
      },
      "execution_order_context": {
        "global_sequence_number": 212,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gdet.c",
        "source_line_number": 159,
        "function_name": "GDET_IsolateOn",
        "llvm_ir_source_file": "fsl_gdet.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "REG_0x12",
        "physical_address": "0x1073750028",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x12",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access REG_0x12 register"
      },
      "execution_order_context": {
        "global_sequence_number": 213,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gdet.c",
        "source_line_number": 161,
        "function_name": "GDET_IsolateOn",
        "llvm_ir_source_file": "fsl_gdet.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "REG_0x12",
        "physical_address": "0x1073750028",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x12",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x12 register"
      },
      "execution_order_context": {
        "global_sequence_number": 214,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gdet.c",
        "source_line_number": 205,
        "function_name": "GDET_IsolateOff",
        "llvm_ir_source_file": "fsl_gdet.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "REG_0x12",
        "physical_address": "0x1073750028",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x12",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x12 register"
      },
      "execution_order_context": {
        "global_sequence_number": 215,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gdet.c",
        "source_line_number": 207,
        "function_name": "GDET_IsolateOff",
        "llvm_ir_source_file": "fsl_gdet.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "REG_0x12",
        "physical_address": "0x1073750028",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x12",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access REG_0x12 register"
      },
      "execution_order_context": {
        "global_sequence_number": 216,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gdet.c",
        "source_line_number": 209,
        "function_name": "GDET_IsolateOff",
        "llvm_ir_source_file": "fsl_gdet.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "REG_0x12",
        "physical_address": "0x1073750028",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x12",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access REG_0x12 register"
      },
      "execution_order_context": {
        "global_sequence_number": 217,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 1281,
        "function_name": "POWER_EnterLowPower_FullConfig",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "REG_0x228",
        "physical_address": "0x1073750244",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x22E",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure SYSCON0 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 218,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_sai.c",
        "source_line_number": 847,
        "function_name": "SAI_TxSetBitclockConfig",
        "llvm_ir_source_file": "fsl_sai.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure SYSCON0 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 219,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_sai.c",
        "source_line_number": 864,
        "function_name": "SAI_TxSetBitclockConfig",
        "llvm_ir_source_file": "fsl_sai.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure SYSCON0 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 220,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_sai.c",
        "source_line_number": 876,
        "function_name": "SAI_RxSetBitclockConfig",
        "llvm_ir_source_file": "fsl_sai.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure SYSCON0 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 221,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_sai.c",
        "source_line_number": 893,
        "function_name": "SAI_RxSetBitclockConfig",
        "llvm_ir_source_file": "fsl_sai.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "SYSCON0",
        "register_name": "AHBMATPRIO",
        "physical_address": "0x1073750016",
        "peripheral_base_address": "0x1073750016",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure SYSCON0 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 222,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "boot_critical"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "system_control",
        "initialization_sequence_priority": 4,
        "system_impact_classification": "subsystem_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "source_line_number": 198,
        "function_name": "GPIO_PinInit",
        "llvm_ir_source_file": "fsl_gpio.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize GPIO0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 223,
        "execution_phase": "driver_initialization",
        "execution_context": "pin_configuration",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "source_line_number": 198,
        "function_name": "GPIO_PinInit",
        "llvm_ir_source_file": "fsl_gpio.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize GPIO0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 224,
        "execution_phase": "driver_initialization",
        "execution_context": "pin_configuration",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "source_line_number": 203,
        "function_name": "GPIO_PinInit",
        "llvm_ir_source_file": "fsl_gpio.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize GPIO0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 225,
        "execution_phase": "driver_initialization",
        "execution_context": "pin_configuration",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "source_line_number": 203,
        "function_name": "GPIO_PinInit",
        "llvm_ir_source_file": "fsl_gpio.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize GPIO0 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 226,
        "execution_phase": "driver_initialization",
        "execution_context": "pin_configuration",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "source_line_number": 210,
        "function_name": "GPIO_GetVersionInfo",
        "llvm_ir_source_file": "fsl_gpio.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access PDOR register"
      },
      "execution_order_context": {
        "global_sequence_number": 227,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "source_line_number": 251,
        "function_name": "GPIO_GpioGetInterruptFlags",
        "llvm_ir_source_file": "fsl_gpio.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access PDOR register"
      },
      "execution_order_context": {
        "global_sequence_number": 228,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "source_line_number": 266,
        "function_name": "GPIO_GpioGetInterruptChannelFlags",
        "llvm_ir_source_file": "fsl_gpio.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access PDOR register"
      },
      "execution_order_context": {
        "global_sequence_number": 229,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "source_line_number": 278,
        "function_name": "GPIO_PinGetInterruptFlag",
        "llvm_ir_source_file": "fsl_gpio.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access PDOR register"
      },
      "execution_order_context": {
        "global_sequence_number": 230,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "source_line_number": 307,
        "function_name": "GPIO_GpioClearInterruptFlags",
        "llvm_ir_source_file": "fsl_gpio.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access PDOR register"
      },
      "execution_order_context": {
        "global_sequence_number": 231,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "source_line_number": 320,
        "function_name": "GPIO_GpioClearInterruptChannelFlags",
        "llvm_ir_source_file": "fsl_gpio.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Access PDOR register"
      },
      "execution_order_context": {
        "global_sequence_number": 232,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "source_line_number": 331,
        "function_name": "GPIO_PinClearInterruptFlag",
        "llvm_ir_source_file": "fsl_gpio.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Access PDOR register"
      },
      "execution_order_context": {
        "global_sequence_number": 233,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "source_line_number": 331,
        "function_name": "GPIO_PinClearInterruptFlag",
        "llvm_ir_source_file": "fsl_gpio.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_24"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x01000000",
        "functional_purpose": "Access PDOR register"
      },
      "execution_order_context": {
        "global_sequence_number": 234,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 910,
        "function_name": "deinitXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 235,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 910,
        "function_name": "deinitXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_14"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00004000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 236,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 913,
        "function_name": "deinitXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 237,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 917,
        "function_name": "deinitXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 238,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 924,
        "function_name": "deinitXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 239,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 924,
        "function_name": "deinitXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_14"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00004000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 240,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 930,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 241,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 930,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_14"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00004000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 242,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 931,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 243,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 931,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_9"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000200",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 244,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 933,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 245,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 933,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_14"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00004000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 246,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 935,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 247,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 935,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0",
          "bit_1"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x00000003",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 248,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 940,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 249,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 940,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_14"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00004000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 250,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 941,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 251,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 941,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0",
          "bit_1"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x00000003",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 252,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 946,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 253,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 946,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_14"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00004000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 254,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 948,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 255,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 948,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_14"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00004000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 256,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 951,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 257,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 951,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_16"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00010000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 258,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 952,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 259,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 957,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 260,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 957,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000001",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 261,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 960,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 262,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "source_line_number": 960,
        "function_name": "initXSPI",
        "llvm_ir_source_file": "fsl_power.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_14"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00004000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 263,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 379,
        "function_name": "XSPI_CheckAndClearError",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 264,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 387,
        "function_name": "XSPI_CheckAndClearError",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 265,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 391,
        "function_name": "XSPI_CheckAndClearError",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 266,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 398,
        "function_name": "XSPI_CheckAndClearError",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 267,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 398,
        "function_name": "XSPI_CheckAndClearError",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_29"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x20000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 268,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 407,
        "function_name": "XSPI_CheckAndClearError",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 269,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 407,
        "function_name": "XSPI_CheckAndClearError",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_29"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x20000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 270,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 411,
        "function_name": "XSPI_CheckAndClearError",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 271,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 411,
        "function_name": "XSPI_CheckAndClearError",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_28"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x10000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 272,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 420,
        "function_name": "XSPI_CheckAndClearError",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 273,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 420,
        "function_name": "XSPI_CheckAndClearError",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_10"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000400",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 274,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 421,
        "function_name": "XSPI_CheckAndClearError",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 275,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 421,
        "function_name": "XSPI_CheckAndClearError",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_11"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000800",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 276,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 460,
        "function_name": "XSPI_Init",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 277,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 463,
        "function_name": "XSPI_Init",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 278,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 468,
        "function_name": "XSPI_Init",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 279,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 468,
        "function_name": "XSPI_Init",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Initialize XSPI2 controller"
      },
      "execution_order_context": {
        "global_sequence_number": 280,
        "execution_phase": "driver_initialization",
        "execution_context": "peripheral_initialization",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1123,
        "function_name": "XSPI_EnableModule",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 281,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1123,
        "function_name": "XSPI_EnableModule",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_14"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00004000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 282,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1127,
        "function_name": "XSPI_EnableModule",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 283,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1127,
        "function_name": "XSPI_EnableModule",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_14"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00004000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 284,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 2150,
        "function_name": "XSPI_ClearAhbBuffer",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 285,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 2150,
        "function_name": "XSPI_ClearAhbBuffer",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_16"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00010000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 286,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 2151,
        "function_name": "XSPI_ClearAhbBuffer",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 287,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1650,
        "function_name": "XSPI_ClearTxBuffer",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 288,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1650,
        "function_name": "XSPI_ClearTxBuffer",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_11"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000800",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 289,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1702,
        "function_name": "XSPI_ClearRxBuffer",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 290,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1702,
        "function_name": "XSPI_ClearRxBuffer",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_10"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000400",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 291,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1252,
        "function_name": "XSPI_EnableDozeMode",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 292,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1252,
        "function_name": "XSPI_EnableDozeMode",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_15"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00008000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 293,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1256,
        "function_name": "XSPI_EnableDozeMode",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 294,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1256,
        "function_name": "XSPI_EnableDozeMode",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_15"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00008000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 295,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2756,
        "function_name": "XSPI_SetAhbAccessConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 296,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2756,
        "function_name": "XSPI_SetAhbAccessConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_14",
          "bit_15"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x0000C000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 297,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2766,
        "function_name": "XSPI_SetAhbAccessConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 298,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2766,
        "function_name": "XSPI_SetAhbAccessConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 299,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 577,
        "function_name": "XSPI_UpdateLUT",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 300,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 578,
        "function_name": "XSPI_UpdateLUT",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 301,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 583,
        "function_name": "XSPI_UpdateLUT",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 302,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 587,
        "function_name": "XSPI_UpdateLUT",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 303,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 588,
        "function_name": "XSPI_UpdateLUT",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 304,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1565,
        "function_name": "XSPI_GetBusIdleStatus",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 305,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 606,
        "function_name": "XSPI_ResetSfmAndAhbDomain",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 306,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 606,
        "function_name": "XSPI_ResetSfmAndAhbDomain",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0",
          "bit_1"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x00000003",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 307,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 613,
        "function_name": "XSPI_ResetSfmAndAhbDomain",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 308,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 613,
        "function_name": "XSPI_ResetSfmAndAhbDomain",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0",
          "bit_1"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x00000003",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 309,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 641,
        "function_name": "XSPI_SetHyperBusX16Mode",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 310,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 641,
        "function_name": "XSPI_SetHyperBusX16Mode",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 311,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1141,
        "function_name": "XSPI_CheckModuleEnabled",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 312,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 679,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 313,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 679,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_14"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00004000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 314,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 680,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 315,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 680,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 316,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 681,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 317,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 681,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_14"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00004000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 318,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 699,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 319,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 699,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_3",
          "bit_4",
          "bit_5",
          "bit_6",
          "bit_7",
          "bit_8",
          "bit_9",
          "bit_10",
          "bit_11",
          "bit_16",
          "bit_17",
          "bit_18",
          "bit_19"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x000F0FF8",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 320,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 703,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 321,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 703,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_1",
          "bit_2"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x00000006",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 322,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 705,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 323,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 705,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 324,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 709,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 325,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 709,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000001",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 326,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 711,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 327,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 714,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 328,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 714,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000001",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 329,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 742,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 330,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 742,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_1",
          "bit_4",
          "bit_12",
          "bit_13",
          "bit_14",
          "bit_16",
          "bit_17",
          "bit_18",
          "bit_19",
          "bit_20",
          "bit_21",
          "bit_22",
          "bit_23",
          "bit_24",
          "bit_25",
          "bit_26",
          "bit_27",
          "bit_30"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x4FFF7012",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 331,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 746,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 332,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 746,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_2",
          "bit_3"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x0000000C",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 333,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 748,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 334,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 748,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 335,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 752,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 336,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 752,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000001",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 337,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 753,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 338,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 753,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_31"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x80000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 339,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 754,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 340,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 754,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000001",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 341,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 755,
        "function_name": "XSPI_UpdateDllValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 342,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 791,
        "function_name": "XSPI_SetDataLearningConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 343,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 791,
        "function_name": "XSPI_SetDataLearningConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 344,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 795,
        "function_name": "XSPI_SetDataLearningConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 345,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1895,
        "function_name": "XSPI_CheckIPAccessAsserted",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 346,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 831,
        "function_name": "XSPI_UpdateDeviceAddrMode",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 347,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 830,
        "function_name": "XSPI_UpdateDeviceAddrMode",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 348,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 835,
        "function_name": "XSPI_UpdateDeviceAddrMode",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 349,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 835,
        "function_name": "XSPI_UpdateDeviceAddrMode",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_16"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00010000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 350,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 836,
        "function_name": "XSPI_UpdateDeviceAddrMode",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 351,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 836,
        "function_name": "XSPI_UpdateDeviceAddrMode",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_21"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00200000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 352,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 890,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 353,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 890,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_26"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x04000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 354,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 894,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 355,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 894,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_26"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x04000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 356,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 901,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 357,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 901,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_4"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000010",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 358,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 902,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 359,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 902,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 360,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 907,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 361,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 907,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 362,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 914,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 363,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 914,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_4"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000010",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 364,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 915,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 365,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 915,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 366,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 919,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 367,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 919,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 368,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 925,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 369,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 924,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 370,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 929,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 371,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 929,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_21"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00200000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 372,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 933,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 373,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 932,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 374,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 948,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 375,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 948,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 376,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 950,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 377,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 950,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 378,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 952,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 379,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 952,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_7"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000080",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 380,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 956,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 381,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 956,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_7"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000080",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 382,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 961,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 383,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 964,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 384,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 973,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 385,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 975,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 386,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 975,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_5",
          "bit_6"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x00000060",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 387,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 979,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 388,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 979,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_5"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000020",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 389,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 984,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 390,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 984,
        "function_name": "XSPI_SetDeviceConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_6"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000040",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 391,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 184,
        "function_name": "XSPI_GetPPWBFromPageSize",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 392,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1230,
        "function_name": "XSPI_EnableVariableLatency",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 393,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1230,
        "function_name": "XSPI_EnableVariableLatency",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_8"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000100",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 394,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1234,
        "function_name": "XSPI_EnableVariableLatency",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 395,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1234,
        "function_name": "XSPI_EnableVariableLatency",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_8"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000100",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 396,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2616,
        "function_name": "XSPI_SetSFMStatusRegInfo",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 397,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2623,
        "function_name": "XSPI_SetSFMStatusRegInfo",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 398,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2630,
        "function_name": "XSPI_SetSFMStatusRegInfo",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 399,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1035,
        "function_name": "XSPI_UpdateRxBufferWaterMark",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_7",
          "bit_8",
          "bit_9",
          "bit_10",
          "bit_11",
          "bit_12",
          "bit_13",
          "bit_14",
          "bit_15",
          "bit_16",
          "bit_17",
          "bit_18",
          "bit_19",
          "bit_20",
          "bit_21",
          "bit_22",
          "bit_23",
          "bit_24",
          "bit_25",
          "bit_26",
          "bit_27",
          "bit_28",
          "bit_29",
          "bit_30",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0xFFFFFF80",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 400,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1064,
        "function_name": "XSPI_UpdateTxBufferWaterMark",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_8",
          "bit_9",
          "bit_10",
          "bit_11",
          "bit_12",
          "bit_13",
          "bit_14",
          "bit_15",
          "bit_16",
          "bit_17",
          "bit_18",
          "bit_19",
          "bit_20",
          "bit_21",
          "bit_22",
          "bit_23",
          "bit_24",
          "bit_25",
          "bit_26",
          "bit_27",
          "bit_28",
          "bit_29",
          "bit_30",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0xFFFFFF00",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 401,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1130,
        "function_name": "XSPI_UpdateSFPConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 402,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1130,
        "function_name": "XSPI_UpdateSFPConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_29",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0xA0000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 403,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1152,
        "function_name": "XSPI_UpdateSFPConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 404,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1152,
        "function_name": "XSPI_UpdateSFPConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_27",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x88000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 405,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1193,
        "function_name": "XSPI_UpdateSFPConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 406,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1193,
        "function_name": "XSPI_UpdateSFPConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_27",
          "bit_29",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0xA8000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 407,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1239,
        "function_name": "XSPI_UpdateSFPArbitrationLockTimeoutCounter",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 408,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1184,
        "function_name": "XSPI_CheckGlobalConfigLocked",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 409,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1265,
        "function_name": "XSPI_UpdateIPAccessTimeoutCounter",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 410,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1284,
        "function_name": "XSPI_GetMdadErrorReason",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 411,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1288,
        "function_name": "XSPI_GetMdadErrorReason",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 412,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1368,
        "function_name": "XSPI_StartIpAccess",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 413,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1371,
        "function_name": "XSPI_StartIpAccess",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 414,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1382,
        "function_name": "XSPI_StartIpAccess",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 415,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1398,
        "function_name": "XSPI_StartIpAccess",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 416,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1525,
        "function_name": "XSPI_ClearErrorStatusFlags",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 417,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1553,
        "function_name": "XSPI_CheckIpRequestGranted",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 418,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1441,
        "function_name": "XSPI_StartIpAccessNonBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 419,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1445,
        "function_name": "XSPI_StartIpAccessNonBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 420,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1478,
        "function_name": "XSPI_StartIpAccessNonBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 8,
        "memory_alignment": "aligned_8bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 421,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1483,
        "function_name": "XSPI_StartIpAccessNonBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 8,
        "memory_alignment": "aligned_8bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 422,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1417,
        "function_name": "XSPI_EnableInterrupts",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 423,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1417,
        "function_name": "XSPI_EnableInterrupts",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 424,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1418,
        "function_name": "XSPI_EnableInterrupts",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 425,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1418,
        "function_name": "XSPI_EnableInterrupts",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 426,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1429,
        "function_name": "XSPI_DisableInterrupts",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Disable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 427,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1429,
        "function_name": "XSPI_DisableInterrupts",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 428,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1430,
        "function_name": "XSPI_DisableInterrupts",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Disable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 429,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1430,
        "function_name": "XSPI_DisableInterrupts",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Disable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 430,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1905,
        "function_name": "XSPI_ClearIPAccessSeqPointer",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 431,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1905,
        "function_name": "XSPI_ClearIPAccessSeqPointer",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_8"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000100",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 432,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1681,
        "function_name": "XSPI_CheckTxBuffLockOpen",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 433,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1976,
        "function_name": "XSPI_CheckFSMValid",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 434,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1779,
        "function_name": "XSPI_GetRxBufferAvailableBytesCount",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 435,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1791,
        "function_name": "XSPI_GetRxBufferRemovedBytesCount",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 436,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1732,
        "function_name": "XSPI_TriggerRxBufferPopEvent",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 437,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1160,
        "function_name": "XSPI_ResetTgQueue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 438,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1160,
        "function_name": "XSPI_ResetTgQueue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_9"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000200",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 439,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2050,
        "function_name": "XSPI_SetAhbAccessBoundary",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 440,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2050,
        "function_name": "XSPI_SetAhbAccessBoundary",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 441,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2173,
        "function_name": "XSPI_SetAhbBufferConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 442,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2179,
        "function_name": "XSPI_SetAhbBufferConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 443,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2179,
        "function_name": "XSPI_SetAhbBufferConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 444,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2184,
        "function_name": "XSPI_SetAhbBufferConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 445,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2184,
        "function_name": "XSPI_SetAhbBufferConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 446,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2190,
        "function_name": "XSPI_SetAhbBufferConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 447,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2190,
        "function_name": "XSPI_SetAhbBufferConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_30"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x40000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 448,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2201,
        "function_name": "XSPI_SetAhbBufferConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 449,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2201,
        "function_name": "XSPI_SetAhbBufferConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 450,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2214,
        "function_name": "XSPI_SetAhbBufferConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 451,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2664,
        "function_name": "XSPI_UpdateAhbBufferSize",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0",
          "bit_1",
          "bit_2",
          "bit_13",
          "bit_14",
          "bit_15",
          "bit_16",
          "bit_17",
          "bit_18",
          "bit_19",
          "bit_20",
          "bit_21",
          "bit_22",
          "bit_23",
          "bit_24",
          "bit_25",
          "bit_26",
          "bit_27",
          "bit_28",
          "bit_29",
          "bit_30",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0xFFFFE007",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 452,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2665,
        "function_name": "XSPI_UpdateAhbBufferSize",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0",
          "bit_1",
          "bit_2",
          "bit_13",
          "bit_14",
          "bit_15",
          "bit_16",
          "bit_17",
          "bit_18",
          "bit_19",
          "bit_20",
          "bit_21",
          "bit_22",
          "bit_23",
          "bit_24",
          "bit_25",
          "bit_26",
          "bit_27",
          "bit_28",
          "bit_29",
          "bit_30",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0xFFFFE007",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 453,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2666,
        "function_name": "XSPI_UpdateAhbBufferSize",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0",
          "bit_1",
          "bit_2",
          "bit_13",
          "bit_14",
          "bit_15",
          "bit_16",
          "bit_17",
          "bit_18",
          "bit_19",
          "bit_20",
          "bit_21",
          "bit_22",
          "bit_23",
          "bit_24",
          "bit_25",
          "bit_26",
          "bit_27",
          "bit_28",
          "bit_29",
          "bit_30",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0xFFFFE007",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 454,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2705,
        "function_name": "XSPI_EnableAhbBufferPerfMonitor",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 455,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2712,
        "function_name": "XSPI_EnableAhbBufferPerfMonitor",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 456,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2264,
        "function_name": "XSPI_SetAhbAccessSplitSize",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 457,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2264,
        "function_name": "XSPI_SetAhbAccessSplitSize",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_8"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000100",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 458,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2268,
        "function_name": "XSPI_SetAhbAccessSplitSize",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 459,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2268,
        "function_name": "XSPI_SetAhbAccessSplitSize",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_8"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000100",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 460,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2269,
        "function_name": "XSPI_SetAhbAccessSplitSize",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 461,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2269,
        "function_name": "XSPI_SetAhbAccessSplitSize",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 462,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2332,
        "function_name": "XSPI_SetAhbErrorPayload",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 463,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2333,
        "function_name": "XSPI_SetAhbErrorPayload",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 464,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2366,
        "function_name": "XSPI_GetAhbRequestSuspendInfo",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 465,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2382,
        "function_name": "XSPI_GetAhbRequestSuspendInfo",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 466,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2417,
        "function_name": "XSPI_EnableAhbBufferWriteFlush",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 467,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2417,
        "function_name": "XSPI_EnableAhbBufferWriteFlush",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_21"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00200000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 468,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2421,
        "function_name": "XSPI_EnableAhbBufferWriteFlush",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 469,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2421,
        "function_name": "XSPI_EnableAhbBufferWriteFlush",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_21"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00200000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 470,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2513,
        "function_name": "XSPI_SelectPPWFlagClearPolicy",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 471,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2513,
        "function_name": "XSPI_SelectPPWFlagClearPolicy",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_20"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00100000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 472,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2517,
        "function_name": "XSPI_SelectPPWFlagClearPolicy",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 473,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2517,
        "function_name": "XSPI_SelectPPWFlagClearPolicy",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_20"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00100000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 474,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2546,
        "function_name": "XSPI_UpdatePageWaitTimeCounter",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 475,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2551,
        "function_name": "XSPI_UpdatePageWaitTimeCounter",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 476,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2690,
        "function_name": "XSPI_GetAhbSubBufferStatus",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 477,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 2470,
        "function_name": "XSPI_EnableAhbReadPrefetch",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 478,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 2470,
        "function_name": "XSPI_EnableAhbReadPrefetch",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_17"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00020000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 479,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 2474,
        "function_name": "XSPI_EnableAhbReadPrefetch",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 480,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 2474,
        "function_name": "XSPI_EnableAhbReadPrefetch",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_17"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00020000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 481,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2805,
        "function_name": "XSPI_CommonIRQHandler",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 8,
        "memory_alignment": "aligned_8bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-7"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 482,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2813,
        "function_name": "XSPI_CommonIRQHandler",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 8,
        "memory_alignment": "aligned_8bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-7"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 483,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2842,
        "function_name": "XSPI_CommonIRQHandler",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 484,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2848,
        "function_name": "XSPI_CommonIRQHandler",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 485,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2863,
        "function_name": "XSPI_CommonIRQHandler",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 486,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2884,
        "function_name": "XSPI_CommonIRQHandler",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 487,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2896,
        "function_name": "XSPI_CommonIRQHandler",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 488,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2910,
        "function_name": "XSPI_CommonIRQHandler",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 489,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2918,
        "function_name": "XSPI_CommonIRQHandler",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 490,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3000,
        "function_name": "XSPI_Cache64_EnableCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 491,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3006,
        "function_name": "XSPI_Cache64_EnableCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 492,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3006,
        "function_name": "XSPI_Cache64_EnableCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000001",
        "functional_purpose": "Enable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 493,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3036,
        "function_name": "XSPI_Cache64_InvalidateCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 494,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3036,
        "function_name": "XSPI_Cache64_InvalidateCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_24",
          "bit_26",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x85000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 495,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3039,
        "function_name": "XSPI_Cache64_InvalidateCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 496,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3044,
        "function_name": "XSPI_Cache64_InvalidateCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 497,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3044,
        "function_name": "XSPI_Cache64_InvalidateCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_24",
          "bit_26"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x05000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 498,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3018,
        "function_name": "XSPI_Cache64_DisableCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Disable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 499,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3024,
        "function_name": "XSPI_Cache64_DisableCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Disable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 500,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3024,
        "function_name": "XSPI_Cache64_DisableCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000001",
        "functional_purpose": "Disable XSPI2 functionality"
      },
      "execution_order_context": {
        "global_sequence_number": 501,
        "execution_phase": "driver_initialization",
        "execution_context": "general_operation",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3102,
        "function_name": "XSPI_Cache64_CleanCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 502,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3102,
        "function_name": "XSPI_Cache64_CleanCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_25",
          "bit_27",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x8A000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 503,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3105,
        "function_name": "XSPI_Cache64_CleanCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 504,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3110,
        "function_name": "XSPI_Cache64_CleanCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 505,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3110,
        "function_name": "XSPI_Cache64_CleanCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_25",
          "bit_27"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x0A000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 506,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3077,
        "function_name": "XSPI_Cache64_InvalidateCacheByRange",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 507,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3078,
        "function_name": "XSPI_Cache64_InvalidateCacheByRange",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 508,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3083,
        "function_name": "XSPI_Cache64_InvalidateCacheByRange",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000001",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 509,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3086,
        "function_name": "XSPI_Cache64_InvalidateCacheByRange",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 510,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3143,
        "function_name": "XSPI_Cache64_CleanCacheByRange",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 511,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3144,
        "function_name": "XSPI_Cache64_CleanCacheByRange",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 512,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3149,
        "function_name": "XSPI_Cache64_CleanCacheByRange",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000001",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 513,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3152,
        "function_name": "XSPI_Cache64_CleanCacheByRange",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 514,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3168,
        "function_name": "XSPI_Cache64_CleanInvalidateCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 515,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3168,
        "function_name": "XSPI_Cache64_CleanInvalidateCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_24",
          "bit_25",
          "bit_26",
          "bit_27",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x8F000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 516,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3172,
        "function_name": "XSPI_Cache64_CleanInvalidateCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 517,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3177,
        "function_name": "XSPI_Cache64_CleanInvalidateCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 518,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3177,
        "function_name": "XSPI_Cache64_CleanInvalidateCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_24",
          "bit_25",
          "bit_26",
          "bit_27"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x0F000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 519,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3211,
        "function_name": "XSPI_Cache64_CleanInvalidateByRange",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 520,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3212,
        "function_name": "XSPI_Cache64_CleanInvalidateByRange",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 521,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3217,
        "function_name": "XSPI_Cache64_CleanInvalidateByRange",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000001",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 522,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3220,
        "function_name": "XSPI_Cache64_CleanInvalidateByRange",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 523,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3290,
        "function_name": "XSPI_Cache64_SetRegionConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_10",
          "bit_11",
          "bit_12",
          "bit_13",
          "bit_14",
          "bit_15",
          "bit_16",
          "bit_17",
          "bit_18",
          "bit_19",
          "bit_20",
          "bit_21",
          "bit_22",
          "bit_23",
          "bit_24",
          "bit_25",
          "bit_26",
          "bit_27",
          "bit_28",
          "bit_29",
          "bit_30",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0xFFFFFC00",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 524,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3291,
        "function_name": "XSPI_Cache64_SetRegionConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_10",
          "bit_11",
          "bit_12",
          "bit_13",
          "bit_14",
          "bit_15",
          "bit_16",
          "bit_17",
          "bit_18",
          "bit_19",
          "bit_20",
          "bit_21",
          "bit_22",
          "bit_23",
          "bit_24",
          "bit_25",
          "bit_26",
          "bit_27",
          "bit_28",
          "bit_29",
          "bit_30",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0xFFFFFC00",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 525,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3293,
        "function_name": "XSPI_Cache64_SetRegionConfig",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Configure XSPI2 settings"
      },
      "execution_order_context": {
        "global_sequence_number": 526,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1615,
        "function_name": "XSPI_ClearCmdExecutionArbitrationStatusFlags",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 527,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1514,
        "function_name": "XSPI_GetErrorStatusFlags",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 528,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1604,
        "function_name": "XSPI_GetCmdExecutionArbitrationStatusFlags",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Module configuration"
      },
      "execution_order_context": {
        "global_sequence_number": 529,
        "execution_phase": "driver_initialization",
        "execution_context": "configuration_setup",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.h",
        "source_line_number": 350,
        "function_name": "GPIO_PinWrite",
        "llvm_ir_source_file": "fsl_gpio.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Write data to GPIO0"
      },
      "execution_order_context": {
        "global_sequence_number": 530,
        "execution_phase": "runtime_operation",
        "execution_context": "pin_configuration",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.h",
        "source_line_number": 354,
        "function_name": "GPIO_PinWrite",
        "llvm_ir_source_file": "fsl_gpio.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "GPIO0",
        "register_name": "PDOR",
        "physical_address": "0x1074790400",
        "peripheral_base_address": "0x1074790400",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Write data to GPIO0"
      },
      "execution_order_context": {
        "global_sequence_number": 531,
        "execution_phase": "runtime_operation",
        "execution_context": "pin_configuration",
        "critical_path_classification": "configuration_dependent"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "io_interface",
        "initialization_sequence_priority": 5,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "response_time_dependent"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1578,
        "function_name": "XSPI_CheckAhbReadAccessAsserted",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 532,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "source_line_number": 1591,
        "function_name": "XSPI_CheckAhbWriteAccessAsserted",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Write data to XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 533,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1546,
        "function_name": "XSPI_WriteBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Write data to XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 534,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1550,
        "function_name": "XSPI_WriteBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Write data to XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 535,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1561,
        "function_name": "XSPI_WriteBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Write data to XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 536,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1564,
        "function_name": "XSPI_WriteBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Write data to XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 537,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1581,
        "function_name": "XSPI_WriteBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Write data to XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 538,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1584,
        "function_name": "XSPI_WriteBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Write data to XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 539,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1591,
        "function_name": "XSPI_WriteBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Write data to XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 540,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1615,
        "function_name": "XSPI_ReadBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 541,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1632,
        "function_name": "XSPI_ReadBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 542,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1632,
        "function_name": "XSPI_ReadBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 543,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1637,
        "function_name": "XSPI_ReadBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 544,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1639,
        "function_name": "XSPI_ReadBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 545,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1642,
        "function_name": "XSPI_ReadBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 546,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1657,
        "function_name": "XSPI_ReadBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 547,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1670,
        "function_name": "XSPI_ReadBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 548,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1685,
        "function_name": "XSPI_ReadBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 549,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1695,
        "function_name": "XSPI_ReadBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 550,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1734,
        "function_name": "XSPI_TransferBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Transfer data via XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 551,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "performance_sensitive"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1740,
        "function_name": "XSPI_TransferBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Transfer data via XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 552,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "performance_sensitive"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 1848,
        "function_name": "XSPI_TransferBlocking",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Transfer data via XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 553,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "performance_sensitive"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2083,
        "function_name": "XSPI_SetAhbReadDataSeqId",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 554,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2083,
        "function_name": "XSPI_SetAhbReadDataSeqId",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 555,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2115,
        "function_name": "XSPI_SetAhbWriteDataSeqId",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Write data to XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 556,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2115,
        "function_name": "XSPI_SetAhbWriteDataSeqId",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Write data to XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 557,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2300,
        "function_name": "XSPI_UpdateAhbHreadyTimeOutValue",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_16",
          "bit_17",
          "bit_18",
          "bit_19",
          "bit_20",
          "bit_21",
          "bit_22",
          "bit_23",
          "bit_24",
          "bit_25",
          "bit_26",
          "bit_27",
          "bit_28",
          "bit_29",
          "bit_30",
          "bit_31"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0xFFFF0000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 558,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2349,
        "function_name": "XSPI_ReturnAhbReadErrorInfo",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 559,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2350,
        "function_name": "XSPI_ReturnAhbReadErrorInfo",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 560,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2472,
        "function_name": "XSPI_BlockAccessAfterAhbWrite",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Write data to XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 561,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2476,
        "function_name": "XSPI_BlockAccessAfterAhbWrite",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Write data to XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 562,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2586,
        "function_name": "XSPI_SetAhbReadStatusRegSeqId",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 563,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 2586,
        "function_name": "XSPI_SetAhbReadStatusRegSeqId",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0-31"
        ],
        "bit_field_operations": "full_register_write",
        "operation_mask": "0xFFFFFFFF",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 564,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3241,
        "function_name": "XSPI_Cache64_ReadCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 565,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3241,
        "function_name": "XSPI_Cache64_ReadCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_24",
          "bit_25",
          "bit_27"
        ],
        "bit_field_operations": "multi_bit_field_operation",
        "operation_mask": "0x0B000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 566,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3242,
        "function_name": "XSPI_Cache64_ReadCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 567,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3242,
        "function_name": "XSPI_Cache64_ReadCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_26"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x04000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 568,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3244,
        "function_name": "XSPI_Cache64_ReadCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_write",
        "bits_modified": [
          "bit_0"
        ],
        "bit_field_operations": "single_bit_operation",
        "operation_mask": "0x00000001",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 569,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "peripheral_local_impact",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3245,
        "function_name": "XSPI_Cache64_ReadCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 570,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    },
    {
      "source_traceability": {
        "relative_source_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "source_line_number": 3248,
        "function_name": "XSPI_Cache64_ReadCache",
        "llvm_ir_source_file": "fsl_xspi.ll",
        "analysis_source_type": "driver"
      },
      "hardware_register_info": {
        "peripheral_name": "XSPI2",
        "register_name": "MCR",
        "physical_address": "0x1078005760",
        "peripheral_base_address": "0x1078005760",
        "register_offset": "0x0",
        "data_width_bits": 32,
        "memory_alignment": "aligned_32bit"
      },
      "bit_level_analysis": {
        "access_type": "volatile_read",
        "bits_modified": [],
        "bit_field_operations": "read_only_access",
        "operation_mask": "0x00000000",
        "functional_purpose": "Read data from XSPI2"
      },
      "execution_order_context": {
        "global_sequence_number": 571,
        "execution_phase": "runtime_operation",
        "execution_context": "data_transfer",
        "critical_path_classification": "initialization_required"
      },
      "embedded_systems_context": {
        "hardware_dependency_level": "memory_interface",
        "initialization_sequence_priority": 6,
        "system_impact_classification": "monitoring_access",
        "timing_criticality": "timing_tolerant"
      }
    }
  ]
}