adapter_khz     1000
interface ftdi

ftdi_vid_pid 0x0403 0x6010

# Channel 1 is taken by Xilinx JTAG
ftdi_channel 0

# links:
# http://openocd.org/doc-release/html/Debug-Adapter-Configuration.html
# 
# Bit  MPSSE     FT2232    JTAG    Type   Description
# Bit0 TCK       ADBUS0    TCK     Out    Clock Signal Output
# Bit1 TDI       ADBUS1    TDI     Out    Serial Data Out
# Bit2 TDO       ADBUS2    TDO     In     Serial Data In
# Bit3 TMS       ADBUS3    TMS     Out    Select Signal Out
# Bit4 GPIOL0    ADBUS4    nTRST   In/Out General Purpose I/O 
# this corresponds to the following in/out layout, with TMS initially set to 1

#1ftdi_layout_init 0x00e8 0x60eb
 ftdi layout_init 0x0088 0x008b
#ftdi layout_init 0x0010 0x007b
# we only have to specify nTRST, the others are assigned correctly by default
ftdi layout_signal nTRST -data 0x0010
ftdi layout_signal nSRST -ndata 0x0020


# interface ftdi
# ftdi_vid_pid 0x0403 0x6010
# ftdi_channel 0
# ftdi_layout_init 0x00e8 0x60eb
# reset_config none

# source [find cpld/xilinx-xc7.cfg]
# source [find cpld/jtagspi.cfg]
# adapter_khz 25000
# proc fpga_program {} {
#     global _CHIPNAME
#     xc7_program $_CHIPNAME.tap
# }


set _CHIPNAME riscv

jtag newtap $_CHIPNAME unknown0 -irlen 5 -expected-id 0x53501db3
jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x5cafedb3

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME riscv -chain-position $_TARGETNAME -coreid 0x3e0

gdb_report_data_abort enable
gdb_report_register_access_error enable

riscv set_reset_timeout_sec 120
riscv set_command_timeout_sec 120

# prefer to use sba for system bus access
riscv set_prefer_sba on

# dump jtag chain
scan_chain


init
halt
echo "Ready for Remote Connections"