//
// Generated (version 2022.2-SP1-Lite<build 132640>) at Tue May 14 17:06:24 2024
//

module gate74LS00
(
    input A1,
    input A2,
    output N4_inv
);

    GTP_LUT2 /* N4 */ #(
            .INIT(4'b1110))
        N4 (
            .Z (N4_inv),
            .I0 (A1),
            .I1 (A2));
	// LUT = (I0)|(I1) ;


endmodule


module AorB
(
    input A,
    input B,
    output F
);
    wire \U1/N4_inv_rnmt ;
    wire nt_A;
    wire nt_B;

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="H14", PAP_IO_VCCIO="1.2", PAP_IO_STANDARD="LVCMOS12", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* A_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        A_ibuf (
            .O (nt_A),
            .I (A));
	// ../source/AorB.v:2

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="G13", PAP_IO_VCCIO="1.2", PAP_IO_STANDARD="LVCMOS12", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* B_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        B_ibuf (
            .O (nt_B),
            .I (B));
	// ../source/AorB.v:2

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="N15", PAP_IO_VCCIO="1.2", PAP_IO_STANDARD="LVCMOS12", PAP_IO_DRIVE="2", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* F_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        F_obuf (
            .O (F),
            .I (\U1/N4_inv_rnmt ));
	// ../source/AorB.v:3

    GTP_GRS GRS_INST (
            .GRS_N (1'b1));

    gate74LS00 U1 (
            .N4_inv (\U1/N4_inv_rnmt ),
            .A1 (nt_A),
            .A2 (nt_B));
	// ../source/AorB.v:7


endmodule

