[submodule "vhdl/uart"]
	path = vhdl/uart
	url = https://github.com/jswtyc/SystemVerilog_UART.git
