// Seed: 3821032469
module module_0 #(
    parameter id_2 = 32'd26
) (
    id_1
);
  output logic [7:0] id_1;
  logic _id_2;
  assign id_1[id_2][id_2-id_2 : id_2] = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd29
) (
    id_1,
    id_2,
    id_3,
    _id_4[id_4 : 1],
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  module_0 modCall_1 (id_5);
  output logic [7:0] id_5;
  inout logic [7:0] _id_4;
  output wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  wire id_8;
  always_comb #1 begin : LABEL_0
    $signed(83);
    ;
    #id_9 id_5[1'b0] = -1;
  end
endmodule
