<stg><name>getPixelColorRGBA16</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %mode_bitdepth_addr = getelementptr [1000 x i32]* %mode_bitdepth, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mode_bitdepth_addr"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="10">
<![CDATA[
:23  %mode_bitdepth_load = load i32* %mode_bitdepth_addr, align 4

]]></Node>
<StgValue><ssdm name="mode_bitdepth_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i16]* %r), !map !35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i16]* %g), !map !41

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i16]* %b), !map !45

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i16]* %a), !map !49

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i8]* %in_r), !map !53

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i64 %i), !map !57

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %mode_bitdepth), !map !63

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %mode_colortype), !map !67

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %mode_key_r), !map !71

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %mode_key_g), !map !75

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %mode_key_b), !map !79

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %mode_key_defined), !map !83

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %i_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %i)

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %mode_key_defined_add = getelementptr [1000 x i32]* %mode_key_defined, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mode_key_defined_add"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %mode_key_r_addr = getelementptr [1000 x i32]* %mode_key_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mode_key_r_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %mode_colortype_addr = getelementptr [1000 x i32]* %mode_colortype, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mode_colortype_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %a_addr = getelementptr [1000 x i16]* %a, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %b_addr = getelementptr [1000 x i16]* %b, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %g_addr = getelementptr [1000 x i16]* %g, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="g_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %r_addr = getelementptr [1000 x i16]* %r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="r_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !87

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @getPixelColorRGBA16_s) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="10">
<![CDATA[
:23  %mode_bitdepth_load = load i32* %mode_bitdepth_addr, align 4

]]></Node>
<StgValue><ssdm name="mode_bitdepth_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %icmp_ln25 = icmp eq i32 %mode_bitdepth_load, 16

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:25  br i1 %icmp_ln25, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
:0  %mode_colortype_load = load i32* %mode_colortype_addr, align 4

]]></Node>
<StgValue><ssdm name="mode_colortype_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
:0  %mode_colortype_load = load i32* %mode_colortype_addr, align 4

]]></Node>
<StgValue><ssdm name="mode_colortype_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln27 = icmp eq i32 %mode_colortype_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln27, label %_ifconv, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="64">
<![CDATA[
_ifconv:0  %trunc_ln29 = trunc i64 %i_read to i10

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
_ifconv:1  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %trunc_ln29, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:2  %zext_ln29 = zext i11 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %in_addr = getelementptr [1000 x i8]* %in_r, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:4  %in_load = load i8* %in_addr, align 1

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:5  %or_ln29 = or i11 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:6  %zext_ln29_1 = zext i11 %or_ln29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %in_addr_1 = getelementptr [1000 x i8]* %in_r, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="in_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:8  %in_load_1 = load i8* %in_addr_1, align 1

]]></Node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:13  %mode_key_defined_loa = load i32* %mode_key_defined_add, align 4

]]></Node>
<StgValue><ssdm name="mode_key_defined_loa"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:15  %mode_key_r_load = load i32* %mode_key_r_addr, align 4

]]></Node>
<StgValue><ssdm name="mode_key_r_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:4  %in_load = load i8* %in_addr, align 1

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:8  %in_load_1 = load i8* %in_addr_1, align 1

]]></Node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:9  %tmp = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %in_load, i8 %in_load_1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
_ifconv:10  store i16 %tmp, i16* %b_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
_ifconv:11  store i16 %tmp, i16* %g_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
_ifconv:12  store i16 %tmp, i16* %r_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:13  %mode_key_defined_loa = load i32* %mode_key_defined_add, align 4

]]></Node>
<StgValue><ssdm name="mode_key_defined_loa"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:14  %zext_ln30 = zext i16 %tmp to i32

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:15  %mode_key_r_load = load i32* %mode_key_r_addr, align 4

]]></Node>
<StgValue><ssdm name="mode_key_r_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %icmp_ln30 = icmp eq i32 %mode_key_defined_loa, 0

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %icmp_ln30_1 = icmp ne i32 %zext_ln30, %mode_key_r_load

]]></Node>
<StgValue><ssdm name="icmp_ln30_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %or_ln30 = or i1 %icmp_ln30_1, %icmp_ln30

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:19  %select_ln30 = select i1 %or_ln30, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
_ifconv:20  store i16 %select_ln30, i16* %a_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:21  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
._crit_edge:0  %p_0 = phi i7 [ 0, %_ifconv ], [ -43, %0 ], [ -43, %1 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge:1  %zext_ln58 = zext i7 %p_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge:2  ret i32 %zext_ln58

]]></Node>
<StgValue><ssdm name="ret_ln58"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="71" name="r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="g" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="g"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="b" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="a" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i"/></StgValue>
</port>
<port id="77" name="mode_bitdepth" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mode_bitdepth"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="mode_colortype" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mode_colortype"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="mode_key_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mode_key_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="mode_key_g" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="mode_key_g"/></StgValue>
</port>
<port id="81" name="mode_key_b" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="mode_key_b"/></StgValue>
</port>
<port id="82" name="mode_key_defined" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mode_key_defined"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="83" from="mode_bitdepth" to="mode_bitdepth_addr" fromId="77" toId="5">
</dataflow>
<dataflow id="85" from="StgValue_84" to="mode_bitdepth_addr" fromId="84" toId="5">
</dataflow>
<dataflow id="86" from="StgValue_84" to="mode_bitdepth_addr" fromId="84" toId="5">
</dataflow>
<dataflow id="87" from="mode_bitdepth_addr" to="mode_bitdepth_load" fromId="5" toId="6">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="7">
</dataflow>
<dataflow id="90" from="r" to="specbitsmap_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="8">
</dataflow>
<dataflow id="92" from="g" to="specbitsmap_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="94" from="b" to="specbitsmap_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="96" from="a" to="specbitsmap_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="11">
</dataflow>
<dataflow id="98" from="in_r" to="specbitsmap_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="100" from="i" to="specbitsmap_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="13">
</dataflow>
<dataflow id="102" from="mode_bitdepth" to="specbitsmap_ln0" fromId="77" toId="13">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="14">
</dataflow>
<dataflow id="104" from="mode_colortype" to="specbitsmap_ln0" fromId="78" toId="14">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="106" from="mode_key_r" to="specbitsmap_ln0" fromId="79" toId="15">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="16">
</dataflow>
<dataflow id="108" from="mode_key_g" to="specbitsmap_ln0" fromId="80" toId="16">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="17">
</dataflow>
<dataflow id="110" from="mode_key_b" to="specbitsmap_ln0" fromId="81" toId="17">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="18">
</dataflow>
<dataflow id="112" from="mode_key_defined" to="specbitsmap_ln0" fromId="82" toId="18">
</dataflow>
<dataflow id="114" from="_ssdm_op_Read.ap_auto.i64" to="i_read" fromId="113" toId="19">
</dataflow>
<dataflow id="115" from="i" to="i_read" fromId="76" toId="19">
</dataflow>
<dataflow id="116" from="mode_key_defined" to="mode_key_defined_add" fromId="82" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_84" to="mode_key_defined_add" fromId="84" toId="20">
</dataflow>
<dataflow id="118" from="StgValue_84" to="mode_key_defined_add" fromId="84" toId="20">
</dataflow>
<dataflow id="119" from="mode_key_r" to="mode_key_r_addr" fromId="79" toId="21">
</dataflow>
<dataflow id="120" from="StgValue_84" to="mode_key_r_addr" fromId="84" toId="21">
</dataflow>
<dataflow id="121" from="StgValue_84" to="mode_key_r_addr" fromId="84" toId="21">
</dataflow>
<dataflow id="122" from="mode_colortype" to="mode_colortype_addr" fromId="78" toId="22">
</dataflow>
<dataflow id="123" from="StgValue_84" to="mode_colortype_addr" fromId="84" toId="22">
</dataflow>
<dataflow id="124" from="StgValue_84" to="mode_colortype_addr" fromId="84" toId="22">
</dataflow>
<dataflow id="125" from="a" to="a_addr" fromId="74" toId="23">
</dataflow>
<dataflow id="126" from="StgValue_84" to="a_addr" fromId="84" toId="23">
</dataflow>
<dataflow id="127" from="StgValue_84" to="a_addr" fromId="84" toId="23">
</dataflow>
<dataflow id="128" from="b" to="b_addr" fromId="73" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_84" to="b_addr" fromId="84" toId="24">
</dataflow>
<dataflow id="130" from="StgValue_84" to="b_addr" fromId="84" toId="24">
</dataflow>
<dataflow id="131" from="g" to="g_addr" fromId="72" toId="25">
</dataflow>
<dataflow id="132" from="StgValue_84" to="g_addr" fromId="84" toId="25">
</dataflow>
<dataflow id="133" from="StgValue_84" to="g_addr" fromId="84" toId="25">
</dataflow>
<dataflow id="134" from="r" to="r_addr" fromId="71" toId="26">
</dataflow>
<dataflow id="135" from="StgValue_84" to="r_addr" fromId="84" toId="26">
</dataflow>
<dataflow id="136" from="StgValue_84" to="r_addr" fromId="84" toId="26">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="27">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specbitsmap_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="140" toId="28">
</dataflow>
<dataflow id="143" from="getPixelColorRGBA16_s" to="spectopmodule_ln0" fromId="142" toId="28">
</dataflow>
<dataflow id="144" from="mode_bitdepth_addr" to="mode_bitdepth_load" fromId="5" toId="29">
</dataflow>
<dataflow id="145" from="mode_bitdepth_load" to="icmp_ln25" fromId="29" toId="30">
</dataflow>
<dataflow id="147" from="StgValue_146" to="icmp_ln25" fromId="146" toId="30">
</dataflow>
<dataflow id="148" from="icmp_ln25" to="br_ln25" fromId="30" toId="31">
</dataflow>
<dataflow id="149" from="mode_colortype_addr" to="mode_colortype_load" fromId="22" toId="32">
</dataflow>
<dataflow id="150" from="mode_colortype_addr" to="mode_colortype_load" fromId="22" toId="33">
</dataflow>
<dataflow id="151" from="mode_colortype_load" to="icmp_ln27" fromId="33" toId="34">
</dataflow>
<dataflow id="152" from="StgValue_138" to="icmp_ln27" fromId="138" toId="34">
</dataflow>
<dataflow id="153" from="icmp_ln27" to="br_ln27" fromId="34" toId="35">
</dataflow>
<dataflow id="154" from="i_read" to="trunc_ln29" fromId="19" toId="36">
</dataflow>
<dataflow id="156" from="_ssdm_op_BitConcatenate.i11.i10.i1" to="shl_ln" fromId="155" toId="37">
</dataflow>
<dataflow id="157" from="trunc_ln29" to="shl_ln" fromId="36" toId="37">
</dataflow>
<dataflow id="159" from="StgValue_158" to="shl_ln" fromId="158" toId="37">
</dataflow>
<dataflow id="160" from="shl_ln" to="zext_ln29" fromId="37" toId="38">
</dataflow>
<dataflow id="161" from="in_r" to="in_addr" fromId="75" toId="39">
</dataflow>
<dataflow id="162" from="StgValue_84" to="in_addr" fromId="84" toId="39">
</dataflow>
<dataflow id="163" from="zext_ln29" to="in_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="164" from="in_addr" to="in_load" fromId="39" toId="40">
</dataflow>
<dataflow id="165" from="shl_ln" to="or_ln29" fromId="37" toId="41">
</dataflow>
<dataflow id="167" from="StgValue_166" to="or_ln29" fromId="166" toId="41">
</dataflow>
<dataflow id="168" from="or_ln29" to="zext_ln29_1" fromId="41" toId="42">
</dataflow>
<dataflow id="169" from="in_r" to="in_addr_1" fromId="75" toId="43">
</dataflow>
<dataflow id="170" from="StgValue_84" to="in_addr_1" fromId="84" toId="43">
</dataflow>
<dataflow id="171" from="zext_ln29_1" to="in_addr_1" fromId="42" toId="43">
</dataflow>
<dataflow id="172" from="in_addr_1" to="in_load_1" fromId="43" toId="44">
</dataflow>
<dataflow id="173" from="mode_key_defined_add" to="mode_key_defined_loa" fromId="20" toId="45">
</dataflow>
<dataflow id="174" from="mode_key_r_addr" to="mode_key_r_load" fromId="21" toId="46">
</dataflow>
<dataflow id="175" from="in_addr" to="in_load" fromId="39" toId="47">
</dataflow>
<dataflow id="176" from="in_addr_1" to="in_load_1" fromId="43" toId="48">
</dataflow>
<dataflow id="178" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp" fromId="177" toId="49">
</dataflow>
<dataflow id="179" from="in_load" to="tmp" fromId="47" toId="49">
</dataflow>
<dataflow id="180" from="in_load_1" to="tmp" fromId="48" toId="49">
</dataflow>
<dataflow id="181" from="tmp" to="store_ln29" fromId="49" toId="50">
</dataflow>
<dataflow id="182" from="b_addr" to="store_ln29" fromId="24" toId="50">
</dataflow>
<dataflow id="183" from="tmp" to="store_ln29" fromId="49" toId="51">
</dataflow>
<dataflow id="184" from="g_addr" to="store_ln29" fromId="25" toId="51">
</dataflow>
<dataflow id="185" from="tmp" to="store_ln29" fromId="49" toId="52">
</dataflow>
<dataflow id="186" from="r_addr" to="store_ln29" fromId="26" toId="52">
</dataflow>
<dataflow id="187" from="mode_key_defined_add" to="mode_key_defined_loa" fromId="20" toId="53">
</dataflow>
<dataflow id="188" from="tmp" to="zext_ln30" fromId="49" toId="54">
</dataflow>
<dataflow id="189" from="mode_key_r_addr" to="mode_key_r_load" fromId="21" toId="55">
</dataflow>
<dataflow id="190" from="mode_key_defined_loa" to="icmp_ln30" fromId="53" toId="56">
</dataflow>
<dataflow id="191" from="StgValue_138" to="icmp_ln30" fromId="138" toId="56">
</dataflow>
<dataflow id="192" from="zext_ln30" to="icmp_ln30_1" fromId="54" toId="57">
</dataflow>
<dataflow id="193" from="mode_key_r_load" to="icmp_ln30_1" fromId="55" toId="57">
</dataflow>
<dataflow id="194" from="icmp_ln30_1" to="or_ln30" fromId="57" toId="58">
</dataflow>
<dataflow id="195" from="icmp_ln30" to="or_ln30" fromId="56" toId="58">
</dataflow>
<dataflow id="196" from="or_ln30" to="select_ln30" fromId="58" toId="59">
</dataflow>
<dataflow id="198" from="StgValue_197" to="select_ln30" fromId="197" toId="59">
</dataflow>
<dataflow id="200" from="StgValue_199" to="select_ln30" fromId="199" toId="59">
</dataflow>
<dataflow id="201" from="select_ln30" to="store_ln30" fromId="59" toId="60">
</dataflow>
<dataflow id="202" from="a_addr" to="store_ln30" fromId="23" toId="60">
</dataflow>
<dataflow id="204" from="StgValue_203" to="p_0" fromId="203" toId="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="205" from="br_ln57" to="p_0" fromId="61" toId="62">
</dataflow>
<dataflow id="207" from="StgValue_206" to="p_0" fromId="206" toId="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="br_ln25" to="p_0" fromId="31" toId="62">
</dataflow>
<dataflow id="209" from="StgValue_206" to="p_0" fromId="206" toId="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="210" from="br_ln27" to="p_0" fromId="35" toId="62">
</dataflow>
<dataflow id="211" from="p_0" to="zext_ln58" fromId="62" toId="63">
</dataflow>
<dataflow id="212" from="zext_ln58" to="ret_ln58" fromId="63" toId="64">
</dataflow>
<dataflow id="213" from="icmp_ln25" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="214" from="icmp_ln27" to="StgValue_3" fromId="34" toId="3">
</dataflow>
<dataflow id="215" from="icmp_ln25" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="216" from="icmp_ln27" to="StgValue_4" fromId="34" toId="4">
</dataflow>
</dataflows>


</stg>
