#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 30 15:25:41 2021
# Process ID: 18580
# Current directory: C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2952 C:\Users\rrine\VivadoProjects\ECE369AryDavidRusty\Competition\labs9-15\labs9-15.xpr
# Log file: C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/vivado.log
# Journal file: C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TopLevel [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TopLevel_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav2.wcfg
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav3.wcfg
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav4.wcfg
source TopLevel_tb.tcl
run 250 ms
relaunch_sim
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/InstructionWB}} 
restart
run 250 ms
relaunch_sim
run 250 ms
synth_design -rtl -name rtl_1
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/ID_EX/f0In}} {{/TopLevel_tb/tl/ID_EX/f1In}} {{/TopLevel_tb/tl/ID_EX/f2In}} {{/TopLevel_tb/tl/ID_EX/f3In}} {{/TopLevel_tb/tl/ID_EX/f4In}} {{/TopLevel_tb/tl/ID_EX/f5In}} {{/TopLevel_tb/tl/ID_EX/f6In}} {{/TopLevel_tb/tl/ID_EX/f7In}} {{/TopLevel_tb/tl/ID_EX/f8In}} {{/TopLevel_tb/tl/ID_EX/f9In}} {{/TopLevel_tb/tl/ID_EX/f10In}} {{/TopLevel_tb/tl/ID_EX/f11In}} {{/TopLevel_tb/tl/ID_EX/f12In}} {{/TopLevel_tb/tl/ID_EX/f13In}} {{/TopLevel_tb/tl/ID_EX/f14In}} {{/TopLevel_tb/tl/ID_EX/f15In}} 
restart
run 250 ms
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB0}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB0/Address1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB0/Address2}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB1/Address1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB1/Address2}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB2/Address1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB2/Address2}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB3/Address1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB3/Address2}} 
restart
run 250 ms
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB0/ReadData1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB0/ReadData2}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB1/ReadData1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB1/ReadData2}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB2/ReadData1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB2/ReadData2}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB3/ReadData1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/DataB3/ReadData2}} 
restart
run 250 ms
save_wave_config {C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav2.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav2.wcfg
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav3.wcfg
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav4.wcfg
source TopLevel_tb.tcl
run 250 ms
refresh_design
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/Control/MemRead}} 
restart
run 250 ms
current_wave_config {TopLevel_tb_behav2.wcfg}
log_wave {/TopLevel_tb/tl/Control/Instruction} 
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/Control/Instruction}} 
relaunch_sim
run 250 ms
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/Control/HiLoOrNormal}} 
restart
run 250 ms
relaunch_sim
run 250 ms
relaunch_sim
relaunch_sim
run 250 ms
refresh_design
refresh_design
relaunch_sim
relaunch_sim
run 250 ms
relaunch_sim
run 250 ms
relaunch_sim
run 250 ms
save_wave_config {C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav2.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav2.wcfg
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav3.wcfg
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav4.wcfg
source TopLevel_tb.tcl
run 250 ms
current_wave_config {TopLevel_tb_behav2.wcfg}
add_wave {{/TopLevel_tb/tl/EX_MEM/ALUResultOut}} 
restart
run 250 ms
relaunch_sim
run 250 ms
refresh_design
relaunch_sim
run 250 ms
save_wave_config {C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav2.wcfg}
close_sim
