# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Dec 13 2020 21:22:16

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk12
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk12:R vs. clk12:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: p_hLED[0]
			6.2.2::Path details for port: p_hLED[10]
			6.2.3::Path details for port: p_hLED[11]
			6.2.4::Path details for port: p_hLED[12]
			6.2.5::Path details for port: p_hLED[13]
			6.2.6::Path details for port: p_hLED[14]
			6.2.7::Path details for port: p_hLED[1]
			6.2.8::Path details for port: p_hLED[2]
			6.2.9::Path details for port: p_hLED[3]
			6.2.10::Path details for port: p_hLED[4]
			6.2.11::Path details for port: p_hLED[5]
			6.2.12::Path details for port: p_hLED[6]
			6.2.13::Path details for port: p_hLED[7]
			6.2.14::Path details for port: p_hLED[8]
			6.2.15::Path details for port: p_hLED[9]
			6.2.16::Path details for port: p_vLED[0]
			6.2.17::Path details for port: p_vLED[1]
			6.2.18::Path details for port: p_vLED[2]
			6.2.19::Path details for port: p_vLED[3]
			6.2.20::Path details for port: p_vLED[4]
			6.2.21::Path details for port: p_vLED[5]
			6.2.22::Path details for port: p_vLED[6]
			6.2.23::Path details for port: p_vLED[7]
			6.2.24::Path details for port: p_vLED[8]
			6.2.25::Path details for port: p_vLED[9]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: p_hLED[0]
			6.5.2::Path details for port: p_hLED[10]
			6.5.3::Path details for port: p_hLED[11]
			6.5.4::Path details for port: p_hLED[12]
			6.5.5::Path details for port: p_hLED[13]
			6.5.6::Path details for port: p_hLED[14]
			6.5.7::Path details for port: p_hLED[1]
			6.5.8::Path details for port: p_hLED[2]
			6.5.9::Path details for port: p_hLED[3]
			6.5.10::Path details for port: p_hLED[4]
			6.5.11::Path details for port: p_hLED[5]
			6.5.12::Path details for port: p_hLED[6]
			6.5.13::Path details for port: p_hLED[7]
			6.5.14::Path details for port: p_hLED[8]
			6.5.15::Path details for port: p_hLED[9]
			6.5.16::Path details for port: p_vLED[0]
			6.5.17::Path details for port: p_vLED[1]
			6.5.18::Path details for port: p_vLED[2]
			6.5.19::Path details for port: p_vLED[3]
			6.5.20::Path details for port: p_vLED[4]
			6.5.21::Path details for port: p_vLED[5]
			6.5.22::Path details for port: p_vLED[6]
			6.5.23::Path details for port: p_vLED[7]
			6.5.24::Path details for port: p_vLED[8]
			6.5.25::Path details for port: p_vLED[9]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: clk12  | Frequency: 188.60 MHz  | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk12         clk12          83330            78028       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port  Clock to Out  Clock Reference:Phase  
----------  ----------  ------------  ---------------------  
p_hLED[0]   p_clk12     6847          clk12:R                
p_hLED[10]  p_clk12     7345          clk12:R                
p_hLED[11]  p_clk12     7724          clk12:R                
p_hLED[12]  p_clk12     8158          clk12:R                
p_hLED[13]  p_clk12     7205          clk12:R                
p_hLED[14]  p_clk12     7703          clk12:R                
p_hLED[1]   p_clk12     6714          clk12:R                
p_hLED[2]   p_clk12     6714          clk12:R                
p_hLED[3]   p_clk12     6714          clk12:R                
p_hLED[4]   p_clk12     7660          clk12:R                
p_hLED[5]   p_clk12     6714          clk12:R                
p_hLED[6]   p_clk12     7969          clk12:R                
p_hLED[7]   p_clk12     7611          clk12:R                
p_hLED[8]   p_clk12     7864          clk12:R                
p_hLED[9]   p_clk12     7415          clk12:R                
p_vLED[0]   p_clk12     8271          clk12:R                
p_vLED[1]   p_clk12     7703          clk12:R                
p_vLED[2]   p_clk12     7906          clk12:R                
p_vLED[3]   p_clk12     7689          clk12:R                
p_vLED[4]   p_clk12     7415          clk12:R                
p_vLED[5]   p_clk12     7296          clk12:R                
p_vLED[6]   p_clk12     7380          clk12:R                
p_vLED[7]   p_clk12     7555          clk12:R                
p_vLED[8]   p_clk12     8039          clk12:R                
p_vLED[9]   p_clk12     7696          clk12:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port  Minimum Clock to Out  Clock Reference:Phase  
----------  ----------  --------------------  ---------------------  
p_hLED[0]   p_clk12     6448                  clk12:R                
p_hLED[10]  p_clk12     6960                  clk12:R                
p_hLED[11]  p_clk12     7360                  clk12:R                
p_hLED[12]  p_clk12     7921                  clk12:R                
p_hLED[13]  p_clk12     6890                  clk12:R                
p_hLED[14]  p_clk12     7402                  clk12:R                
p_hLED[1]   p_clk12     6350                  clk12:R                
p_hLED[2]   p_clk12     6350                  clk12:R                
p_hLED[3]   p_clk12     6350                  clk12:R                
p_hLED[4]   p_clk12     7311                  clk12:R                
p_hLED[5]   p_clk12     6350                  clk12:R                
p_hLED[6]   p_clk12     7662                  clk12:R                
p_hLED[7]   p_clk12     7283                  clk12:R                
p_hLED[8]   p_clk12     7529                  clk12:R                
p_hLED[9]   p_clk12     7094                  clk12:R                
p_vLED[0]   p_clk12     8019                  clk12:R                
p_vLED[1]   p_clk12     7416                  clk12:R                
p_vLED[2]   p_clk12     7634                  clk12:R                
p_vLED[3]   p_clk12     7360                  clk12:R                
p_vLED[4]   p_clk12     7094                  clk12:R                
p_vLED[5]   p_clk12     6953                  clk12:R                
p_vLED[6]   p_clk12     7059                  clk12:R                
p_vLED[7]   p_clk12     7262                  clk12:R                
p_vLED[8]   p_clk12     7697                  clk12:R                
p_vLED[9]   p_clk12     7430                  clk12:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk12
***********************************
Clock: clk12
Frequency: 188.60 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballX_3_LC_7_7_3/in3
Capture Clock    : ballX_3_LC_7_7_3/clk
Setup Constraint : 83330p
Path slack       : 78028p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                            Odrv4                          0              2921  78028  RISE       1
I__420/O                            Odrv4                        351              3272  78028  RISE       1
I__422/I                            LocalMux                       0              3272  78028  RISE       1
I__422/O                            LocalMux                     330              3602  78028  RISE       1
I__424/I                            InMux                          0              3602  78028  RISE       1
I__424/O                            InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0          LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout        LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                            LocalMux                       0              4310  78028  RISE       1
I__240/O                            LocalMux                     330              4640  78028  RISE       1
I__241/I                            InMux                          0              4640  78028  RISE       1
I__241/O                            InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1         LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout       LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__220/I                            LocalMux                       0              5299  78028  RISE       1
I__220/O                            LocalMux                     330              5629  78028  RISE       1
I__224/I                            InMux                          0              5629  78028  RISE       1
I__224/O                            InMux                        259              5888  78028  RISE       1
ballXVel_RNIFI1J4_0_LC_7_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5888  78028  RISE       1
ballXVel_RNIFI1J4_0_LC_7_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              6204  78028  RISE       1
I__154/I                            LocalMux                       0              6204  78028  RISE       1
I__154/O                            LocalMux                     330              6533  78028  RISE       1
I__155/I                            InMux                          0              6533  78028  RISE       1
I__155/O                            InMux                        259              6793  78028  RISE       1
I__156/I                            CascadeMux                     0              6793  78028  RISE       1
I__156/O                            CascadeMux                     0              6793  78028  RISE       1
ballX_1_LC_7_7_1/in2                LogicCell40_SEQ_MODE_1000      0              6793  78028  RISE       1
ballX_1_LC_7_7_1/carryout           LogicCell40_SEQ_MODE_1000    231              7024  78028  RISE       2
ballX_2_LC_7_7_2/carryin            LogicCell40_SEQ_MODE_1000      0              7024  78028  RISE       1
ballX_2_LC_7_7_2/carryout           LogicCell40_SEQ_MODE_1000    126              7150  78028  RISE       1
I__167/I                            InMux                          0              7150  78028  RISE       1
I__167/O                            InMux                        259              7410  78028  RISE       1
ballX_3_LC_7_7_3/in3                LogicCell40_SEQ_MODE_1000      0              7410  78028  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_3_LC_7_7_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk12:R vs. clk12:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballX_3_LC_7_7_3/in3
Capture Clock    : ballX_3_LC_7_7_3/clk
Setup Constraint : 83330p
Path slack       : 78028p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                            Odrv4                          0              2921  78028  RISE       1
I__420/O                            Odrv4                        351              3272  78028  RISE       1
I__422/I                            LocalMux                       0              3272  78028  RISE       1
I__422/O                            LocalMux                     330              3602  78028  RISE       1
I__424/I                            InMux                          0              3602  78028  RISE       1
I__424/O                            InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0          LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout        LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                            LocalMux                       0              4310  78028  RISE       1
I__240/O                            LocalMux                     330              4640  78028  RISE       1
I__241/I                            InMux                          0              4640  78028  RISE       1
I__241/O                            InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1         LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout       LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__220/I                            LocalMux                       0              5299  78028  RISE       1
I__220/O                            LocalMux                     330              5629  78028  RISE       1
I__224/I                            InMux                          0              5629  78028  RISE       1
I__224/O                            InMux                        259              5888  78028  RISE       1
ballXVel_RNIFI1J4_0_LC_7_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5888  78028  RISE       1
ballXVel_RNIFI1J4_0_LC_7_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              6204  78028  RISE       1
I__154/I                            LocalMux                       0              6204  78028  RISE       1
I__154/O                            LocalMux                     330              6533  78028  RISE       1
I__155/I                            InMux                          0              6533  78028  RISE       1
I__155/O                            InMux                        259              6793  78028  RISE       1
I__156/I                            CascadeMux                     0              6793  78028  RISE       1
I__156/O                            CascadeMux                     0              6793  78028  RISE       1
ballX_1_LC_7_7_1/in2                LogicCell40_SEQ_MODE_1000      0              6793  78028  RISE       1
ballX_1_LC_7_7_1/carryout           LogicCell40_SEQ_MODE_1000    231              7024  78028  RISE       2
ballX_2_LC_7_7_2/carryin            LogicCell40_SEQ_MODE_1000      0              7024  78028  RISE       1
ballX_2_LC_7_7_2/carryout           LogicCell40_SEQ_MODE_1000    126              7150  78028  RISE       1
I__167/I                            InMux                          0              7150  78028  RISE       1
I__167/O                            InMux                        259              7410  78028  RISE       1
ballX_3_LC_7_7_3/in3                LogicCell40_SEQ_MODE_1000      0              7410  78028  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_3_LC_7_7_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

 6.2.1::Path details for port: p_hLED[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[0]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 6847


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              3926
---------------------------- ------
Clock To Out Delay             6847

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__648/I                                              ClkMux                     0      2073               RISE  1       
I__648/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_14_i_0_LC_12_7_6/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_14_i_0_LC_12_7_6/lcout     LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__575/I                             LocalMux                   0      2921               RISE  1       
I__575/O                             LocalMux                   330    3251               RISE  1       
I__576/I                             InMux                      0      3251               RISE  1       
I__576/O                             InMux                      259    3510               RISE  1       
p_hLED_obuft_RNO_0_LC_12_8_0/in0     LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
p_hLED_obuft_RNO_0_LC_12_8_0/lcout   LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__573/I                             LocalMux                   0      3959               RISE  1       
I__573/O                             LocalMux                   330    4289               RISE  1       
I__574/I                             IoInMux                    0      4289               RISE  1       
I__574/O                             IoInMux                    259    4548               RISE  1       
p_hLED_obuft_0_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4548               RISE  1       
p_hLED_obuft_0_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    4759               FALL  1       
p_hLED_obuft_0_iopad/OE              IO_PAD                     0      4759               FALL  1       
p_hLED_obuft_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   6847               FALL  1       
p_hLED[0]                            top                        0      6847               FALL  1       

6.2.2::Path details for port: p_hLED[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[10]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7345


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4424
---------------------------- ------
Clock To Out Delay             7345

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__649/I                                              ClkMux                     0      2073               RISE  1       
I__649/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_13_i_0_LC_12_9_7/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_13_i_0_LC_12_9_7/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__623/I                              LocalMux                   0      2921               RISE  1       
I__623/O                              LocalMux                   330    3251               RISE  1       
I__624/I                              InMux                      0      3251               RISE  1       
I__624/O                              InMux                      259    3510               RISE  1       
p_hLED_obuft_RNO_10_LC_12_10_4/in0    LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
p_hLED_obuft_RNO_10_LC_12_10_4/lcout  LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__619/I                              Odrv4                      0      3959               RISE  1       
I__619/O                              Odrv4                      351    4310               RISE  1       
I__620/I                              Span4Mux_s0_h              0      4310               RISE  1       
I__620/O                              Span4Mux_s0_h              147    4457               RISE  1       
I__621/I                              LocalMux                   0      4457               RISE  1       
I__621/O                              LocalMux                   330    4787               RISE  1       
I__622/I                              IoInMux                    0      4787               RISE  1       
I__622/O                              IoInMux                    259    5046               RISE  1       
p_hLED_obuft_10_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5046               RISE  1       
p_hLED_obuft_10_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5257               FALL  1       
p_hLED_obuft_10_iopad/OE              IO_PAD                     0      5257               FALL  1       
p_hLED_obuft_10_iopad/PACKAGEPIN:out  IO_PAD                     2088   7345               FALL  1       
p_hLED[10]                            top                        0      7345               FALL  1       

6.2.3::Path details for port: p_hLED[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[11]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7724


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4803
---------------------------- ------
Clock To Out Delay             7724

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__649/I                                              ClkMux                     0      2073               RISE  1       
I__649/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_10_i_0_LC_12_9_0/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_10_i_0_LC_12_9_0/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__829/I                              LocalMux                   0      2921               RISE  1       
I__829/O                              LocalMux                   330    3251               RISE  1       
I__830/I                              InMux                      0      3251               RISE  1       
I__830/O                              InMux                      259    3510               RISE  1       
p_hLED_obuft_RNO_11_LC_12_10_7/in0    LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
p_hLED_obuft_RNO_11_LC_12_10_7/lcout  LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__824/I                              Odrv4                      0      3959               RISE  1       
I__824/O                              Odrv4                      351    4310               RISE  1       
I__825/I                              Span4Mux_v                 0      4310               RISE  1       
I__825/O                              Span4Mux_v                 351    4661               RISE  1       
I__826/I                              Span4Mux_s1_h              0      4661               RISE  1       
I__826/O                              Span4Mux_s1_h              175    4836               RISE  1       
I__827/I                              LocalMux                   0      4836               RISE  1       
I__827/O                              LocalMux                   330    5166               RISE  1       
I__828/I                              IoInMux                    0      5166               RISE  1       
I__828/O                              IoInMux                    259    5425               RISE  1       
p_hLED_obuft_11_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5425               RISE  1       
p_hLED_obuft_11_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5636               FALL  1       
p_hLED_obuft_11_iopad/OE              IO_PAD                     0      5636               FALL  1       
p_hLED_obuft_11_iopad/PACKAGEPIN:out  IO_PAD                     2088   7724               FALL  1       
p_hLED[11]                            top                        0      7724               FALL  1       

6.2.4::Path details for port: p_hLED[12]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[12]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 8158


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5237
---------------------------- ------
Clock To Out Delay             8158

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__649/I                                              ClkMux                     0      2073               RISE  1       
I__649/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_9_i_0_LC_12_9_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_9_i_0_LC_12_9_1/lcout       LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__821/I                              Odrv12                     0      2921               RISE  1       
I__821/O                              Odrv12                     491    3412               RISE  1       
I__822/I                              LocalMux                   0      3412               RISE  1       
I__822/O                              LocalMux                   330    3742               RISE  1       
I__823/I                              InMux                      0      3742               RISE  1       
I__823/O                              InMux                      259    4001               RISE  1       
p_hLED_obuft_RNO_12_LC_12_11_1/in3    LogicCell40_SEQ_MODE_0000  0      4001               RISE  1       
p_hLED_obuft_RNO_12_LC_12_11_1/lcout  LogicCell40_SEQ_MODE_0000  316    4317               RISE  1       
I__816/I                              Odrv4                      0      4317               RISE  1       
I__816/O                              Odrv4                      351    4668               RISE  1       
I__817/I                              Span4Mux_s3_v              0      4668               RISE  1       
I__817/O                              Span4Mux_s3_v              316    4983               RISE  1       
I__818/I                              IoSpan4Mux                 0      4983               RISE  1       
I__818/O                              IoSpan4Mux                 288    5271               RISE  1       
I__819/I                              LocalMux                   0      5271               RISE  1       
I__819/O                              LocalMux                   330    5601               RISE  1       
I__820/I                              IoInMux                    0      5601               RISE  1       
I__820/O                              IoInMux                    259    5860               RISE  1       
p_hLED_obuft_12_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5860               RISE  1       
p_hLED_obuft_12_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    6070               FALL  1       
p_hLED_obuft_12_iopad/OE              IO_PAD                     0      6070               FALL  1       
p_hLED_obuft_12_iopad/PACKAGEPIN:out  IO_PAD                     2088   8158               FALL  1       
p_hLED[12]                            top                        0      8158               FALL  1       

6.2.5::Path details for port: p_hLED[13]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[13]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7205


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4284
---------------------------- ------
Clock To Out Delay             7205

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__649/I                                              ClkMux                     0      2073               RISE  1       
I__649/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_5_i_0_LC_12_9_6/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_5_i_0_LC_12_9_6/lcout       LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__794/I                              Odrv12                     0      2921               RISE  1       
I__794/O                              Odrv12                     491    3412               RISE  1       
I__795/I                              LocalMux                   0      3412               RISE  1       
I__795/O                              LocalMux                   330    3742               RISE  1       
I__796/I                              InMux                      0      3742               RISE  1       
I__796/O                              InMux                      259    4001               RISE  1       
p_hLED_obuft_RNO_13_LC_12_15_0/in3    LogicCell40_SEQ_MODE_0000  0      4001               RISE  1       
p_hLED_obuft_RNO_13_LC_12_15_0/lcout  LogicCell40_SEQ_MODE_0000  316    4317               RISE  1       
I__792/I                              LocalMux                   0      4317               RISE  1       
I__792/O                              LocalMux                   330    4647               RISE  1       
I__793/I                              IoInMux                    0      4647               RISE  1       
I__793/O                              IoInMux                    259    4906               RISE  1       
p_hLED_obuft_13_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4906               RISE  1       
p_hLED_obuft_13_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5117               FALL  1       
p_hLED_obuft_13_iopad/OE              IO_PAD                     0      5117               FALL  1       
p_hLED_obuft_13_iopad/PACKAGEPIN:out  IO_PAD                     2088   7205               FALL  1       
p_hLED[13]                            top                        0      7205               FALL  1       

6.2.6::Path details for port: p_hLED[14]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[14]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7703


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4782
---------------------------- ------
Clock To Out Delay             7703

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__649/I                                              ClkMux                     0      2073               RISE  1       
I__649/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_11_i_0_LC_12_9_4/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_11_i_0_LC_12_9_4/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__807/I                              Odrv12                     0      2921               RISE  1       
I__807/O                              Odrv12                     491    3412               RISE  1       
I__808/I                              LocalMux                   0      3412               RISE  1       
I__808/O                              LocalMux                   330    3742               RISE  1       
I__809/I                              InMux                      0      3742               RISE  1       
I__809/O                              InMux                      259    4001               RISE  1       
p_hLED_obuft_RNO_14_LC_12_13_0/in3    LogicCell40_SEQ_MODE_0000  0      4001               RISE  1       
p_hLED_obuft_RNO_14_LC_12_13_0/lcout  LogicCell40_SEQ_MODE_0000  316    4317               RISE  1       
I__803/I                              Odrv4                      0      4317               RISE  1       
I__803/O                              Odrv4                      351    4668               RISE  1       
I__804/I                              Span4Mux_s0_h              0      4668               RISE  1       
I__804/O                              Span4Mux_s0_h              147    4815               RISE  1       
I__805/I                              LocalMux                   0      4815               RISE  1       
I__805/O                              LocalMux                   330    5145               RISE  1       
I__806/I                              IoInMux                    0      5145               RISE  1       
I__806/O                              IoInMux                    259    5404               RISE  1       
p_hLED_obuft_14_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5404               RISE  1       
p_hLED_obuft_14_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5615               FALL  1       
p_hLED_obuft_14_iopad/OE              IO_PAD                     0      5615               FALL  1       
p_hLED_obuft_14_iopad/PACKAGEPIN:out  IO_PAD                     2088   7703               FALL  1       
p_hLED[14]                            top                        0      7703               FALL  1       

6.2.7::Path details for port: p_hLED[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[1]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 6714


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              3793
---------------------------- ------
Clock To Out Delay             6714

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__649/I                                              ClkMux                     0      2073               RISE  1       
I__649/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_3_i_0_LC_12_9_3/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_3_i_0_LC_12_9_3/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__786/I                             LocalMux                   0      2921               RISE  1       
I__786/O                             LocalMux                   330    3251               RISE  1       
I__787/I                             InMux                      0      3251               RISE  1       
I__787/O                             InMux                      259    3510               RISE  1       
p_hLED_obuft_RNO_1_LC_12_8_4/in3     LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
p_hLED_obuft_RNO_1_LC_12_8_4/lcout   LogicCell40_SEQ_MODE_0000  316    3826               RISE  1       
I__567/I                             LocalMux                   0      3826               RISE  1       
I__567/O                             LocalMux                   330    4156               RISE  1       
I__568/I                             IoInMux                    0      4156               RISE  1       
I__568/O                             IoInMux                    259    4415               RISE  1       
p_hLED_obuft_1_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4415               RISE  1       
p_hLED_obuft_1_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    4626               FALL  1       
p_hLED_obuft_1_iopad/OE              IO_PAD                     0      4626               FALL  1       
p_hLED_obuft_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   6714               FALL  1       
p_hLED[1]                            top                        0      6714               FALL  1       

6.2.8::Path details for port: p_hLED[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[2]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 6714


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              3793
---------------------------- ------
Clock To Out Delay             6714

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__645/I                                              ClkMux                     0      2073               RISE  1       
I__645/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_4_i_0_LC_11_9_2/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_4_i_0_LC_11_9_2/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__571/I                             LocalMux                   0      2921               RISE  1       
I__571/O                             LocalMux                   330    3251               RISE  1       
I__572/I                             InMux                      0      3251               RISE  1       
I__572/O                             InMux                      259    3510               RISE  1       
p_hLED_obuft_RNO_2_LC_12_8_2/in3     LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
p_hLED_obuft_RNO_2_LC_12_8_2/lcout   LogicCell40_SEQ_MODE_0000  316    3826               RISE  1       
I__569/I                             LocalMux                   0      3826               RISE  1       
I__569/O                             LocalMux                   330    4156               RISE  1       
I__570/I                             IoInMux                    0      4156               RISE  1       
I__570/O                             IoInMux                    259    4415               RISE  1       
p_hLED_obuft_2_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4415               RISE  1       
p_hLED_obuft_2_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    4626               FALL  1       
p_hLED_obuft_2_iopad/OE              IO_PAD                     0      4626               FALL  1       
p_hLED_obuft_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   6714               FALL  1       
p_hLED[2]                            top                        0      6714               FALL  1       

6.2.9::Path details for port: p_hLED[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[3]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 6714


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              3793
---------------------------- ------
Clock To Out Delay             6714

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__648/I                                              ClkMux                     0      2073               RISE  1       
I__648/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_2_i_0_LC_12_7_3/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_2_i_0_LC_12_7_3/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__790/I                             LocalMux                   0      2921               RISE  1       
I__790/O                             LocalMux                   330    3251               RISE  1       
I__791/I                             InMux                      0      3251               RISE  1       
I__791/O                             InMux                      259    3510               RISE  1       
p_hLED_obuft_RNO_3_LC_12_8_7/in3     LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
p_hLED_obuft_RNO_3_LC_12_8_7/lcout   LogicCell40_SEQ_MODE_0000  316    3826               RISE  1       
I__788/I                             LocalMux                   0      3826               RISE  1       
I__788/O                             LocalMux                   330    4156               RISE  1       
I__789/I                             IoInMux                    0      4156               RISE  1       
I__789/O                             IoInMux                    259    4415               RISE  1       
p_hLED_obuft_3_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4415               RISE  1       
p_hLED_obuft_3_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    4626               FALL  1       
p_hLED_obuft_3_iopad/OE              IO_PAD                     0      4626               FALL  1       
p_hLED_obuft_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   6714               FALL  1       
p_hLED[3]                            top                        0      6714               FALL  1       

6.2.10::Path details for port: p_hLED[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[4]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7660


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4739
---------------------------- ------
Clock To Out Delay             7660

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__645/I                                              ClkMux                     0      2073               RISE  1       
I__645/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_6_i_0_LC_11_9_0/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_6_i_0_LC_11_9_0/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__560/I                             LocalMux                   0      2921               RISE  1       
I__560/O                             LocalMux                   330    3251               RISE  1       
I__561/I                             InMux                      0      3251               RISE  1       
I__561/O                             InMux                      259    3510               RISE  1       
p_hLED_obuft_RNO_4_LC_11_8_5/in0     LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
p_hLED_obuft_RNO_4_LC_11_8_5/lcout   LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__562/I                             Odrv4                      0      3959               RISE  1       
I__562/O                             Odrv4                      351    4310               RISE  1       
I__563/I                             Span4Mux_s1_h              0      4310               RISE  1       
I__563/O                             Span4Mux_s1_h              175    4485               RISE  1       
I__564/I                             IoSpan4Mux                 0      4485               RISE  1       
I__564/O                             IoSpan4Mux                 288    4773               RISE  1       
I__565/I                             LocalMux                   0      4773               RISE  1       
I__565/O                             LocalMux                   330    5103               RISE  1       
I__566/I                             IoInMux                    0      5103               RISE  1       
I__566/O                             IoInMux                    259    5362               RISE  1       
p_hLED_obuft_4_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5362               RISE  1       
p_hLED_obuft_4_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5572               FALL  1       
p_hLED_obuft_4_iopad/OE              IO_PAD                     0      5572               FALL  1       
p_hLED_obuft_4_iopad/PACKAGEPIN:out  IO_PAD                     2088   7660               FALL  1       
p_hLED[4]                            top                        0      7660               FALL  1       

6.2.11::Path details for port: p_hLED[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[5]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 6714


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              3793
---------------------------- ------
Clock To Out Delay             6714

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__645/I                                              ClkMux                     0      2073               RISE  1       
I__645/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_8_i_0_LC_11_9_7/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_8_i_0_LC_11_9_7/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__617/I                             LocalMux                   0      2921               RISE  1       
I__617/O                             LocalMux                   330    3251               RISE  1       
I__618/I                             InMux                      0      3251               RISE  1       
I__618/O                             InMux                      259    3510               RISE  1       
p_hLED_obuft_RNO_5_LC_12_10_5/in3    LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
p_hLED_obuft_RNO_5_LC_12_10_5/lcout  LogicCell40_SEQ_MODE_0000  316    3826               RISE  1       
I__615/I                             LocalMux                   0      3826               RISE  1       
I__615/O                             LocalMux                   330    4156               RISE  1       
I__616/I                             IoInMux                    0      4156               RISE  1       
I__616/O                             IoInMux                    259    4415               RISE  1       
p_hLED_obuft_5_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4415               RISE  1       
p_hLED_obuft_5_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    4626               FALL  1       
p_hLED_obuft_5_iopad/OE              IO_PAD                     0      4626               FALL  1       
p_hLED_obuft_5_iopad/PACKAGEPIN:out  IO_PAD                     2088   6714               FALL  1       
p_hLED[5]                            top                        0      6714               FALL  1       

6.2.12::Path details for port: p_hLED[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[6]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7969


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5048
---------------------------- ------
Clock To Out Delay             7969

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__648/I                                              ClkMux                     0      2073               RISE  1       
I__648/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_7_i_0_LC_12_7_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_7_i_0_LC_12_7_1/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__585/I                             Odrv4                      0      2921               RISE  1       
I__585/O                             Odrv4                      351    3272               RISE  1       
I__586/I                             Span4Mux_v                 0      3272               RISE  1       
I__586/O                             Span4Mux_v                 351    3623               RISE  1       
I__587/I                             LocalMux                   0      3623               RISE  1       
I__587/O                             LocalMux                   330    3952               RISE  1       
I__588/I                             InMux                      0      3952               RISE  1       
I__588/O                             InMux                      259    4212               RISE  1       
p_hLED_obuft_RNO_6_LC_11_2_1/in3     LogicCell40_SEQ_MODE_0000  0      4212               RISE  1       
p_hLED_obuft_RNO_6_LC_11_2_1/lcout   LogicCell40_SEQ_MODE_0000  316    4527               RISE  1       
I__464/I                             Odrv4                      0      4527               RISE  1       
I__464/O                             Odrv4                      351    4878               RISE  1       
I__465/I                             Span4Mux_s1_v              0      4878               RISE  1       
I__465/O                             Span4Mux_s1_v              203    5082               RISE  1       
I__466/I                             LocalMux                   0      5082               RISE  1       
I__466/O                             LocalMux                   330    5411               RISE  1       
I__467/I                             IoInMux                    0      5411               RISE  1       
I__467/O                             IoInMux                    259    5671               RISE  1       
p_hLED_obuft_6_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5671               RISE  1       
p_hLED_obuft_6_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5881               FALL  1       
p_hLED_obuft_6_iopad/OE              IO_PAD                     0      5881               FALL  1       
p_hLED_obuft_6_iopad/PACKAGEPIN:out  IO_PAD                     2088   7969               FALL  1       
p_hLED[6]                            top                        0      7969               FALL  1       

6.2.13::Path details for port: p_hLED[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[7]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7611


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4690
---------------------------- ------
Clock To Out Delay             7611

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__648/I                                              ClkMux                     0      2073               RISE  1       
I__648/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_1_i_0_LC_12_7_4/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_1_i_0_LC_12_7_4/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__812/I                             Odrv12                     0      2921               FALL  1       
I__812/O                             Odrv12                     540    3461               FALL  1       
I__813/I                             Span12Mux_s9_v             0      3461               FALL  1       
I__813/O                             Span12Mux_s9_v             421    3882               FALL  1       
I__814/I                             LocalMux                   0      3882               FALL  1       
I__814/O                             LocalMux                   309    4191               FALL  1       
I__815/I                             InMux                      0      4191               FALL  1       
I__815/O                             InMux                      217    4408               FALL  1       
p_hLED_obuft_RNO_7_LC_12_12_4/in3    LogicCell40_SEQ_MODE_0000  0      4408               FALL  1       
p_hLED_obuft_RNO_7_LC_12_12_4/lcout  LogicCell40_SEQ_MODE_0000  316    4724               RISE  1       
I__810/I                             LocalMux                   0      4724               RISE  1       
I__810/O                             LocalMux                   330    5053               RISE  1       
I__811/I                             IoInMux                    0      5053               RISE  1       
I__811/O                             IoInMux                    259    5313               RISE  1       
p_hLED_obuft_7_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5313               RISE  1       
p_hLED_obuft_7_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5523               FALL  1       
p_hLED_obuft_7_iopad/OE              IO_PAD                     0      5523               FALL  1       
p_hLED_obuft_7_iopad/PACKAGEPIN:out  IO_PAD                     2088   7611               FALL  1       
p_hLED[7]                            top                        0      7611               FALL  1       

6.2.14::Path details for port: p_hLED[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[8]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7864


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4943
---------------------------- ------
Clock To Out Delay             7864

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__648/I                                              ClkMux                     0      2073               RISE  1       
I__648/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_i_0_LC_12_7_2/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_i_0_LC_12_7_2/lcout        LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__582/I                             Odrv4                      0      2921               RISE  1       
I__582/O                             Odrv4                      351    3272               RISE  1       
I__583/I                             LocalMux                   0      3272               RISE  1       
I__583/O                             LocalMux                   330    3602               RISE  1       
I__584/I                             InMux                      0      3602               RISE  1       
I__584/O                             InMux                      259    3861               RISE  1       
p_hLED_obuft_RNO_8_LC_12_4_5/in0     LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
p_hLED_obuft_RNO_8_LC_12_4_5/lcout   LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__544/I                             Odrv4                      0      4310               RISE  1       
I__544/O                             Odrv4                      351    4661               RISE  1       
I__545/I                             Span4Mux_s3_v              0      4661               RISE  1       
I__545/O                             Span4Mux_s3_v              316    4976               RISE  1       
I__546/I                             LocalMux                   0      4976               RISE  1       
I__546/O                             LocalMux                   330    5306               RISE  1       
I__547/I                             IoInMux                    0      5306               RISE  1       
I__547/O                             IoInMux                    259    5565               RISE  1       
p_hLED_obuft_8_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5565               RISE  1       
p_hLED_obuft_8_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5776               FALL  1       
p_hLED_obuft_8_iopad/OE              IO_PAD                     0      5776               FALL  1       
p_hLED_obuft_8_iopad/PACKAGEPIN:out  IO_PAD                     2088   7864               FALL  1       
p_hLED[8]                            top                        0      7864               FALL  1       

6.2.15::Path details for port: p_hLED[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[9]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7415


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4494
---------------------------- ------
Clock To Out Delay             7415

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__645/I                                              ClkMux                     0      2073               RISE  1       
I__645/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_12_i_0_LC_11_9_6/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_12_i_0_LC_11_9_6/lcout     LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__799/I                             Odrv4                      0      2921               RISE  1       
I__799/O                             Odrv4                      351    3272               RISE  1       
I__800/I                             Span4Mux_v                 0      3272               RISE  1       
I__800/O                             Span4Mux_v                 351    3623               RISE  1       
I__801/I                             LocalMux                   0      3623               RISE  1       
I__801/O                             LocalMux                   330    3952               RISE  1       
I__802/I                             InMux                      0      3952               RISE  1       
I__802/O                             InMux                      259    4212               RISE  1       
p_hLED_obuft_RNO_9_LC_12_13_5/in3    LogicCell40_SEQ_MODE_0000  0      4212               RISE  1       
p_hLED_obuft_RNO_9_LC_12_13_5/lcout  LogicCell40_SEQ_MODE_0000  316    4527               RISE  1       
I__797/I                             LocalMux                   0      4527               RISE  1       
I__797/O                             LocalMux                   330    4857               RISE  1       
I__798/I                             IoInMux                    0      4857               RISE  1       
I__798/O                             IoInMux                    259    5117               RISE  1       
p_hLED_obuft_9_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5117               RISE  1       
p_hLED_obuft_9_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5327               FALL  1       
p_hLED_obuft_9_iopad/OE              IO_PAD                     0      5327               FALL  1       
p_hLED_obuft_9_iopad/PACKAGEPIN:out  IO_PAD                     2088   7415               FALL  1       
p_hLED[9]                            top                        0      7415               FALL  1       

6.2.16::Path details for port: p_vLED[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[0]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 8271


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5350
---------------------------- ------
Clock To Out Delay             8271

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__646/I                                              ClkMux                     0      2073               RISE  1       
I__646/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_5_i_0_LC_9_5_4/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_5_i_0_LC_9_5_4/lcout       LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__541/I                             Odrv12                     0      2921               RISE  1       
I__541/O                             Odrv12                     491    3412               RISE  1       
I__542/I                             LocalMux                   0      3412               RISE  1       
I__542/O                             LocalMux                   330    3742               RISE  1       
I__543/I                             InMux                      0      3742               RISE  1       
I__543/O                             InMux                      259    4001               RISE  1       
p_vLED_obuft_RNO_0_LC_12_5_3/in3     LogicCell40_SEQ_MODE_0000  0      4001               RISE  1       
p_vLED_obuft_RNO_0_LC_12_5_3/lcout   LogicCell40_SEQ_MODE_0000  316    4317               RISE  1       
I__536/I                             Odrv12                     0      4317               RISE  1       
I__536/O                             Odrv12                     491    4808               RISE  1       
I__537/I                             Sp12to4                    0      4808               RISE  1       
I__537/O                             Sp12to4                    428    5236               RISE  1       
I__538/I                             Span4Mux_s0_h              0      5236               RISE  1       
I__538/O                             Span4Mux_s0_h              147    5383               RISE  1       
I__539/I                             LocalMux                   0      5383               RISE  1       
I__539/O                             LocalMux                   330    5713               RISE  1       
I__540/I                             IoInMux                    0      5713               RISE  1       
I__540/O                             IoInMux                    259    5972               RISE  1       
p_vLED_obuft_0_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5972               RISE  1       
p_vLED_obuft_0_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    6183               FALL  1       
p_vLED_obuft_0_iopad/OE              IO_PAD                     0      6183               FALL  1       
p_vLED_obuft_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   8271               FALL  1       
p_vLED[0]                            top                        0      8271               FALL  1       

6.2.17::Path details for port: p_vLED[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[1]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7703


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4782
---------------------------- ------
Clock To Out Delay             7703

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__646/I                                              ClkMux                     0      2073               RISE  1       
I__646/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_3_i_0_LC_9_5_6/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_3_i_0_LC_9_5_6/lcout       LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__441/I                             Odrv4                      0      2921               RISE  1       
I__441/O                             Odrv4                      351    3272               RISE  1       
I__442/I                             LocalMux                   0      3272               RISE  1       
I__442/O                             LocalMux                   330    3602               RISE  1       
I__443/I                             InMux                      0      3602               RISE  1       
I__443/O                             InMux                      259    3861               RISE  1       
p_vLED_obuft_RNO_1_LC_11_5_0/in3     LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
p_vLED_obuft_RNO_1_LC_11_5_0/lcout   LogicCell40_SEQ_MODE_0000  316    4177               RISE  1       
I__437/I                             Odrv4                      0      4177               RISE  1       
I__437/O                             Odrv4                      351    4527               RISE  1       
I__438/I                             IoSpan4Mux                 0      4527               RISE  1       
I__438/O                             IoSpan4Mux                 288    4815               RISE  1       
I__439/I                             LocalMux                   0      4815               RISE  1       
I__439/O                             LocalMux                   330    5145               RISE  1       
I__440/I                             IoInMux                    0      5145               RISE  1       
I__440/O                             IoInMux                    259    5404               RISE  1       
p_vLED_obuft_1_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5404               RISE  1       
p_vLED_obuft_1_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5615               FALL  1       
p_vLED_obuft_1_iopad/OE              IO_PAD                     0      5615               FALL  1       
p_vLED_obuft_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   7703               FALL  1       
p_vLED[1]                            top                        0      7703               FALL  1       

6.2.18::Path details for port: p_vLED[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[2]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7906


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4985
---------------------------- ------
Clock To Out Delay             7906

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__646/I                                              ClkMux                     0      2073               RISE  1       
I__646/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_1_i_0_LC_9_5_1/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_1_i_0_LC_9_5_1/lcout       LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__531/I                             Odrv4                      0      2921               RISE  1       
I__531/O                             Odrv4                      351    3272               RISE  1       
I__532/I                             Span4Mux_v                 0      3272               RISE  1       
I__532/O                             Span4Mux_v                 351    3623               RISE  1       
I__533/I                             LocalMux                   0      3623               RISE  1       
I__533/O                             LocalMux                   330    3952               RISE  1       
I__534/I                             InMux                      0      3952               RISE  1       
I__534/O                             InMux                      259    4212               RISE  1       
p_vLED_obuft_RNO_2_LC_11_6_5/in3     LogicCell40_SEQ_MODE_0000  0      4212               RISE  1       
p_vLED_obuft_RNO_2_LC_11_6_5/lcout   LogicCell40_SEQ_MODE_0000  316    4527               RISE  1       
I__528/I                             Odrv12                     0      4527               RISE  1       
I__528/O                             Odrv12                     491    5018               RISE  1       
I__529/I                             LocalMux                   0      5018               RISE  1       
I__529/O                             LocalMux                   330    5348               RISE  1       
I__530/I                             IoInMux                    0      5348               RISE  1       
I__530/O                             IoInMux                    259    5608               RISE  1       
p_vLED_obuft_2_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5608               RISE  1       
p_vLED_obuft_2_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5818               FALL  1       
p_vLED_obuft_2_iopad/OE              IO_PAD                     0      5818               FALL  1       
p_vLED_obuft_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   7906               FALL  1       
p_vLED[2]                            top                        0      7906               FALL  1       

6.2.19::Path details for port: p_vLED[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[3]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7689


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4768
---------------------------- ------
Clock To Out Delay             7689

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__650/I                                              ClkMux                     0      2073               RISE  1       
I__650/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_8_i_0_LC_9_4_6/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_8_i_0_LC_9_4_6/lcout       LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__447/I                             Odrv4                      0      2921               RISE  1       
I__447/O                             Odrv4                      351    3272               RISE  1       
I__448/I                             LocalMux                   0      3272               RISE  1       
I__448/O                             LocalMux                   330    3602               RISE  1       
I__449/I                             InMux                      0      3602               RISE  1       
I__449/O                             InMux                      259    3861               RISE  1       
p_vLED_obuft_RNO_3_LC_11_4_5/in0     LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
p_vLED_obuft_RNO_3_LC_11_4_5/lcout   LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__444/I                             Odrv12                     0      4310               RISE  1       
I__444/O                             Odrv12                     491    4801               RISE  1       
I__445/I                             LocalMux                   0      4801               RISE  1       
I__445/O                             LocalMux                   330    5131               RISE  1       
I__446/I                             IoInMux                    0      5131               RISE  1       
I__446/O                             IoInMux                    259    5390               RISE  1       
p_vLED_obuft_3_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5390               RISE  1       
p_vLED_obuft_3_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5601               FALL  1       
p_vLED_obuft_3_iopad/OE              IO_PAD                     0      5601               FALL  1       
p_vLED_obuft_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   7689               FALL  1       
p_vLED[3]                            top                        0      7689               FALL  1       

6.2.20::Path details for port: p_vLED[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[4]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7415


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4494
---------------------------- ------
Clock To Out Delay             7415

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__650/I                                              ClkMux                     0      2073               RISE  1       
I__650/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_6_i_0_LC_9_4_7/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_6_i_0_LC_9_4_7/lcout       LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__453/I                             Odrv4                      0      2921               RISE  1       
I__453/O                             Odrv4                      351    3272               RISE  1       
I__454/I                             LocalMux                   0      3272               RISE  1       
I__454/O                             LocalMux                   330    3602               RISE  1       
I__455/I                             InMux                      0      3602               RISE  1       
I__455/O                             InMux                      259    3861               RISE  1       
p_vLED_obuft_RNO_4_LC_11_4_3/in3     LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
p_vLED_obuft_RNO_4_LC_11_4_3/lcout   LogicCell40_SEQ_MODE_0000  316    4177               RISE  1       
I__450/I                             Odrv4                      0      4177               RISE  1       
I__450/O                             Odrv4                      351    4527               RISE  1       
I__451/I                             LocalMux                   0      4527               RISE  1       
I__451/O                             LocalMux                   330    4857               RISE  1       
I__452/I                             IoInMux                    0      4857               RISE  1       
I__452/O                             IoInMux                    259    5117               RISE  1       
p_vLED_obuft_4_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5117               RISE  1       
p_vLED_obuft_4_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5327               FALL  1       
p_vLED_obuft_4_iopad/OE              IO_PAD                     0      5327               FALL  1       
p_vLED_obuft_4_iopad/PACKAGEPIN:out  IO_PAD                     2088   7415               FALL  1       
p_vLED[4]                            top                        0      7415               FALL  1       

6.2.21::Path details for port: p_vLED[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[5]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7296


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4375
---------------------------- ------
Clock To Out Delay             7296

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__650/I                                              ClkMux                     0      2073               RISE  1       
I__650/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_7_i_0_LC_9_4_4/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_7_i_0_LC_9_4_4/lcout       LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__550/I                             Odrv4                      0      2921               RISE  1       
I__550/O                             Odrv4                      351    3272               RISE  1       
I__551/I                             Span4Mux_s3_h              0      3272               RISE  1       
I__551/O                             Span4Mux_s3_h              231    3503               RISE  1       
I__552/I                             LocalMux                   0      3503               RISE  1       
I__552/O                             LocalMux                   330    3833               RISE  1       
I__553/I                             InMux                      0      3833               RISE  1       
I__553/O                             InMux                      259    4093               RISE  1       
p_vLED_obuft_RNO_5_LC_12_3_6/in3     LogicCell40_SEQ_MODE_0000  0      4093               RISE  1       
p_vLED_obuft_RNO_5_LC_12_3_6/lcout   LogicCell40_SEQ_MODE_0000  316    4408               RISE  1       
I__548/I                             LocalMux                   0      4408               RISE  1       
I__548/O                             LocalMux                   330    4738               RISE  1       
I__549/I                             IoInMux                    0      4738               RISE  1       
I__549/O                             IoInMux                    259    4997               RISE  1       
p_vLED_obuft_5_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4997               RISE  1       
p_vLED_obuft_5_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5208               FALL  1       
p_vLED_obuft_5_iopad/OE              IO_PAD                     0      5208               FALL  1       
p_vLED_obuft_5_iopad/PACKAGEPIN:out  IO_PAD                     2088   7296               FALL  1       
p_vLED[5]                            top                        0      7296               FALL  1       

6.2.22::Path details for port: p_vLED[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[6]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7380


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4459
---------------------------- ------
Clock To Out Delay             7380

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__650/I                                              ClkMux                     0      2073               RISE  1       
I__650/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_4_i_0_LC_9_4_1/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_4_i_0_LC_9_4_1/lcout       LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__556/I                             Odrv4                      0      2921               RISE  1       
I__556/O                             Odrv4                      351    3272               RISE  1       
I__557/I                             Span4Mux_s3_v              0      3272               RISE  1       
I__557/O                             Span4Mux_s3_v              316    3588               RISE  1       
I__558/I                             LocalMux                   0      3588               RISE  1       
I__558/O                             LocalMux                   330    3917               RISE  1       
I__559/I                             InMux                      0      3917               RISE  1       
I__559/O                             InMux                      259    4177               RISE  1       
p_vLED_obuft_RNO_6_LC_12_2_3/in3     LogicCell40_SEQ_MODE_0000  0      4177               RISE  1       
p_vLED_obuft_RNO_6_LC_12_2_3/lcout   LogicCell40_SEQ_MODE_0000  316    4492               RISE  1       
I__554/I                             LocalMux                   0      4492               RISE  1       
I__554/O                             LocalMux                   330    4822               RISE  1       
I__555/I                             IoInMux                    0      4822               RISE  1       
I__555/O                             IoInMux                    259    5082               RISE  1       
p_vLED_obuft_6_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5082               RISE  1       
p_vLED_obuft_6_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5292               FALL  1       
p_vLED_obuft_6_iopad/OE              IO_PAD                     0      5292               FALL  1       
p_vLED_obuft_6_iopad/PACKAGEPIN:out  IO_PAD                     2088   7380               FALL  1       
p_vLED[6]                            top                        0      7380               FALL  1       

6.2.23::Path details for port: p_vLED[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[7]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7555


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4634
---------------------------- ------
Clock To Out Delay             7555

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__650/I                                              ClkMux                     0      2073               RISE  1       
I__650/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_2_i_0_LC_9_4_5/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_2_i_0_LC_9_4_5/lcout       LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__320/I                             Odrv4                      0      2921               RISE  1       
I__320/O                             Odrv4                      351    3272               RISE  1       
I__321/I                             LocalMux                   0      3272               RISE  1       
I__321/O                             LocalMux                   330    3602               RISE  1       
I__322/I                             InMux                      0      3602               RISE  1       
I__322/O                             InMux                      259    3861               RISE  1       
p_vLED_obuft_RNO_7_LC_9_2_4/in3      LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
p_vLED_obuft_RNO_7_LC_9_2_4/lcout    LogicCell40_SEQ_MODE_0000  316    4177               RISE  1       
I__212/I                             Odrv12                     0      4177               RISE  1       
I__212/O                             Odrv12                     491    4668               RISE  1       
I__213/I                             LocalMux                   0      4668               RISE  1       
I__213/O                             LocalMux                   330    4997               RISE  1       
I__214/I                             IoInMux                    0      4997               RISE  1       
I__214/O                             IoInMux                    259    5257               RISE  1       
p_vLED_obuft_7_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5257               RISE  1       
p_vLED_obuft_7_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5467               FALL  1       
p_vLED_obuft_7_iopad/OE              IO_PAD                     0      5467               FALL  1       
p_vLED_obuft_7_iopad/PACKAGEPIN:out  IO_PAD                     2088   7555               FALL  1       
p_vLED[7]                            top                        0      7555               FALL  1       

6.2.24::Path details for port: p_vLED[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[8]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 8039


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5118
---------------------------- ------
Clock To Out Delay             8039

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__650/I                                              ClkMux                     0      2073               RISE  1       
I__650/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_i_0_LC_9_4_2/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_i_0_LC_9_4_2/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__460/I                             Odrv4                      0      2921               RISE  1       
I__460/O                             Odrv4                      351    3272               RISE  1       
I__461/I                             Span4Mux_s3_v              0      3272               RISE  1       
I__461/O                             Span4Mux_s3_v              316    3588               RISE  1       
I__462/I                             LocalMux                   0      3588               RISE  1       
I__462/O                             LocalMux                   330    3917               RISE  1       
I__463/I                             InMux                      0      3917               RISE  1       
I__463/O                             InMux                      259    4177               RISE  1       
p_vLED_obuft_RNO_8_LC_11_2_7/in0     LogicCell40_SEQ_MODE_0000  0      4177               RISE  1       
p_vLED_obuft_RNO_8_LC_11_2_7/lcout   LogicCell40_SEQ_MODE_0000  449    4626               RISE  1       
I__456/I                             Odrv4                      0      4626               RISE  1       
I__456/O                             Odrv4                      351    4976               RISE  1       
I__457/I                             Span4Mux_s1_h              0      4976               RISE  1       
I__457/O                             Span4Mux_s1_h              175    5152               RISE  1       
I__458/I                             LocalMux                   0      5152               RISE  1       
I__458/O                             LocalMux                   330    5481               RISE  1       
I__459/I                             IoInMux                    0      5481               RISE  1       
I__459/O                             IoInMux                    259    5741               RISE  1       
p_vLED_obuft_8_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5741               RISE  1       
p_vLED_obuft_8_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5951               FALL  1       
p_vLED_obuft_8_iopad/OE              IO_PAD                     0      5951               FALL  1       
p_vLED_obuft_8_iopad/PACKAGEPIN:out  IO_PAD                     2088   8039               FALL  1       
p_vLED[8]                            top                        0      8039               FALL  1       

6.2.25::Path details for port: p_vLED[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[9]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7696


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4775
---------------------------- ------
Clock To Out Delay             7696

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__646/I                                              ClkMux                     0      2073               RISE  1       
I__646/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_9_i_0_LC_9_5_3/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_9_i_0_LC_9_5_3/lcout       LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__317/I                             Odrv12                     0      2921               RISE  1       
I__317/O                             Odrv12                     491    3412               RISE  1       
I__318/I                             LocalMux                   0      3412               RISE  1       
I__318/O                             LocalMux                   330    3742               RISE  1       
I__319/I                             InMux                      0      3742               RISE  1       
I__319/O                             InMux                      259    4001               RISE  1       
p_vLED_obuft_RNO_9_LC_9_1_2/in3      LogicCell40_SEQ_MODE_0000  0      4001               RISE  1       
p_vLED_obuft_RNO_9_LC_9_1_2/lcout    LogicCell40_SEQ_MODE_0000  316    4317               RISE  1       
I__215/I                             Odrv12                     0      4317               RISE  1       
I__215/O                             Odrv12                     491    4808               RISE  1       
I__216/I                             LocalMux                   0      4808               RISE  1       
I__216/O                             LocalMux                   330    5138               RISE  1       
I__217/I                             IoInMux                    0      5138               RISE  1       
I__217/O                             IoInMux                    259    5397               RISE  1       
p_vLED_obuft_9_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5397               RISE  1       
p_vLED_obuft_9_preio/PADOEN          PRE_IO_PIN_TYPE_101001     210    5608               FALL  1       
p_vLED_obuft_9_iopad/OE              IO_PAD                     0      5608               FALL  1       
p_vLED_obuft_9_iopad/PACKAGEPIN:out  IO_PAD                     2088   7696               FALL  1       
p_vLED[9]                            top                        0      7696               FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: p_hLED[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[0]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 6448


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              3527
---------------------------- ------
Clock To Out Delay             6448

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__648/I                                              ClkMux                     0      2073               RISE  1       
I__648/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_14_i_0_LC_12_7_6/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_14_i_0_LC_12_7_6/lcout     LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__575/I                             LocalMux                   0      2921               FALL  1       
I__575/O                             LocalMux                   309    3230               FALL  1       
I__576/I                             InMux                      0      3230               FALL  1       
I__576/O                             InMux                      217    3447               FALL  1       
p_hLED_obuft_RNO_0_LC_12_8_0/in0     LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
p_hLED_obuft_RNO_0_LC_12_8_0/lcout   LogicCell40_SEQ_MODE_0000  386    3833               FALL  1       
I__573/I                             LocalMux                   0      3833               FALL  1       
I__573/O                             LocalMux                   309    4142               FALL  1       
I__574/I                             IoInMux                    0      4142               FALL  1       
I__574/O                             IoInMux                    217    4359               FALL  1       
p_hLED_obuft_0_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4359               FALL  1       
p_hLED_obuft_0_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    4534               RISE  1       
p_hLED_obuft_0_iopad/OE              IO_PAD                     0      4534               RISE  1       
p_hLED_obuft_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   6448               RISE  1       
p_hLED[0]                            top                        0      6448               RISE  1       

6.5.2::Path details for port: p_hLED[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[10]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 6960


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4039
---------------------------- ------
Clock To Out Delay             6960

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__649/I                                              ClkMux                     0      2073               RISE  1       
I__649/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_13_i_0_LC_12_9_7/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_13_i_0_LC_12_9_7/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__623/I                              LocalMux                   0      2921               FALL  1       
I__623/O                              LocalMux                   309    3230               FALL  1       
I__624/I                              InMux                      0      3230               FALL  1       
I__624/O                              InMux                      217    3447               FALL  1       
p_hLED_obuft_RNO_10_LC_12_10_4/in0    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
p_hLED_obuft_RNO_10_LC_12_10_4/lcout  LogicCell40_SEQ_MODE_0000  386    3833               FALL  1       
I__619/I                              Odrv4                      0      3833               FALL  1       
I__619/O                              Odrv4                      372    4205               FALL  1       
I__620/I                              Span4Mux_s0_h              0      4205               FALL  1       
I__620/O                              Span4Mux_s0_h              140    4345               FALL  1       
I__621/I                              LocalMux                   0      4345               FALL  1       
I__621/O                              LocalMux                   309    4654               FALL  1       
I__622/I                              IoInMux                    0      4654               FALL  1       
I__622/O                              IoInMux                    217    4871               FALL  1       
p_hLED_obuft_10_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4871               FALL  1       
p_hLED_obuft_10_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5046               RISE  1       
p_hLED_obuft_10_iopad/OE              IO_PAD                     0      5046               RISE  1       
p_hLED_obuft_10_iopad/PACKAGEPIN:out  IO_PAD                     1914   6960               RISE  1       
p_hLED[10]                            top                        0      6960               RISE  1       

6.5.3::Path details for port: p_hLED[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[11]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7360


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4439
---------------------------- ------
Clock To Out Delay             7360

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__649/I                                              ClkMux                     0      2073               RISE  1       
I__649/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_10_i_0_LC_12_9_0/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_10_i_0_LC_12_9_0/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__829/I                              LocalMux                   0      2921               FALL  1       
I__829/O                              LocalMux                   309    3230               FALL  1       
I__830/I                              InMux                      0      3230               FALL  1       
I__830/O                              InMux                      217    3447               FALL  1       
p_hLED_obuft_RNO_11_LC_12_10_7/in0    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
p_hLED_obuft_RNO_11_LC_12_10_7/lcout  LogicCell40_SEQ_MODE_0000  386    3833               FALL  1       
I__824/I                              Odrv4                      0      3833               FALL  1       
I__824/O                              Odrv4                      372    4205               FALL  1       
I__825/I                              Span4Mux_v                 0      4205               FALL  1       
I__825/O                              Span4Mux_v                 372    4577               FALL  1       
I__826/I                              Span4Mux_s1_h              0      4577               FALL  1       
I__826/O                              Span4Mux_s1_h              168    4745               FALL  1       
I__827/I                              LocalMux                   0      4745               FALL  1       
I__827/O                              LocalMux                   309    5053               FALL  1       
I__828/I                              IoInMux                    0      5053               FALL  1       
I__828/O                              IoInMux                    217    5271               FALL  1       
p_hLED_obuft_11_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5271               FALL  1       
p_hLED_obuft_11_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5446               RISE  1       
p_hLED_obuft_11_iopad/OE              IO_PAD                     0      5446               RISE  1       
p_hLED_obuft_11_iopad/PACKAGEPIN:out  IO_PAD                     1914   7360               RISE  1       
p_hLED[11]                            top                        0      7360               RISE  1       

6.5.4::Path details for port: p_hLED[12]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[12]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7921


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5000
---------------------------- ------
Clock To Out Delay             7921

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__649/I                                              ClkMux                     0      2073               RISE  1       
I__649/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_9_i_0_LC_12_9_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_9_i_0_LC_12_9_1/lcout       LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__821/I                              Odrv12                     0      2921               FALL  1       
I__821/O                              Odrv12                     540    3461               FALL  1       
I__822/I                              LocalMux                   0      3461               FALL  1       
I__822/O                              LocalMux                   309    3770               FALL  1       
I__823/I                              InMux                      0      3770               FALL  1       
I__823/O                              InMux                      217    3987               FALL  1       
p_hLED_obuft_RNO_12_LC_12_11_1/in3    LogicCell40_SEQ_MODE_0000  0      3987               FALL  1       
p_hLED_obuft_RNO_12_LC_12_11_1/lcout  LogicCell40_SEQ_MODE_0000  288    4275               FALL  1       
I__816/I                              Odrv4                      0      4275               FALL  1       
I__816/O                              Odrv4                      372    4647               FALL  1       
I__817/I                              Span4Mux_s3_v              0      4647               FALL  1       
I__817/O                              Span4Mux_s3_v              337    4983               FALL  1       
I__818/I                              IoSpan4Mux                 0      4983               FALL  1       
I__818/O                              IoSpan4Mux                 323    5306               FALL  1       
I__819/I                              LocalMux                   0      5306               FALL  1       
I__819/O                              LocalMux                   309    5615               FALL  1       
I__820/I                              IoInMux                    0      5615               FALL  1       
I__820/O                              IoInMux                    217    5832               FALL  1       
p_hLED_obuft_12_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5832               FALL  1       
p_hLED_obuft_12_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    6007               RISE  1       
p_hLED_obuft_12_iopad/OE              IO_PAD                     0      6007               RISE  1       
p_hLED_obuft_12_iopad/PACKAGEPIN:out  IO_PAD                     1914   7921               RISE  1       
p_hLED[12]                            top                        0      7921               RISE  1       

6.5.5::Path details for port: p_hLED[13]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[13]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 6890


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              3969
---------------------------- ------
Clock To Out Delay             6890

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__649/I                                              ClkMux                     0      2073               RISE  1       
I__649/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_5_i_0_LC_12_9_6/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_5_i_0_LC_12_9_6/lcout       LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__794/I                              Odrv12                     0      2921               FALL  1       
I__794/O                              Odrv12                     540    3461               FALL  1       
I__795/I                              LocalMux                   0      3461               FALL  1       
I__795/O                              LocalMux                   309    3770               FALL  1       
I__796/I                              InMux                      0      3770               FALL  1       
I__796/O                              InMux                      217    3987               FALL  1       
p_hLED_obuft_RNO_13_LC_12_15_0/in3    LogicCell40_SEQ_MODE_0000  0      3987               FALL  1       
p_hLED_obuft_RNO_13_LC_12_15_0/lcout  LogicCell40_SEQ_MODE_0000  288    4275               FALL  1       
I__792/I                              LocalMux                   0      4275               FALL  1       
I__792/O                              LocalMux                   309    4584               FALL  1       
I__793/I                              IoInMux                    0      4584               FALL  1       
I__793/O                              IoInMux                    217    4801               FALL  1       
p_hLED_obuft_13_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4801               FALL  1       
p_hLED_obuft_13_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    4976               RISE  1       
p_hLED_obuft_13_iopad/OE              IO_PAD                     0      4976               RISE  1       
p_hLED_obuft_13_iopad/PACKAGEPIN:out  IO_PAD                     1914   6890               RISE  1       
p_hLED[13]                            top                        0      6890               RISE  1       

6.5.6::Path details for port: p_hLED[14]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[14]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7402


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4481
---------------------------- ------
Clock To Out Delay             7402

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__649/I                                              ClkMux                     0      2073               RISE  1       
I__649/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_11_i_0_LC_12_9_4/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_11_i_0_LC_12_9_4/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__807/I                              Odrv12                     0      2921               FALL  1       
I__807/O                              Odrv12                     540    3461               FALL  1       
I__808/I                              LocalMux                   0      3461               FALL  1       
I__808/O                              LocalMux                   309    3770               FALL  1       
I__809/I                              InMux                      0      3770               FALL  1       
I__809/O                              InMux                      217    3987               FALL  1       
p_hLED_obuft_RNO_14_LC_12_13_0/in3    LogicCell40_SEQ_MODE_0000  0      3987               FALL  1       
p_hLED_obuft_RNO_14_LC_12_13_0/lcout  LogicCell40_SEQ_MODE_0000  288    4275               FALL  1       
I__803/I                              Odrv4                      0      4275               FALL  1       
I__803/O                              Odrv4                      372    4647               FALL  1       
I__804/I                              Span4Mux_s0_h              0      4647               FALL  1       
I__804/O                              Span4Mux_s0_h              140    4787               FALL  1       
I__805/I                              LocalMux                   0      4787               FALL  1       
I__805/O                              LocalMux                   309    5096               FALL  1       
I__806/I                              IoInMux                    0      5096               FALL  1       
I__806/O                              IoInMux                    217    5313               FALL  1       
p_hLED_obuft_14_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5313               FALL  1       
p_hLED_obuft_14_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5488               RISE  1       
p_hLED_obuft_14_iopad/OE              IO_PAD                     0      5488               RISE  1       
p_hLED_obuft_14_iopad/PACKAGEPIN:out  IO_PAD                     1914   7402               RISE  1       
p_hLED[14]                            top                        0      7402               RISE  1       

6.5.7::Path details for port: p_hLED[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[1]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 6350


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              3429
---------------------------- ------
Clock To Out Delay             6350

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__649/I                                              ClkMux                     0      2073               RISE  1       
I__649/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_3_i_0_LC_12_9_3/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_3_i_0_LC_12_9_3/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__786/I                             LocalMux                   0      2921               FALL  1       
I__786/O                             LocalMux                   309    3230               FALL  1       
I__787/I                             InMux                      0      3230               FALL  1       
I__787/O                             InMux                      217    3447               FALL  1       
p_hLED_obuft_RNO_1_LC_12_8_4/in3     LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
p_hLED_obuft_RNO_1_LC_12_8_4/lcout   LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__567/I                             LocalMux                   0      3735               FALL  1       
I__567/O                             LocalMux                   309    4044               FALL  1       
I__568/I                             IoInMux                    0      4044               FALL  1       
I__568/O                             IoInMux                    217    4261               FALL  1       
p_hLED_obuft_1_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4261               FALL  1       
p_hLED_obuft_1_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    4436               RISE  1       
p_hLED_obuft_1_iopad/OE              IO_PAD                     0      4436               RISE  1       
p_hLED_obuft_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   6350               RISE  1       
p_hLED[1]                            top                        0      6350               RISE  1       

6.5.8::Path details for port: p_hLED[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[2]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 6350


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              3429
---------------------------- ------
Clock To Out Delay             6350

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__645/I                                              ClkMux                     0      2073               RISE  1       
I__645/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_4_i_0_LC_11_9_2/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_4_i_0_LC_11_9_2/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__571/I                             LocalMux                   0      2921               FALL  1       
I__571/O                             LocalMux                   309    3230               FALL  1       
I__572/I                             InMux                      0      3230               FALL  1       
I__572/O                             InMux                      217    3447               FALL  1       
p_hLED_obuft_RNO_2_LC_12_8_2/in3     LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
p_hLED_obuft_RNO_2_LC_12_8_2/lcout   LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__569/I                             LocalMux                   0      3735               FALL  1       
I__569/O                             LocalMux                   309    4044               FALL  1       
I__570/I                             IoInMux                    0      4044               FALL  1       
I__570/O                             IoInMux                    217    4261               FALL  1       
p_hLED_obuft_2_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4261               FALL  1       
p_hLED_obuft_2_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    4436               RISE  1       
p_hLED_obuft_2_iopad/OE              IO_PAD                     0      4436               RISE  1       
p_hLED_obuft_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   6350               RISE  1       
p_hLED[2]                            top                        0      6350               RISE  1       

6.5.9::Path details for port: p_hLED[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[3]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 6350


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              3429
---------------------------- ------
Clock To Out Delay             6350

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__648/I                                              ClkMux                     0      2073               RISE  1       
I__648/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_2_i_0_LC_12_7_3/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_2_i_0_LC_12_7_3/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__790/I                             LocalMux                   0      2921               FALL  1       
I__790/O                             LocalMux                   309    3230               FALL  1       
I__791/I                             InMux                      0      3230               FALL  1       
I__791/O                             InMux                      217    3447               FALL  1       
p_hLED_obuft_RNO_3_LC_12_8_7/in3     LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
p_hLED_obuft_RNO_3_LC_12_8_7/lcout   LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__788/I                             LocalMux                   0      3735               FALL  1       
I__788/O                             LocalMux                   309    4044               FALL  1       
I__789/I                             IoInMux                    0      4044               FALL  1       
I__789/O                             IoInMux                    217    4261               FALL  1       
p_hLED_obuft_3_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4261               FALL  1       
p_hLED_obuft_3_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    4436               RISE  1       
p_hLED_obuft_3_iopad/OE              IO_PAD                     0      4436               RISE  1       
p_hLED_obuft_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   6350               RISE  1       
p_hLED[3]                            top                        0      6350               RISE  1       

6.5.10::Path details for port: p_hLED[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[4]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7311


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4390
---------------------------- ------
Clock To Out Delay             7311

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__645/I                                              ClkMux                     0      2073               RISE  1       
I__645/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_6_i_0_LC_11_9_0/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_6_i_0_LC_11_9_0/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__560/I                             LocalMux                   0      2921               FALL  1       
I__560/O                             LocalMux                   309    3230               FALL  1       
I__561/I                             InMux                      0      3230               FALL  1       
I__561/O                             InMux                      217    3447               FALL  1       
p_hLED_obuft_RNO_4_LC_11_8_5/in0     LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
p_hLED_obuft_RNO_4_LC_11_8_5/lcout   LogicCell40_SEQ_MODE_0000  386    3833               FALL  1       
I__562/I                             Odrv4                      0      3833               FALL  1       
I__562/O                             Odrv4                      372    4205               FALL  1       
I__563/I                             Span4Mux_s1_h              0      4205               FALL  1       
I__563/O                             Span4Mux_s1_h              168    4373               FALL  1       
I__564/I                             IoSpan4Mux                 0      4373               FALL  1       
I__564/O                             IoSpan4Mux                 323    4696               FALL  1       
I__565/I                             LocalMux                   0      4696               FALL  1       
I__565/O                             LocalMux                   309    5004               FALL  1       
I__566/I                             IoInMux                    0      5004               FALL  1       
I__566/O                             IoInMux                    217    5222               FALL  1       
p_hLED_obuft_4_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5222               FALL  1       
p_hLED_obuft_4_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5397               RISE  1       
p_hLED_obuft_4_iopad/OE              IO_PAD                     0      5397               RISE  1       
p_hLED_obuft_4_iopad/PACKAGEPIN:out  IO_PAD                     1914   7311               RISE  1       
p_hLED[4]                            top                        0      7311               RISE  1       

6.5.11::Path details for port: p_hLED[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[5]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 6350


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              3429
---------------------------- ------
Clock To Out Delay             6350

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__645/I                                              ClkMux                     0      2073               RISE  1       
I__645/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_8_i_0_LC_11_9_7/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_8_i_0_LC_11_9_7/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__617/I                             LocalMux                   0      2921               FALL  1       
I__617/O                             LocalMux                   309    3230               FALL  1       
I__618/I                             InMux                      0      3230               FALL  1       
I__618/O                             InMux                      217    3447               FALL  1       
p_hLED_obuft_RNO_5_LC_12_10_5/in3    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
p_hLED_obuft_RNO_5_LC_12_10_5/lcout  LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__615/I                             LocalMux                   0      3735               FALL  1       
I__615/O                             LocalMux                   309    4044               FALL  1       
I__616/I                             IoInMux                    0      4044               FALL  1       
I__616/O                             IoInMux                    217    4261               FALL  1       
p_hLED_obuft_5_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4261               FALL  1       
p_hLED_obuft_5_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    4436               RISE  1       
p_hLED_obuft_5_iopad/OE              IO_PAD                     0      4436               RISE  1       
p_hLED_obuft_5_iopad/PACKAGEPIN:out  IO_PAD                     1914   6350               RISE  1       
p_hLED[5]                            top                        0      6350               RISE  1       

6.5.12::Path details for port: p_hLED[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[6]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7662


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4741
---------------------------- ------
Clock To Out Delay             7662

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__648/I                                              ClkMux                     0      2073               RISE  1       
I__648/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_7_i_0_LC_12_7_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_7_i_0_LC_12_7_1/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__585/I                             Odrv4                      0      2921               FALL  1       
I__585/O                             Odrv4                      372    3293               FALL  1       
I__586/I                             Span4Mux_v                 0      3293               FALL  1       
I__586/O                             Span4Mux_v                 372    3665               FALL  1       
I__587/I                             LocalMux                   0      3665               FALL  1       
I__587/O                             LocalMux                   309    3973               FALL  1       
I__588/I                             InMux                      0      3973               FALL  1       
I__588/O                             InMux                      217    4191               FALL  1       
p_hLED_obuft_RNO_6_LC_11_2_1/in3     LogicCell40_SEQ_MODE_0000  0      4191               FALL  1       
p_hLED_obuft_RNO_6_LC_11_2_1/lcout   LogicCell40_SEQ_MODE_0000  288    4478               FALL  1       
I__464/I                             Odrv4                      0      4478               FALL  1       
I__464/O                             Odrv4                      372    4850               FALL  1       
I__465/I                             Span4Mux_s1_v              0      4850               FALL  1       
I__465/O                             Span4Mux_s1_v              196    5046               FALL  1       
I__466/I                             LocalMux                   0      5046               FALL  1       
I__466/O                             LocalMux                   309    5355               FALL  1       
I__467/I                             IoInMux                    0      5355               FALL  1       
I__467/O                             IoInMux                    217    5572               FALL  1       
p_hLED_obuft_6_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5572               FALL  1       
p_hLED_obuft_6_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5748               RISE  1       
p_hLED_obuft_6_iopad/OE              IO_PAD                     0      5748               RISE  1       
p_hLED_obuft_6_iopad/PACKAGEPIN:out  IO_PAD                     1914   7662               RISE  1       
p_hLED[6]                            top                        0      7662               RISE  1       

6.5.13::Path details for port: p_hLED[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[7]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7283


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4362
---------------------------- ------
Clock To Out Delay             7283

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__648/I                                              ClkMux                     0      2073               RISE  1       
I__648/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_1_i_0_LC_12_7_4/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_1_i_0_LC_12_7_4/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__812/I                             Odrv12                     0      2921               RISE  1       
I__812/O                             Odrv12                     491    3412               RISE  1       
I__813/I                             Span12Mux_s9_v             0      3412               RISE  1       
I__813/O                             Span12Mux_s9_v             379    3791               RISE  1       
I__814/I                             LocalMux                   0      3791               RISE  1       
I__814/O                             LocalMux                   330    4121               RISE  1       
I__815/I                             InMux                      0      4121               RISE  1       
I__815/O                             InMux                      259    4380               RISE  1       
p_hLED_obuft_RNO_7_LC_12_12_4/in3    LogicCell40_SEQ_MODE_0000  0      4380               RISE  1       
p_hLED_obuft_RNO_7_LC_12_12_4/lcout  LogicCell40_SEQ_MODE_0000  288    4668               FALL  1       
I__810/I                             LocalMux                   0      4668               FALL  1       
I__810/O                             LocalMux                   309    4976               FALL  1       
I__811/I                             IoInMux                    0      4976               FALL  1       
I__811/O                             IoInMux                    217    5194               FALL  1       
p_hLED_obuft_7_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5194               FALL  1       
p_hLED_obuft_7_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5369               RISE  1       
p_hLED_obuft_7_iopad/OE              IO_PAD                     0      5369               RISE  1       
p_hLED_obuft_7_iopad/PACKAGEPIN:out  IO_PAD                     1914   7283               RISE  1       
p_hLED[7]                            top                        0      7283               RISE  1       

6.5.14::Path details for port: p_hLED[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[8]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7529


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4608
---------------------------- ------
Clock To Out Delay             7529

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__648/I                                              ClkMux                     0      2073               RISE  1       
I__648/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_i_0_LC_12_7_2/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_i_0_LC_12_7_2/lcout        LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__582/I                             Odrv4                      0      2921               FALL  1       
I__582/O                             Odrv4                      372    3293               FALL  1       
I__583/I                             LocalMux                   0      3293               FALL  1       
I__583/O                             LocalMux                   309    3602               FALL  1       
I__584/I                             InMux                      0      3602               FALL  1       
I__584/O                             InMux                      217    3819               FALL  1       
p_hLED_obuft_RNO_8_LC_12_4_5/in0     LogicCell40_SEQ_MODE_0000  0      3819               FALL  1       
p_hLED_obuft_RNO_8_LC_12_4_5/lcout   LogicCell40_SEQ_MODE_0000  386    4205               FALL  1       
I__544/I                             Odrv4                      0      4205               FALL  1       
I__544/O                             Odrv4                      372    4577               FALL  1       
I__545/I                             Span4Mux_s3_v              0      4577               FALL  1       
I__545/O                             Span4Mux_s3_v              337    4913               FALL  1       
I__546/I                             LocalMux                   0      4913               FALL  1       
I__546/O                             LocalMux                   309    5222               FALL  1       
I__547/I                             IoInMux                    0      5222               FALL  1       
I__547/O                             IoInMux                    217    5439               FALL  1       
p_hLED_obuft_8_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5439               FALL  1       
p_hLED_obuft_8_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5615               RISE  1       
p_hLED_obuft_8_iopad/OE              IO_PAD                     0      5615               RISE  1       
p_hLED_obuft_8_iopad/PACKAGEPIN:out  IO_PAD                     1914   7529               RISE  1       
p_hLED[8]                            top                        0      7529               RISE  1       

6.5.15::Path details for port: p_hLED[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_hLED[9]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7094


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4173
---------------------------- ------
Clock To Out Delay             7094

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__645/I                                              ClkMux                     0      2073               RISE  1       
I__645/O                                              ClkMux                     309    2381               RISE  1       
p_hLED_cl_12_i_0_LC_11_9_6/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_hLED_cl_12_i_0_LC_11_9_6/lcout     LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__799/I                             Odrv4                      0      2921               FALL  1       
I__799/O                             Odrv4                      372    3293               FALL  1       
I__800/I                             Span4Mux_v                 0      3293               FALL  1       
I__800/O                             Span4Mux_v                 372    3665               FALL  1       
I__801/I                             LocalMux                   0      3665               FALL  1       
I__801/O                             LocalMux                   309    3973               FALL  1       
I__802/I                             InMux                      0      3973               FALL  1       
I__802/O                             InMux                      217    4191               FALL  1       
p_hLED_obuft_RNO_9_LC_12_13_5/in3    LogicCell40_SEQ_MODE_0000  0      4191               FALL  1       
p_hLED_obuft_RNO_9_LC_12_13_5/lcout  LogicCell40_SEQ_MODE_0000  288    4478               FALL  1       
I__797/I                             LocalMux                   0      4478               FALL  1       
I__797/O                             LocalMux                   309    4787               FALL  1       
I__798/I                             IoInMux                    0      4787               FALL  1       
I__798/O                             IoInMux                    217    5004               FALL  1       
p_hLED_obuft_9_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5004               FALL  1       
p_hLED_obuft_9_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5180               RISE  1       
p_hLED_obuft_9_iopad/OE              IO_PAD                     0      5180               RISE  1       
p_hLED_obuft_9_iopad/PACKAGEPIN:out  IO_PAD                     1914   7094               RISE  1       
p_hLED[9]                            top                        0      7094               RISE  1       

6.5.16::Path details for port: p_vLED[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[0]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 8019


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5098
---------------------------- ------
Clock To Out Delay             8019

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__646/I                                              ClkMux                     0      2073               RISE  1       
I__646/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_5_i_0_LC_9_5_4/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_5_i_0_LC_9_5_4/lcout       LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__541/I                             Odrv12                     0      2921               FALL  1       
I__541/O                             Odrv12                     540    3461               FALL  1       
I__542/I                             LocalMux                   0      3461               FALL  1       
I__542/O                             LocalMux                   309    3770               FALL  1       
I__543/I                             InMux                      0      3770               FALL  1       
I__543/O                             InMux                      217    3987               FALL  1       
p_vLED_obuft_RNO_0_LC_12_5_3/in3     LogicCell40_SEQ_MODE_0000  0      3987               FALL  1       
p_vLED_obuft_RNO_0_LC_12_5_3/lcout   LogicCell40_SEQ_MODE_0000  288    4275               FALL  1       
I__536/I                             Odrv12                     0      4275               FALL  1       
I__536/O                             Odrv12                     540    4815               FALL  1       
I__537/I                             Sp12to4                    0      4815               FALL  1       
I__537/O                             Sp12to4                    449    5264               FALL  1       
I__538/I                             Span4Mux_s0_h              0      5264               FALL  1       
I__538/O                             Span4Mux_s0_h              140    5404               FALL  1       
I__539/I                             LocalMux                   0      5404               FALL  1       
I__539/O                             LocalMux                   309    5713               FALL  1       
I__540/I                             IoInMux                    0      5713               FALL  1       
I__540/O                             IoInMux                    217    5930               FALL  1       
p_vLED_obuft_0_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5930               FALL  1       
p_vLED_obuft_0_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    6105               RISE  1       
p_vLED_obuft_0_iopad/OE              IO_PAD                     0      6105               RISE  1       
p_vLED_obuft_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   8019               RISE  1       
p_vLED[0]                            top                        0      8019               RISE  1       

6.5.17::Path details for port: p_vLED[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[1]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7416


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4495
---------------------------- ------
Clock To Out Delay             7416

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__646/I                                              ClkMux                     0      2073               RISE  1       
I__646/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_3_i_0_LC_9_5_6/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_3_i_0_LC_9_5_6/lcout       LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__441/I                             Odrv4                      0      2921               FALL  1       
I__441/O                             Odrv4                      372    3293               FALL  1       
I__442/I                             LocalMux                   0      3293               FALL  1       
I__442/O                             LocalMux                   309    3602               FALL  1       
I__443/I                             InMux                      0      3602               FALL  1       
I__443/O                             InMux                      217    3819               FALL  1       
p_vLED_obuft_RNO_1_LC_11_5_0/in3     LogicCell40_SEQ_MODE_0000  0      3819               FALL  1       
p_vLED_obuft_RNO_1_LC_11_5_0/lcout   LogicCell40_SEQ_MODE_0000  288    4107               FALL  1       
I__437/I                             Odrv4                      0      4107               FALL  1       
I__437/O                             Odrv4                      372    4478               FALL  1       
I__438/I                             IoSpan4Mux                 0      4478               FALL  1       
I__438/O                             IoSpan4Mux                 323    4801               FALL  1       
I__439/I                             LocalMux                   0      4801               FALL  1       
I__439/O                             LocalMux                   309    5110               FALL  1       
I__440/I                             IoInMux                    0      5110               FALL  1       
I__440/O                             IoInMux                    217    5327               FALL  1       
p_vLED_obuft_1_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5327               FALL  1       
p_vLED_obuft_1_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5502               RISE  1       
p_vLED_obuft_1_iopad/OE              IO_PAD                     0      5502               RISE  1       
p_vLED_obuft_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   7416               RISE  1       
p_vLED[1]                            top                        0      7416               RISE  1       

6.5.18::Path details for port: p_vLED[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[2]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7634


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4713
---------------------------- ------
Clock To Out Delay             7634

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__646/I                                              ClkMux                     0      2073               RISE  1       
I__646/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_1_i_0_LC_9_5_1/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_1_i_0_LC_9_5_1/lcout       LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__531/I                             Odrv4                      0      2921               FALL  1       
I__531/O                             Odrv4                      372    3293               FALL  1       
I__532/I                             Span4Mux_v                 0      3293               FALL  1       
I__532/O                             Span4Mux_v                 372    3665               FALL  1       
I__533/I                             LocalMux                   0      3665               FALL  1       
I__533/O                             LocalMux                   309    3973               FALL  1       
I__534/I                             InMux                      0      3973               FALL  1       
I__534/O                             InMux                      217    4191               FALL  1       
p_vLED_obuft_RNO_2_LC_11_6_5/in3     LogicCell40_SEQ_MODE_0000  0      4191               FALL  1       
p_vLED_obuft_RNO_2_LC_11_6_5/lcout   LogicCell40_SEQ_MODE_0000  288    4478               FALL  1       
I__528/I                             Odrv12                     0      4478               FALL  1       
I__528/O                             Odrv12                     540    5018               FALL  1       
I__529/I                             LocalMux                   0      5018               FALL  1       
I__529/O                             LocalMux                   309    5327               FALL  1       
I__530/I                             IoInMux                    0      5327               FALL  1       
I__530/O                             IoInMux                    217    5544               FALL  1       
p_vLED_obuft_2_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5544               FALL  1       
p_vLED_obuft_2_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5720               RISE  1       
p_vLED_obuft_2_iopad/OE              IO_PAD                     0      5720               RISE  1       
p_vLED_obuft_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   7634               RISE  1       
p_vLED[2]                            top                        0      7634               RISE  1       

6.5.19::Path details for port: p_vLED[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[3]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7360


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4439
---------------------------- ------
Clock To Out Delay             7360

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__650/I                                              ClkMux                     0      2073               RISE  1       
I__650/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_8_i_0_LC_9_4_6/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_8_i_0_LC_9_4_6/lcout       LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__447/I                             Odrv4                      0      2921               FALL  1       
I__447/O                             Odrv4                      372    3293               FALL  1       
I__448/I                             LocalMux                   0      3293               FALL  1       
I__448/O                             LocalMux                   309    3602               FALL  1       
I__449/I                             InMux                      0      3602               FALL  1       
I__449/O                             InMux                      217    3819               FALL  1       
p_vLED_obuft_RNO_3_LC_11_4_5/in0     LogicCell40_SEQ_MODE_0000  0      3819               FALL  1       
p_vLED_obuft_RNO_3_LC_11_4_5/lcout   LogicCell40_SEQ_MODE_0000  386    4205               FALL  1       
I__444/I                             Odrv12                     0      4205               FALL  1       
I__444/O                             Odrv12                     540    4745               FALL  1       
I__445/I                             LocalMux                   0      4745               FALL  1       
I__445/O                             LocalMux                   309    5053               FALL  1       
I__446/I                             IoInMux                    0      5053               FALL  1       
I__446/O                             IoInMux                    217    5271               FALL  1       
p_vLED_obuft_3_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5271               FALL  1       
p_vLED_obuft_3_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5446               RISE  1       
p_vLED_obuft_3_iopad/OE              IO_PAD                     0      5446               RISE  1       
p_vLED_obuft_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   7360               RISE  1       
p_vLED[3]                            top                        0      7360               RISE  1       

6.5.20::Path details for port: p_vLED[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[4]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7094


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4173
---------------------------- ------
Clock To Out Delay             7094

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__650/I                                              ClkMux                     0      2073               RISE  1       
I__650/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_6_i_0_LC_9_4_7/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_6_i_0_LC_9_4_7/lcout       LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__453/I                             Odrv4                      0      2921               FALL  1       
I__453/O                             Odrv4                      372    3293               FALL  1       
I__454/I                             LocalMux                   0      3293               FALL  1       
I__454/O                             LocalMux                   309    3602               FALL  1       
I__455/I                             InMux                      0      3602               FALL  1       
I__455/O                             InMux                      217    3819               FALL  1       
p_vLED_obuft_RNO_4_LC_11_4_3/in3     LogicCell40_SEQ_MODE_0000  0      3819               FALL  1       
p_vLED_obuft_RNO_4_LC_11_4_3/lcout   LogicCell40_SEQ_MODE_0000  288    4107               FALL  1       
I__450/I                             Odrv4                      0      4107               FALL  1       
I__450/O                             Odrv4                      372    4478               FALL  1       
I__451/I                             LocalMux                   0      4478               FALL  1       
I__451/O                             LocalMux                   309    4787               FALL  1       
I__452/I                             IoInMux                    0      4787               FALL  1       
I__452/O                             IoInMux                    217    5004               FALL  1       
p_vLED_obuft_4_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5004               FALL  1       
p_vLED_obuft_4_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5180               RISE  1       
p_vLED_obuft_4_iopad/OE              IO_PAD                     0      5180               RISE  1       
p_vLED_obuft_4_iopad/PACKAGEPIN:out  IO_PAD                     1914   7094               RISE  1       
p_vLED[4]                            top                        0      7094               RISE  1       

6.5.21::Path details for port: p_vLED[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[5]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 6953


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4032
---------------------------- ------
Clock To Out Delay             6953

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__650/I                                              ClkMux                     0      2073               RISE  1       
I__650/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_7_i_0_LC_9_4_4/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_7_i_0_LC_9_4_4/lcout       LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__550/I                             Odrv4                      0      2921               FALL  1       
I__550/O                             Odrv4                      372    3293               FALL  1       
I__551/I                             Span4Mux_s3_h              0      3293               FALL  1       
I__551/O                             Span4Mux_s3_h              231    3525               FALL  1       
I__552/I                             LocalMux                   0      3525               FALL  1       
I__552/O                             LocalMux                   309    3833               FALL  1       
I__553/I                             InMux                      0      3833               FALL  1       
I__553/O                             InMux                      217    4051               FALL  1       
p_vLED_obuft_RNO_5_LC_12_3_6/in3     LogicCell40_SEQ_MODE_0000  0      4051               FALL  1       
p_vLED_obuft_RNO_5_LC_12_3_6/lcout   LogicCell40_SEQ_MODE_0000  288    4338               FALL  1       
I__548/I                             LocalMux                   0      4338               FALL  1       
I__548/O                             LocalMux                   309    4647               FALL  1       
I__549/I                             IoInMux                    0      4647               FALL  1       
I__549/O                             IoInMux                    217    4864               FALL  1       
p_vLED_obuft_5_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4864               FALL  1       
p_vLED_obuft_5_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5039               RISE  1       
p_vLED_obuft_5_iopad/OE              IO_PAD                     0      5039               RISE  1       
p_vLED_obuft_5_iopad/PACKAGEPIN:out  IO_PAD                     1914   6953               RISE  1       
p_vLED[5]                            top                        0      6953               RISE  1       

6.5.22::Path details for port: p_vLED[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[6]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7059


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4138
---------------------------- ------
Clock To Out Delay             7059

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__650/I                                              ClkMux                     0      2073               RISE  1       
I__650/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_4_i_0_LC_9_4_1/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_4_i_0_LC_9_4_1/lcout       LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__556/I                             Odrv4                      0      2921               FALL  1       
I__556/O                             Odrv4                      372    3293               FALL  1       
I__557/I                             Span4Mux_s3_v              0      3293               FALL  1       
I__557/O                             Span4Mux_s3_v              337    3630               FALL  1       
I__558/I                             LocalMux                   0      3630               FALL  1       
I__558/O                             LocalMux                   309    3938               FALL  1       
I__559/I                             InMux                      0      3938               FALL  1       
I__559/O                             InMux                      217    4156               FALL  1       
p_vLED_obuft_RNO_6_LC_12_2_3/in3     LogicCell40_SEQ_MODE_0000  0      4156               FALL  1       
p_vLED_obuft_RNO_6_LC_12_2_3/lcout   LogicCell40_SEQ_MODE_0000  288    4443               FALL  1       
I__554/I                             LocalMux                   0      4443               FALL  1       
I__554/O                             LocalMux                   309    4752               FALL  1       
I__555/I                             IoInMux                    0      4752               FALL  1       
I__555/O                             IoInMux                    217    4969               FALL  1       
p_vLED_obuft_6_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      4969               FALL  1       
p_vLED_obuft_6_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5145               RISE  1       
p_vLED_obuft_6_iopad/OE              IO_PAD                     0      5145               RISE  1       
p_vLED_obuft_6_iopad/PACKAGEPIN:out  IO_PAD                     1914   7059               RISE  1       
p_vLED[6]                            top                        0      7059               RISE  1       

6.5.23::Path details for port: p_vLED[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[7]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7262


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4341
---------------------------- ------
Clock To Out Delay             7262

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__650/I                                              ClkMux                     0      2073               RISE  1       
I__650/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_2_i_0_LC_9_4_5/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_2_i_0_LC_9_4_5/lcout       LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__320/I                             Odrv4                      0      2921               FALL  1       
I__320/O                             Odrv4                      372    3293               FALL  1       
I__321/I                             LocalMux                   0      3293               FALL  1       
I__321/O                             LocalMux                   309    3602               FALL  1       
I__322/I                             InMux                      0      3602               FALL  1       
I__322/O                             InMux                      217    3819               FALL  1       
p_vLED_obuft_RNO_7_LC_9_2_4/in3      LogicCell40_SEQ_MODE_0000  0      3819               FALL  1       
p_vLED_obuft_RNO_7_LC_9_2_4/lcout    LogicCell40_SEQ_MODE_0000  288    4107               FALL  1       
I__212/I                             Odrv12                     0      4107               FALL  1       
I__212/O                             Odrv12                     540    4647               FALL  1       
I__213/I                             LocalMux                   0      4647               FALL  1       
I__213/O                             LocalMux                   309    4955               FALL  1       
I__214/I                             IoInMux                    0      4955               FALL  1       
I__214/O                             IoInMux                    217    5173               FALL  1       
p_vLED_obuft_7_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5173               FALL  1       
p_vLED_obuft_7_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5348               RISE  1       
p_vLED_obuft_7_iopad/OE              IO_PAD                     0      5348               RISE  1       
p_vLED_obuft_7_iopad/PACKAGEPIN:out  IO_PAD                     1914   7262               RISE  1       
p_vLED[7]                            top                        0      7262               RISE  1       

6.5.24::Path details for port: p_vLED[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[8]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7697


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4776
---------------------------- ------
Clock To Out Delay             7697

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__650/I                                              ClkMux                     0      2073               RISE  1       
I__650/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_i_0_LC_9_4_2/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_i_0_LC_9_4_2/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__460/I                             Odrv4                      0      2921               FALL  1       
I__460/O                             Odrv4                      372    3293               FALL  1       
I__461/I                             Span4Mux_s3_v              0      3293               FALL  1       
I__461/O                             Span4Mux_s3_v              337    3630               FALL  1       
I__462/I                             LocalMux                   0      3630               FALL  1       
I__462/O                             LocalMux                   309    3938               FALL  1       
I__463/I                             InMux                      0      3938               FALL  1       
I__463/O                             InMux                      217    4156               FALL  1       
p_vLED_obuft_RNO_8_LC_11_2_7/in0     LogicCell40_SEQ_MODE_0000  0      4156               FALL  1       
p_vLED_obuft_RNO_8_LC_11_2_7/lcout   LogicCell40_SEQ_MODE_0000  386    4541               FALL  1       
I__456/I                             Odrv4                      0      4541               FALL  1       
I__456/O                             Odrv4                      372    4913               FALL  1       
I__457/I                             Span4Mux_s1_h              0      4913               FALL  1       
I__457/O                             Span4Mux_s1_h              168    5082               FALL  1       
I__458/I                             LocalMux                   0      5082               FALL  1       
I__458/O                             LocalMux                   309    5390               FALL  1       
I__459/I                             IoInMux                    0      5390               FALL  1       
I__459/O                             IoInMux                    217    5608               FALL  1       
p_vLED_obuft_8_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5608               FALL  1       
p_vLED_obuft_8_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5783               RISE  1       
p_vLED_obuft_8_iopad/OE              IO_PAD                     0      5783               RISE  1       
p_vLED_obuft_8_iopad/PACKAGEPIN:out  IO_PAD                     1914   7697               RISE  1       
p_vLED[8]                            top                        0      7697               RISE  1       

6.5.25::Path details for port: p_vLED[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : p_vLED[9]
Clock Port         : p_clk12
Clock Reference    : clk12:R
Clock to Out Delay : 7430


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4509
---------------------------- ------
Clock To Out Delay             7430

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
p_clk12                                               top                        0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__636/I                                              gio2CtrlBuf                0      1918               RISE  1       
I__636/O                                              gio2CtrlBuf                0      1918               RISE  1       
I__637/I                                              GlobalMux                  0      1918               RISE  1       
I__637/O                                              GlobalMux                  154    2073               RISE  1       
I__646/I                                              ClkMux                     0      2073               RISE  1       
I__646/O                                              ClkMux                     309    2381               RISE  1       
p_vLED_cl_9_i_0_LC_9_5_3/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
p_vLED_cl_9_i_0_LC_9_5_3/lcout       LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__317/I                             Odrv12                     0      2921               FALL  1       
I__317/O                             Odrv12                     540    3461               FALL  1       
I__318/I                             LocalMux                   0      3461               FALL  1       
I__318/O                             LocalMux                   309    3770               FALL  1       
I__319/I                             InMux                      0      3770               FALL  1       
I__319/O                             InMux                      217    3987               FALL  1       
p_vLED_obuft_RNO_9_LC_9_1_2/in3      LogicCell40_SEQ_MODE_0000  0      3987               FALL  1       
p_vLED_obuft_RNO_9_LC_9_1_2/lcout    LogicCell40_SEQ_MODE_0000  288    4275               FALL  1       
I__215/I                             Odrv12                     0      4275               FALL  1       
I__215/O                             Odrv12                     540    4815               FALL  1       
I__216/I                             LocalMux                   0      4815               FALL  1       
I__216/O                             LocalMux                   309    5124               FALL  1       
I__217/I                             IoInMux                    0      5124               FALL  1       
I__217/O                             IoInMux                    217    5341               FALL  1       
p_vLED_obuft_9_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      5341               FALL  1       
p_vLED_obuft_9_preio/PADOEN          PRE_IO_PIN_TYPE_101001     175    5516               RISE  1       
p_vLED_obuft_9_iopad/OE              IO_PAD                     0      5516               RISE  1       
p_vLED_obuft_9_iopad/PACKAGEPIN:out  IO_PAD                     1914   7430               RISE  1       
p_vLED[9]                            top                        0      7430               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballX_3_LC_7_7_3/in3
Capture Clock    : ballX_3_LC_7_7_3/clk
Setup Constraint : 83330p
Path slack       : 78028p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                            Odrv4                          0              2921  78028  RISE       1
I__420/O                            Odrv4                        351              3272  78028  RISE       1
I__422/I                            LocalMux                       0              3272  78028  RISE       1
I__422/O                            LocalMux                     330              3602  78028  RISE       1
I__424/I                            InMux                          0              3602  78028  RISE       1
I__424/O                            InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0          LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout        LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                            LocalMux                       0              4310  78028  RISE       1
I__240/O                            LocalMux                     330              4640  78028  RISE       1
I__241/I                            InMux                          0              4640  78028  RISE       1
I__241/O                            InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1         LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout       LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__220/I                            LocalMux                       0              5299  78028  RISE       1
I__220/O                            LocalMux                     330              5629  78028  RISE       1
I__224/I                            InMux                          0              5629  78028  RISE       1
I__224/O                            InMux                        259              5888  78028  RISE       1
ballXVel_RNIFI1J4_0_LC_7_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5888  78028  RISE       1
ballXVel_RNIFI1J4_0_LC_7_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              6204  78028  RISE       1
I__154/I                            LocalMux                       0              6204  78028  RISE       1
I__154/O                            LocalMux                     330              6533  78028  RISE       1
I__155/I                            InMux                          0              6533  78028  RISE       1
I__155/O                            InMux                        259              6793  78028  RISE       1
I__156/I                            CascadeMux                     0              6793  78028  RISE       1
I__156/O                            CascadeMux                     0              6793  78028  RISE       1
ballX_1_LC_7_7_1/in2                LogicCell40_SEQ_MODE_1000      0              6793  78028  RISE       1
ballX_1_LC_7_7_1/carryout           LogicCell40_SEQ_MODE_1000    231              7024  78028  RISE       2
ballX_2_LC_7_7_2/carryin            LogicCell40_SEQ_MODE_1000      0              7024  78028  RISE       1
ballX_2_LC_7_7_2/carryout           LogicCell40_SEQ_MODE_1000    126              7150  78028  RISE       1
I__167/I                            InMux                          0              7150  78028  RISE       1
I__167/O                            InMux                        259              7410  78028  RISE       1
ballX_3_LC_7_7_3/in3                LogicCell40_SEQ_MODE_1000      0              7410  78028  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_3_LC_7_7_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballY_3_LC_7_6_3/in3
Capture Clock    : ballY_3_LC_7_6_3/clk
Setup Constraint : 83330p
Path slack       : 78028p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                            Odrv4                          0              2921  78028  RISE       1
I__420/O                            Odrv4                        351              3272  78028  RISE       1
I__422/I                            LocalMux                       0              3272  78028  RISE       1
I__422/O                            LocalMux                     330              3602  78028  RISE       1
I__424/I                            InMux                          0              3602  78028  RISE       1
I__424/O                            InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0          LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout        LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                            LocalMux                       0              4310  78028  RISE       1
I__240/O                            LocalMux                     330              4640  78028  RISE       1
I__241/I                            InMux                          0              4640  78028  RISE       1
I__241/O                            InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1         LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout       LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__221/I                            LocalMux                       0              5299  78028  RISE       1
I__221/O                            LocalMux                     330              5629  78028  RISE       1
I__227/I                            InMux                          0              5629  78028  RISE       1
I__227/O                            InMux                        259              5888  78028  RISE       1
ballYVel_RNIGOGN4_0_LC_7_6_7/in3    LogicCell40_SEQ_MODE_0000      0              5888  78028  RISE       1
ballYVel_RNIGOGN4_0_LC_7_6_7/lcout  LogicCell40_SEQ_MODE_0000    316              6204  78028  RISE       1
I__145/I                            LocalMux                       0              6204  78028  RISE       1
I__145/O                            LocalMux                     330              6533  78028  RISE       1
I__146/I                            InMux                          0              6533  78028  RISE       1
I__146/O                            InMux                        259              6793  78028  RISE       1
I__147/I                            CascadeMux                     0              6793  78028  RISE       1
I__147/O                            CascadeMux                     0              6793  78028  RISE       1
ballY_1_LC_7_6_1/in2                LogicCell40_SEQ_MODE_1000      0              6793  78028  RISE       1
ballY_1_LC_7_6_1/carryout           LogicCell40_SEQ_MODE_1000    231              7024  78028  RISE       2
ballY_2_LC_7_6_2/carryin            LogicCell40_SEQ_MODE_1000      0              7024  78028  RISE       1
ballY_2_LC_7_6_2/carryout           LogicCell40_SEQ_MODE_1000    126              7150  78028  RISE       1
I__151/I                            InMux                          0              7150  78028  RISE       1
I__151/O                            InMux                        259              7410  78028  RISE       1
ballY_3_LC_7_6_3/in3                LogicCell40_SEQ_MODE_1000      0              7410  78028  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : p_hLED_cl_8_i_0_LC_11_9_7/ce
Capture Clock    : p_hLED_cl_8_i_0_LC_11_9_7/clk
Setup Constraint : 83330p
Path slack       : 78140p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__521/I                          Odrv12                         0              2921  78140  RISE       1
I__521/O                          Odrv12                       491              3412  78140  RISE       1
I__524/I                          LocalMux                       0              3412  78140  RISE       1
I__524/O                          LocalMux                     330              3742  78140  RISE       1
I__527/I                          InMux                          0              3742  78140  RISE       1
I__527/O                          InMux                        259              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4450  78140  RISE       1
I__504/I                          LocalMux                       0              4450  78140  RISE       1
I__504/O                          LocalMux                     330              4780  78140  RISE       1
I__505/I                          InMux                          0              4780  78140  RISE       1
I__505/O                          InMux                        259              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/in0    LogicCell40_SEQ_MODE_0000      0              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              5488  78140  RISE      15
I__625/I                          Odrv4                          0              5488  78140  RISE       1
I__625/O                          Odrv4                        351              5839  78140  RISE       1
I__626/I                          Span4Mux_h                     0              5839  78140  RISE       1
I__626/O                          Span4Mux_h                   302              6141  78140  RISE       1
I__627/I                          Span4Mux_s0_h                  0              6141  78140  RISE       1
I__627/O                          Span4Mux_s0_h                147              6288  78140  RISE       1
I__630/I                          Span4Mux_v                     0              6288  78140  RISE       1
I__630/O                          Span4Mux_v                   351              6638  78140  RISE       1
I__633/I                          LocalMux                       0              6638  78140  RISE       1
I__633/O                          LocalMux                     330              6968  78140  RISE       1
I__635/I                          CEMux                          0              6968  78140  RISE       1
I__635/O                          CEMux                        603              7571  78140  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/ce      LogicCell40_SEQ_MODE_1000      0              7571  78140  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : p_hLED_cl_12_i_0_LC_11_9_6/ce
Capture Clock    : p_hLED_cl_12_i_0_LC_11_9_6/clk
Setup Constraint : 83330p
Path slack       : 78140p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__521/I                          Odrv12                         0              2921  78140  RISE       1
I__521/O                          Odrv12                       491              3412  78140  RISE       1
I__524/I                          LocalMux                       0              3412  78140  RISE       1
I__524/O                          LocalMux                     330              3742  78140  RISE       1
I__527/I                          InMux                          0              3742  78140  RISE       1
I__527/O                          InMux                        259              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4450  78140  RISE       1
I__504/I                          LocalMux                       0              4450  78140  RISE       1
I__504/O                          LocalMux                     330              4780  78140  RISE       1
I__505/I                          InMux                          0              4780  78140  RISE       1
I__505/O                          InMux                        259              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/in0    LogicCell40_SEQ_MODE_0000      0              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              5488  78140  RISE      15
I__625/I                          Odrv4                          0              5488  78140  RISE       1
I__625/O                          Odrv4                        351              5839  78140  RISE       1
I__626/I                          Span4Mux_h                     0              5839  78140  RISE       1
I__626/O                          Span4Mux_h                   302              6141  78140  RISE       1
I__627/I                          Span4Mux_s0_h                  0              6141  78140  RISE       1
I__627/O                          Span4Mux_s0_h                147              6288  78140  RISE       1
I__630/I                          Span4Mux_v                     0              6288  78140  RISE       1
I__630/O                          Span4Mux_v                   351              6638  78140  RISE       1
I__633/I                          LocalMux                       0              6638  78140  RISE       1
I__633/O                          LocalMux                     330              6968  78140  RISE       1
I__635/I                          CEMux                          0              6968  78140  RISE       1
I__635/O                          CEMux                        603              7571  78140  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/ce     LogicCell40_SEQ_MODE_1000      0              7571  78140  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : p_hLED_cl_4_i_0_LC_11_9_2/ce
Capture Clock    : p_hLED_cl_4_i_0_LC_11_9_2/clk
Setup Constraint : 83330p
Path slack       : 78140p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__521/I                          Odrv12                         0              2921  78140  RISE       1
I__521/O                          Odrv12                       491              3412  78140  RISE       1
I__524/I                          LocalMux                       0              3412  78140  RISE       1
I__524/O                          LocalMux                     330              3742  78140  RISE       1
I__527/I                          InMux                          0              3742  78140  RISE       1
I__527/O                          InMux                        259              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4450  78140  RISE       1
I__504/I                          LocalMux                       0              4450  78140  RISE       1
I__504/O                          LocalMux                     330              4780  78140  RISE       1
I__505/I                          InMux                          0              4780  78140  RISE       1
I__505/O                          InMux                        259              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/in0    LogicCell40_SEQ_MODE_0000      0              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              5488  78140  RISE      15
I__625/I                          Odrv4                          0              5488  78140  RISE       1
I__625/O                          Odrv4                        351              5839  78140  RISE       1
I__626/I                          Span4Mux_h                     0              5839  78140  RISE       1
I__626/O                          Span4Mux_h                   302              6141  78140  RISE       1
I__627/I                          Span4Mux_s0_h                  0              6141  78140  RISE       1
I__627/O                          Span4Mux_s0_h                147              6288  78140  RISE       1
I__630/I                          Span4Mux_v                     0              6288  78140  RISE       1
I__630/O                          Span4Mux_v                   351              6638  78140  RISE       1
I__633/I                          LocalMux                       0              6638  78140  RISE       1
I__633/O                          LocalMux                     330              6968  78140  RISE       1
I__635/I                          CEMux                          0              6968  78140  RISE       1
I__635/O                          CEMux                        603              7571  78140  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/ce      LogicCell40_SEQ_MODE_1000      0              7571  78140  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : p_hLED_cl_6_i_0_LC_11_9_0/ce
Capture Clock    : p_hLED_cl_6_i_0_LC_11_9_0/clk
Setup Constraint : 83330p
Path slack       : 78140p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__521/I                          Odrv12                         0              2921  78140  RISE       1
I__521/O                          Odrv12                       491              3412  78140  RISE       1
I__524/I                          LocalMux                       0              3412  78140  RISE       1
I__524/O                          LocalMux                     330              3742  78140  RISE       1
I__527/I                          InMux                          0              3742  78140  RISE       1
I__527/O                          InMux                        259              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4450  78140  RISE       1
I__504/I                          LocalMux                       0              4450  78140  RISE       1
I__504/O                          LocalMux                     330              4780  78140  RISE       1
I__505/I                          InMux                          0              4780  78140  RISE       1
I__505/O                          InMux                        259              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/in0    LogicCell40_SEQ_MODE_0000      0              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              5488  78140  RISE      15
I__625/I                          Odrv4                          0              5488  78140  RISE       1
I__625/O                          Odrv4                        351              5839  78140  RISE       1
I__626/I                          Span4Mux_h                     0              5839  78140  RISE       1
I__626/O                          Span4Mux_h                   302              6141  78140  RISE       1
I__627/I                          Span4Mux_s0_h                  0              6141  78140  RISE       1
I__627/O                          Span4Mux_s0_h                147              6288  78140  RISE       1
I__630/I                          Span4Mux_v                     0              6288  78140  RISE       1
I__630/O                          Span4Mux_v                   351              6638  78140  RISE       1
I__633/I                          LocalMux                       0              6638  78140  RISE       1
I__633/O                          LocalMux                     330              6968  78140  RISE       1
I__635/I                          CEMux                          0              6968  78140  RISE       1
I__635/O                          CEMux                        603              7571  78140  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/ce      LogicCell40_SEQ_MODE_1000      0              7571  78140  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballY_2_LC_7_6_2/in3
Capture Clock    : ballY_2_LC_7_6_2/clk
Setup Constraint : 83330p
Path slack       : 78154p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                            Odrv4                          0              2921  78028  RISE       1
I__420/O                            Odrv4                        351              3272  78028  RISE       1
I__422/I                            LocalMux                       0              3272  78028  RISE       1
I__422/O                            LocalMux                     330              3602  78028  RISE       1
I__424/I                            InMux                          0              3602  78028  RISE       1
I__424/O                            InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0          LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout        LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                            LocalMux                       0              4310  78028  RISE       1
I__240/O                            LocalMux                     330              4640  78028  RISE       1
I__241/I                            InMux                          0              4640  78028  RISE       1
I__241/O                            InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1         LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout       LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__221/I                            LocalMux                       0              5299  78028  RISE       1
I__221/O                            LocalMux                     330              5629  78028  RISE       1
I__227/I                            InMux                          0              5629  78028  RISE       1
I__227/O                            InMux                        259              5888  78028  RISE       1
ballYVel_RNIGOGN4_0_LC_7_6_7/in3    LogicCell40_SEQ_MODE_0000      0              5888  78028  RISE       1
ballYVel_RNIGOGN4_0_LC_7_6_7/lcout  LogicCell40_SEQ_MODE_0000    316              6204  78028  RISE       1
I__145/I                            LocalMux                       0              6204  78028  RISE       1
I__145/O                            LocalMux                     330              6533  78028  RISE       1
I__146/I                            InMux                          0              6533  78028  RISE       1
I__146/O                            InMux                        259              6793  78028  RISE       1
I__147/I                            CascadeMux                     0              6793  78028  RISE       1
I__147/O                            CascadeMux                     0              6793  78028  RISE       1
ballY_1_LC_7_6_1/in2                LogicCell40_SEQ_MODE_1000      0              6793  78028  RISE       1
ballY_1_LC_7_6_1/carryout           LogicCell40_SEQ_MODE_1000    231              7024  78028  RISE       2
I__152/I                            InMux                          0              7024  78154  RISE       1
I__152/O                            InMux                        259              7284  78154  RISE       1
ballY_2_LC_7_6_2/in3                LogicCell40_SEQ_MODE_1000      0              7284  78154  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_2_LC_7_6_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballX_2_LC_7_7_2/in3
Capture Clock    : ballX_2_LC_7_7_2/clk
Setup Constraint : 83330p
Path slack       : 78154p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                            Odrv4                          0              2921  78028  RISE       1
I__420/O                            Odrv4                        351              3272  78028  RISE       1
I__422/I                            LocalMux                       0              3272  78028  RISE       1
I__422/O                            LocalMux                     330              3602  78028  RISE       1
I__424/I                            InMux                          0              3602  78028  RISE       1
I__424/O                            InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0          LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout        LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                            LocalMux                       0              4310  78028  RISE       1
I__240/O                            LocalMux                     330              4640  78028  RISE       1
I__241/I                            InMux                          0              4640  78028  RISE       1
I__241/O                            InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1         LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout       LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__220/I                            LocalMux                       0              5299  78028  RISE       1
I__220/O                            LocalMux                     330              5629  78028  RISE       1
I__224/I                            InMux                          0              5629  78028  RISE       1
I__224/O                            InMux                        259              5888  78028  RISE       1
ballXVel_RNIFI1J4_0_LC_7_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5888  78028  RISE       1
ballXVel_RNIFI1J4_0_LC_7_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              6204  78028  RISE       1
I__154/I                            LocalMux                       0              6204  78028  RISE       1
I__154/O                            LocalMux                     330              6533  78028  RISE       1
I__155/I                            InMux                          0              6533  78028  RISE       1
I__155/O                            InMux                        259              6793  78028  RISE       1
I__156/I                            CascadeMux                     0              6793  78028  RISE       1
I__156/O                            CascadeMux                     0              6793  78028  RISE       1
ballX_1_LC_7_7_1/in2                LogicCell40_SEQ_MODE_1000      0              6793  78028  RISE       1
ballX_1_LC_7_7_1/carryout           LogicCell40_SEQ_MODE_1000    231              7024  78028  RISE       2
I__168/I                            InMux                          0              7024  78154  RISE       1
I__168/O                            InMux                        259              7284  78154  RISE       1
ballX_2_LC_7_7_2/in3                LogicCell40_SEQ_MODE_1000      0              7284  78154  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_2_LC_7_7_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : p_hLED_cl_13_i_0_LC_12_9_7/ce
Capture Clock    : p_hLED_cl_13_i_0_LC_12_9_7/clk
Setup Constraint : 83330p
Path slack       : 78287p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__521/I                          Odrv12                         0              2921  78140  RISE       1
I__521/O                          Odrv12                       491              3412  78140  RISE       1
I__524/I                          LocalMux                       0              3412  78140  RISE       1
I__524/O                          LocalMux                     330              3742  78140  RISE       1
I__527/I                          InMux                          0              3742  78140  RISE       1
I__527/O                          InMux                        259              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4450  78140  RISE       1
I__504/I                          LocalMux                       0              4450  78140  RISE       1
I__504/O                          LocalMux                     330              4780  78140  RISE       1
I__505/I                          InMux                          0              4780  78140  RISE       1
I__505/O                          InMux                        259              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/in0    LogicCell40_SEQ_MODE_0000      0              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              5488  78140  RISE      15
I__625/I                          Odrv4                          0              5488  78140  RISE       1
I__625/O                          Odrv4                        351              5839  78140  RISE       1
I__626/I                          Span4Mux_h                     0              5839  78140  RISE       1
I__626/O                          Span4Mux_h                   302              6141  78140  RISE       1
I__628/I                          Span4Mux_v                     0              6141  78287  RISE       1
I__628/O                          Span4Mux_v                   351              6491  78287  RISE       1
I__631/I                          LocalMux                       0              6491  78287  RISE       1
I__631/O                          LocalMux                     330              6821  78287  RISE       1
I__634/I                          CEMux                          0              6821  78287  RISE       1
I__634/O                          CEMux                        603              7424  78287  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/ce     LogicCell40_SEQ_MODE_1000      0              7424  78287  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : p_hLED_cl_5_i_0_LC_12_9_6/ce
Capture Clock    : p_hLED_cl_5_i_0_LC_12_9_6/clk
Setup Constraint : 83330p
Path slack       : 78287p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__521/I                          Odrv12                         0              2921  78140  RISE       1
I__521/O                          Odrv12                       491              3412  78140  RISE       1
I__524/I                          LocalMux                       0              3412  78140  RISE       1
I__524/O                          LocalMux                     330              3742  78140  RISE       1
I__527/I                          InMux                          0              3742  78140  RISE       1
I__527/O                          InMux                        259              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4450  78140  RISE       1
I__504/I                          LocalMux                       0              4450  78140  RISE       1
I__504/O                          LocalMux                     330              4780  78140  RISE       1
I__505/I                          InMux                          0              4780  78140  RISE       1
I__505/O                          InMux                        259              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/in0    LogicCell40_SEQ_MODE_0000      0              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              5488  78140  RISE      15
I__625/I                          Odrv4                          0              5488  78140  RISE       1
I__625/O                          Odrv4                        351              5839  78140  RISE       1
I__626/I                          Span4Mux_h                     0              5839  78140  RISE       1
I__626/O                          Span4Mux_h                   302              6141  78140  RISE       1
I__628/I                          Span4Mux_v                     0              6141  78287  RISE       1
I__628/O                          Span4Mux_v                   351              6491  78287  RISE       1
I__631/I                          LocalMux                       0              6491  78287  RISE       1
I__631/O                          LocalMux                     330              6821  78287  RISE       1
I__634/I                          CEMux                          0              6821  78287  RISE       1
I__634/O                          CEMux                        603              7424  78287  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/ce      LogicCell40_SEQ_MODE_1000      0              7424  78287  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : p_hLED_cl_11_i_0_LC_12_9_4/ce
Capture Clock    : p_hLED_cl_11_i_0_LC_12_9_4/clk
Setup Constraint : 83330p
Path slack       : 78287p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__521/I                          Odrv12                         0              2921  78140  RISE       1
I__521/O                          Odrv12                       491              3412  78140  RISE       1
I__524/I                          LocalMux                       0              3412  78140  RISE       1
I__524/O                          LocalMux                     330              3742  78140  RISE       1
I__527/I                          InMux                          0              3742  78140  RISE       1
I__527/O                          InMux                        259              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4450  78140  RISE       1
I__504/I                          LocalMux                       0              4450  78140  RISE       1
I__504/O                          LocalMux                     330              4780  78140  RISE       1
I__505/I                          InMux                          0              4780  78140  RISE       1
I__505/O                          InMux                        259              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/in0    LogicCell40_SEQ_MODE_0000      0              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              5488  78140  RISE      15
I__625/I                          Odrv4                          0              5488  78140  RISE       1
I__625/O                          Odrv4                        351              5839  78140  RISE       1
I__626/I                          Span4Mux_h                     0              5839  78140  RISE       1
I__626/O                          Span4Mux_h                   302              6141  78140  RISE       1
I__628/I                          Span4Mux_v                     0              6141  78287  RISE       1
I__628/O                          Span4Mux_v                   351              6491  78287  RISE       1
I__631/I                          LocalMux                       0              6491  78287  RISE       1
I__631/O                          LocalMux                     330              6821  78287  RISE       1
I__634/I                          CEMux                          0              6821  78287  RISE       1
I__634/O                          CEMux                        603              7424  78287  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/ce     LogicCell40_SEQ_MODE_1000      0              7424  78287  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : p_hLED_cl_3_i_0_LC_12_9_3/ce
Capture Clock    : p_hLED_cl_3_i_0_LC_12_9_3/clk
Setup Constraint : 83330p
Path slack       : 78287p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__521/I                          Odrv12                         0              2921  78140  RISE       1
I__521/O                          Odrv12                       491              3412  78140  RISE       1
I__524/I                          LocalMux                       0              3412  78140  RISE       1
I__524/O                          LocalMux                     330              3742  78140  RISE       1
I__527/I                          InMux                          0              3742  78140  RISE       1
I__527/O                          InMux                        259              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4450  78140  RISE       1
I__504/I                          LocalMux                       0              4450  78140  RISE       1
I__504/O                          LocalMux                     330              4780  78140  RISE       1
I__505/I                          InMux                          0              4780  78140  RISE       1
I__505/O                          InMux                        259              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/in0    LogicCell40_SEQ_MODE_0000      0              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              5488  78140  RISE      15
I__625/I                          Odrv4                          0              5488  78140  RISE       1
I__625/O                          Odrv4                        351              5839  78140  RISE       1
I__626/I                          Span4Mux_h                     0              5839  78140  RISE       1
I__626/O                          Span4Mux_h                   302              6141  78140  RISE       1
I__628/I                          Span4Mux_v                     0              6141  78287  RISE       1
I__628/O                          Span4Mux_v                   351              6491  78287  RISE       1
I__631/I                          LocalMux                       0              6491  78287  RISE       1
I__631/O                          LocalMux                     330              6821  78287  RISE       1
I__634/I                          CEMux                          0              6821  78287  RISE       1
I__634/O                          CEMux                        603              7424  78287  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/ce      LogicCell40_SEQ_MODE_1000      0              7424  78287  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : p_hLED_cl_9_i_0_LC_12_9_1/ce
Capture Clock    : p_hLED_cl_9_i_0_LC_12_9_1/clk
Setup Constraint : 83330p
Path slack       : 78287p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__521/I                          Odrv12                         0              2921  78140  RISE       1
I__521/O                          Odrv12                       491              3412  78140  RISE       1
I__524/I                          LocalMux                       0              3412  78140  RISE       1
I__524/O                          LocalMux                     330              3742  78140  RISE       1
I__527/I                          InMux                          0              3742  78140  RISE       1
I__527/O                          InMux                        259              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4450  78140  RISE       1
I__504/I                          LocalMux                       0              4450  78140  RISE       1
I__504/O                          LocalMux                     330              4780  78140  RISE       1
I__505/I                          InMux                          0              4780  78140  RISE       1
I__505/O                          InMux                        259              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/in0    LogicCell40_SEQ_MODE_0000      0              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              5488  78140  RISE      15
I__625/I                          Odrv4                          0              5488  78140  RISE       1
I__625/O                          Odrv4                        351              5839  78140  RISE       1
I__626/I                          Span4Mux_h                     0              5839  78140  RISE       1
I__626/O                          Span4Mux_h                   302              6141  78140  RISE       1
I__628/I                          Span4Mux_v                     0              6141  78287  RISE       1
I__628/O                          Span4Mux_v                   351              6491  78287  RISE       1
I__631/I                          LocalMux                       0              6491  78287  RISE       1
I__631/O                          LocalMux                     330              6821  78287  RISE       1
I__634/I                          CEMux                          0              6821  78287  RISE       1
I__634/O                          CEMux                        603              7424  78287  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/ce      LogicCell40_SEQ_MODE_1000      0              7424  78287  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : p_hLED_cl_10_i_0_LC_12_9_0/ce
Capture Clock    : p_hLED_cl_10_i_0_LC_12_9_0/clk
Setup Constraint : 83330p
Path slack       : 78287p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__521/I                          Odrv12                         0              2921  78140  RISE       1
I__521/O                          Odrv12                       491              3412  78140  RISE       1
I__524/I                          LocalMux                       0              3412  78140  RISE       1
I__524/O                          LocalMux                     330              3742  78140  RISE       1
I__527/I                          InMux                          0              3742  78140  RISE       1
I__527/O                          InMux                        259              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4450  78140  RISE       1
I__504/I                          LocalMux                       0              4450  78140  RISE       1
I__504/O                          LocalMux                     330              4780  78140  RISE       1
I__505/I                          InMux                          0              4780  78140  RISE       1
I__505/O                          InMux                        259              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/in0    LogicCell40_SEQ_MODE_0000      0              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              5488  78140  RISE      15
I__625/I                          Odrv4                          0              5488  78140  RISE       1
I__625/O                          Odrv4                        351              5839  78140  RISE       1
I__626/I                          Span4Mux_h                     0              5839  78140  RISE       1
I__626/O                          Span4Mux_h                   302              6141  78140  RISE       1
I__628/I                          Span4Mux_v                     0              6141  78287  RISE       1
I__628/O                          Span4Mux_v                   351              6491  78287  RISE       1
I__631/I                          LocalMux                       0              6491  78287  RISE       1
I__631/O                          LocalMux                     330              6821  78287  RISE       1
I__634/I                          CEMux                          0              6821  78287  RISE       1
I__634/O                          CEMux                        603              7424  78287  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/ce     LogicCell40_SEQ_MODE_1000      0              7424  78287  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : p_hLED_cl_14_i_0_LC_12_7_6/ce
Capture Clock    : p_hLED_cl_14_i_0_LC_12_7_6/clk
Setup Constraint : 83330p
Path slack       : 78490p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__521/I                          Odrv12                         0              2921  78140  RISE       1
I__521/O                          Odrv12                       491              3412  78140  RISE       1
I__524/I                          LocalMux                       0              3412  78140  RISE       1
I__524/O                          LocalMux                     330              3742  78140  RISE       1
I__527/I                          InMux                          0              3742  78140  RISE       1
I__527/O                          InMux                        259              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4450  78140  RISE       1
I__504/I                          LocalMux                       0              4450  78140  RISE       1
I__504/O                          LocalMux                     330              4780  78140  RISE       1
I__505/I                          InMux                          0              4780  78140  RISE       1
I__505/O                          InMux                        259              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/in0    LogicCell40_SEQ_MODE_0000      0              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              5488  78140  RISE      15
I__625/I                          Odrv4                          0              5488  78140  RISE       1
I__625/O                          Odrv4                        351              5839  78140  RISE       1
I__626/I                          Span4Mux_h                     0              5839  78140  RISE       1
I__626/O                          Span4Mux_h                   302              6141  78140  RISE       1
I__627/I                          Span4Mux_s0_h                  0              6141  78140  RISE       1
I__627/O                          Span4Mux_s0_h                147              6288  78140  RISE       1
I__629/I                          LocalMux                       0              6288  78491  RISE       1
I__629/O                          LocalMux                     330              6617  78491  RISE       1
I__632/I                          CEMux                          0              6617  78491  RISE       1
I__632/O                          CEMux                        603              7221  78491  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/ce     LogicCell40_SEQ_MODE_1000      0              7221  78491  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : p_hLED_cl_1_i_0_LC_12_7_4/ce
Capture Clock    : p_hLED_cl_1_i_0_LC_12_7_4/clk
Setup Constraint : 83330p
Path slack       : 78490p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__521/I                          Odrv12                         0              2921  78140  RISE       1
I__521/O                          Odrv12                       491              3412  78140  RISE       1
I__524/I                          LocalMux                       0              3412  78140  RISE       1
I__524/O                          LocalMux                     330              3742  78140  RISE       1
I__527/I                          InMux                          0              3742  78140  RISE       1
I__527/O                          InMux                        259              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4450  78140  RISE       1
I__504/I                          LocalMux                       0              4450  78140  RISE       1
I__504/O                          LocalMux                     330              4780  78140  RISE       1
I__505/I                          InMux                          0              4780  78140  RISE       1
I__505/O                          InMux                        259              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/in0    LogicCell40_SEQ_MODE_0000      0              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              5488  78140  RISE      15
I__625/I                          Odrv4                          0              5488  78140  RISE       1
I__625/O                          Odrv4                        351              5839  78140  RISE       1
I__626/I                          Span4Mux_h                     0              5839  78140  RISE       1
I__626/O                          Span4Mux_h                   302              6141  78140  RISE       1
I__627/I                          Span4Mux_s0_h                  0              6141  78140  RISE       1
I__627/O                          Span4Mux_s0_h                147              6288  78140  RISE       1
I__629/I                          LocalMux                       0              6288  78491  RISE       1
I__629/O                          LocalMux                     330              6617  78491  RISE       1
I__632/I                          CEMux                          0              6617  78491  RISE       1
I__632/O                          CEMux                        603              7221  78491  RISE       1
p_hLED_cl_1_i_0_LC_12_7_4/ce      LogicCell40_SEQ_MODE_1000      0              7221  78491  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_1_i_0_LC_12_7_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : p_hLED_cl_2_i_0_LC_12_7_3/ce
Capture Clock    : p_hLED_cl_2_i_0_LC_12_7_3/clk
Setup Constraint : 83330p
Path slack       : 78490p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__521/I                          Odrv12                         0              2921  78140  RISE       1
I__521/O                          Odrv12                       491              3412  78140  RISE       1
I__524/I                          LocalMux                       0              3412  78140  RISE       1
I__524/O                          LocalMux                     330              3742  78140  RISE       1
I__527/I                          InMux                          0              3742  78140  RISE       1
I__527/O                          InMux                        259              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4450  78140  RISE       1
I__504/I                          LocalMux                       0              4450  78140  RISE       1
I__504/O                          LocalMux                     330              4780  78140  RISE       1
I__505/I                          InMux                          0              4780  78140  RISE       1
I__505/O                          InMux                        259              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/in0    LogicCell40_SEQ_MODE_0000      0              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              5488  78140  RISE      15
I__625/I                          Odrv4                          0              5488  78140  RISE       1
I__625/O                          Odrv4                        351              5839  78140  RISE       1
I__626/I                          Span4Mux_h                     0              5839  78140  RISE       1
I__626/O                          Span4Mux_h                   302              6141  78140  RISE       1
I__627/I                          Span4Mux_s0_h                  0              6141  78140  RISE       1
I__627/O                          Span4Mux_s0_h                147              6288  78140  RISE       1
I__629/I                          LocalMux                       0              6288  78491  RISE       1
I__629/O                          LocalMux                     330              6617  78491  RISE       1
I__632/I                          CEMux                          0              6617  78491  RISE       1
I__632/O                          CEMux                        603              7221  78491  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/ce      LogicCell40_SEQ_MODE_1000      0              7221  78491  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : p_hLED_cl_i_0_LC_12_7_2/ce
Capture Clock    : p_hLED_cl_i_0_LC_12_7_2/clk
Setup Constraint : 83330p
Path slack       : 78490p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__521/I                          Odrv12                         0              2921  78140  RISE       1
I__521/O                          Odrv12                       491              3412  78140  RISE       1
I__524/I                          LocalMux                       0              3412  78140  RISE       1
I__524/O                          LocalMux                     330              3742  78140  RISE       1
I__527/I                          InMux                          0              3742  78140  RISE       1
I__527/O                          InMux                        259              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4450  78140  RISE       1
I__504/I                          LocalMux                       0              4450  78140  RISE       1
I__504/O                          LocalMux                     330              4780  78140  RISE       1
I__505/I                          InMux                          0              4780  78140  RISE       1
I__505/O                          InMux                        259              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/in0    LogicCell40_SEQ_MODE_0000      0              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              5488  78140  RISE      15
I__625/I                          Odrv4                          0              5488  78140  RISE       1
I__625/O                          Odrv4                        351              5839  78140  RISE       1
I__626/I                          Span4Mux_h                     0              5839  78140  RISE       1
I__626/O                          Span4Mux_h                   302              6141  78140  RISE       1
I__627/I                          Span4Mux_s0_h                  0              6141  78140  RISE       1
I__627/O                          Span4Mux_s0_h                147              6288  78140  RISE       1
I__629/I                          LocalMux                       0              6288  78491  RISE       1
I__629/O                          LocalMux                     330              6617  78491  RISE       1
I__632/I                          CEMux                          0              6617  78491  RISE       1
I__632/O                          CEMux                        603              7221  78491  RISE       1
p_hLED_cl_i_0_LC_12_7_2/ce        LogicCell40_SEQ_MODE_1000      0              7221  78491  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_i_0_LC_12_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : p_hLED_cl_7_i_0_LC_12_7_1/ce
Capture Clock    : p_hLED_cl_7_i_0_LC_12_7_1/clk
Setup Constraint : 83330p
Path slack       : 78490p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__521/I                          Odrv12                         0              2921  78140  RISE       1
I__521/O                          Odrv12                       491              3412  78140  RISE       1
I__524/I                          LocalMux                       0              3412  78140  RISE       1
I__524/O                          LocalMux                     330              3742  78140  RISE       1
I__527/I                          InMux                          0              3742  78140  RISE       1
I__527/O                          InMux                        259              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4001  78140  RISE       1
ballX_RNICMG91_1_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4450  78140  RISE       1
I__504/I                          LocalMux                       0              4450  78140  RISE       1
I__504/O                          LocalMux                     330              4780  78140  RISE       1
I__505/I                          InMux                          0              4780  78140  RISE       1
I__505/O                          InMux                        259              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/in0    LogicCell40_SEQ_MODE_0000      0              5039  78140  RISE       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              5488  78140  RISE      15
I__625/I                          Odrv4                          0              5488  78140  RISE       1
I__625/O                          Odrv4                        351              5839  78140  RISE       1
I__626/I                          Span4Mux_h                     0              5839  78140  RISE       1
I__626/O                          Span4Mux_h                   302              6141  78140  RISE       1
I__627/I                          Span4Mux_s0_h                  0              6141  78140  RISE       1
I__627/O                          Span4Mux_s0_h                147              6288  78140  RISE       1
I__629/I                          LocalMux                       0              6288  78491  RISE       1
I__629/O                          LocalMux                     330              6617  78491  RISE       1
I__632/I                          CEMux                          0              6617  78491  RISE       1
I__632/O                          CEMux                        603              7221  78491  RISE       1
p_hLED_cl_7_i_0_LC_12_7_1/ce      LogicCell40_SEQ_MODE_1000      0              7221  78491  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_7_i_0_LC_12_7_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_18_LC_9_9_2/in3
Capture Clock    : ctr_18_LC_9_9_2/clk
Setup Constraint : 83330p
Path slack       : 78519p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3998
-------------------------------------   ---- 
End-of-path arrival time (ps)           6919
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                        Odrv4                          0              2921  78357  RISE       1
I__356/O                        Odrv4                        351              3272  78357  RISE       1
I__358/I                        LocalMux                       0              3272  78519  RISE       1
I__358/O                        LocalMux                     330              3602  78519  RISE       1
I__360/I                        InMux                          0              3602  78519  RISE       1
I__360/O                        InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1              LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout         LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin          LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout         LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin          LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout         LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
ctr_3_LC_9_7_3/carryin          LogicCell40_SEQ_MODE_1000      0              4373  78519  RISE       1
ctr_3_LC_9_7_3/carryout         LogicCell40_SEQ_MODE_1000    126              4499  78519  RISE       2
ctr_4_LC_9_7_4/carryin          LogicCell40_SEQ_MODE_1000      0              4499  78519  RISE       1
ctr_4_LC_9_7_4/carryout         LogicCell40_SEQ_MODE_1000    126              4626  78519  RISE       2
ctr_5_LC_9_7_5/carryin          LogicCell40_SEQ_MODE_1000      0              4626  78519  RISE       1
ctr_5_LC_9_7_5/carryout         LogicCell40_SEQ_MODE_1000    126              4752  78519  RISE       2
ctr_6_LC_9_7_6/carryin          LogicCell40_SEQ_MODE_1000      0              4752  78519  RISE       1
ctr_6_LC_9_7_6/carryout         LogicCell40_SEQ_MODE_1000    126              4878  78519  RISE       2
ctr_7_LC_9_7_7/carryin          LogicCell40_SEQ_MODE_1000      0              4878  78519  RISE       1
ctr_7_LC_9_7_7/carryout         LogicCell40_SEQ_MODE_1000    126              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout  ICE_CARRY_IN_MUX             196              5201  78519  RISE       2
ctr_8_LC_9_8_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  78519  RISE       1
ctr_8_LC_9_8_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  78519  RISE       2
ctr_9_LC_9_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  78519  RISE       1
ctr_9_LC_9_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  78519  RISE       2
ctr_10_LC_9_8_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  78519  RISE       1
ctr_10_LC_9_8_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  78519  RISE       2
ctr_11_LC_9_8_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  78519  RISE       1
ctr_11_LC_9_8_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  78519  RISE       2
ctr_12_LC_9_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  78519  RISE       1
ctr_12_LC_9_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  78519  RISE       2
ctr_13_LC_9_8_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  78519  RISE       1
ctr_13_LC_9_8_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  78519  RISE       2
ctr_14_LC_9_8_6/carryin         LogicCell40_SEQ_MODE_1000      0              5958  78519  RISE       1
ctr_14_LC_9_8_6/carryout        LogicCell40_SEQ_MODE_1000    126              6084  78519  RISE       2
ctr_15_LC_9_8_7/carryin         LogicCell40_SEQ_MODE_1000      0              6084  78519  RISE       1
ctr_15_LC_9_8_7/carryout        LogicCell40_SEQ_MODE_1000    126              6211  78519  RISE       1
IN_MUX_bfv_9_9_0_/carryinitin   ICE_CARRY_IN_MUX               0              6211  78519  RISE       1
IN_MUX_bfv_9_9_0_/carryinitout  ICE_CARRY_IN_MUX             196              6407  78519  RISE       2
ctr_16_LC_9_9_0/carryin         LogicCell40_SEQ_MODE_1000      0              6407  78519  RISE       1
ctr_16_LC_9_9_0/carryout        LogicCell40_SEQ_MODE_1000    126              6533  78519  RISE       2
ctr_17_LC_9_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              6533  78519  RISE       1
ctr_17_LC_9_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              6660  78519  RISE       1
I__473/I                        InMux                          0              6660  78519  RISE       1
I__473/O                        InMux                        259              6919  78519  RISE       1
ctr_18_LC_9_9_2/in3             LogicCell40_SEQ_MODE_1000      0              6919  78519  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_18_LC_9_9_2/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballY_2_LC_7_6_2/in2
Capture Clock    : ballY_2_LC_7_6_2/clk
Setup Constraint : 83330p
Path slack       : 78547p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout                  LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                              Odrv4                          0              2921  78028  RISE       1
I__420/O                              Odrv4                        351              3272  78028  RISE       1
I__422/I                              LocalMux                       0              3272  78028  RISE       1
I__422/O                              LocalMux                     330              3602  78028  RISE       1
I__424/I                              InMux                          0              3602  78028  RISE       1
I__424/O                              InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0            LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout          LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                              LocalMux                       0              4310  78028  RISE       1
I__240/O                              LocalMux                     330              4640  78028  RISE       1
I__241/I                              InMux                          0              4640  78028  RISE       1
I__241/O                              InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1           LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout         LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__221/I                              LocalMux                       0              5299  78028  RISE       1
I__221/O                              LocalMux                     330              5629  78028  RISE       1
I__228/I                              InMux                          0              5629  78154  RISE       1
I__228/O                              InMux                        259              5888  78154  RISE       1
ballYVel_RNIGOGN4_0_0_LC_7_6_5/in3    LogicCell40_SEQ_MODE_0000      0              5888  78154  RISE       1
ballYVel_RNIGOGN4_0_0_LC_7_6_5/lcout  LogicCell40_SEQ_MODE_0000    316              6204  78154  RISE       1
I__148/I                              LocalMux                       0              6204  78154  RISE       1
I__148/O                              LocalMux                     330              6533  78154  RISE       1
I__149/I                              InMux                          0              6533  78154  RISE       1
I__149/O                              InMux                        259              6793  78154  RISE       1
I__150/I                              CascadeMux                     0              6793  78154  RISE       1
I__150/O                              CascadeMux                     0              6793  78154  RISE       1
ballY_2_LC_7_6_2/in2                  LogicCell40_SEQ_MODE_1000      0              6793  78547  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_2_LC_7_6_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballX_1_LC_7_7_1/in2
Capture Clock    : ballX_1_LC_7_7_1/clk
Setup Constraint : 83330p
Path slack       : 78547p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                            Odrv4                          0              2921  78028  RISE       1
I__420/O                            Odrv4                        351              3272  78028  RISE       1
I__422/I                            LocalMux                       0              3272  78028  RISE       1
I__422/O                            LocalMux                     330              3602  78028  RISE       1
I__424/I                            InMux                          0              3602  78028  RISE       1
I__424/O                            InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0          LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout        LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                            LocalMux                       0              4310  78028  RISE       1
I__240/O                            LocalMux                     330              4640  78028  RISE       1
I__241/I                            InMux                          0              4640  78028  RISE       1
I__241/O                            InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1         LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout       LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__220/I                            LocalMux                       0              5299  78028  RISE       1
I__220/O                            LocalMux                     330              5629  78028  RISE       1
I__224/I                            InMux                          0              5629  78028  RISE       1
I__224/O                            InMux                        259              5888  78028  RISE       1
ballXVel_RNIFI1J4_0_LC_7_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5888  78028  RISE       1
ballXVel_RNIFI1J4_0_LC_7_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              6204  78028  RISE       1
I__154/I                            LocalMux                       0              6204  78028  RISE       1
I__154/O                            LocalMux                     330              6533  78028  RISE       1
I__155/I                            InMux                          0              6533  78028  RISE       1
I__155/O                            InMux                        259              6793  78028  RISE       1
I__156/I                            CascadeMux                     0              6793  78028  RISE       1
I__156/O                            CascadeMux                     0              6793  78028  RISE       1
ballX_1_LC_7_7_1/in2                LogicCell40_SEQ_MODE_1000      0              6793  78547  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballY_1_LC_7_6_1/in2
Capture Clock    : ballY_1_LC_7_6_1/clk
Setup Constraint : 83330p
Path slack       : 78547p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                            Odrv4                          0              2921  78028  RISE       1
I__420/O                            Odrv4                        351              3272  78028  RISE       1
I__422/I                            LocalMux                       0              3272  78028  RISE       1
I__422/O                            LocalMux                     330              3602  78028  RISE       1
I__424/I                            InMux                          0              3602  78028  RISE       1
I__424/O                            InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0          LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout        LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                            LocalMux                       0              4310  78028  RISE       1
I__240/O                            LocalMux                     330              4640  78028  RISE       1
I__241/I                            InMux                          0              4640  78028  RISE       1
I__241/O                            InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1         LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout       LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__221/I                            LocalMux                       0              5299  78028  RISE       1
I__221/O                            LocalMux                     330              5629  78028  RISE       1
I__227/I                            InMux                          0              5629  78028  RISE       1
I__227/O                            InMux                        259              5888  78028  RISE       1
ballYVel_RNIGOGN4_0_LC_7_6_7/in3    LogicCell40_SEQ_MODE_0000      0              5888  78028  RISE       1
ballYVel_RNIGOGN4_0_LC_7_6_7/lcout  LogicCell40_SEQ_MODE_0000    316              6204  78028  RISE       1
I__145/I                            LocalMux                       0              6204  78028  RISE       1
I__145/O                            LocalMux                     330              6533  78028  RISE       1
I__146/I                            InMux                          0              6533  78028  RISE       1
I__146/O                            InMux                        259              6793  78028  RISE       1
I__147/I                            CascadeMux                     0              6793  78028  RISE       1
I__147/O                            CascadeMux                     0              6793  78028  RISE       1
ballY_1_LC_7_6_1/in2                LogicCell40_SEQ_MODE_1000      0              6793  78547  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_1_LC_7_6_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballX_2_LC_7_7_2/in2
Capture Clock    : ballX_2_LC_7_7_2/clk
Setup Constraint : 83330p
Path slack       : 78547p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout                  LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                              Odrv4                          0              2921  78028  RISE       1
I__420/O                              Odrv4                        351              3272  78028  RISE       1
I__422/I                              LocalMux                       0              3272  78028  RISE       1
I__422/O                              LocalMux                     330              3602  78028  RISE       1
I__424/I                              InMux                          0              3602  78028  RISE       1
I__424/O                              InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0            LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout          LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                              LocalMux                       0              4310  78028  RISE       1
I__240/O                              LocalMux                     330              4640  78028  RISE       1
I__241/I                              InMux                          0              4640  78028  RISE       1
I__241/O                              InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1           LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout         LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__222/I                              LocalMux                       0              5299  78154  RISE       1
I__222/O                              LocalMux                     330              5629  78154  RISE       1
I__231/I                              InMux                          0              5629  78154  RISE       1
I__231/O                              InMux                        259              5888  78154  RISE       1
ballXVel_RNIFI1J4_0_0_LC_7_7_6/in3    LogicCell40_SEQ_MODE_0000      0              5888  78154  RISE       1
ballXVel_RNIFI1J4_0_0_LC_7_7_6/lcout  LogicCell40_SEQ_MODE_0000    316              6204  78154  RISE       1
I__163/I                              LocalMux                       0              6204  78154  RISE       1
I__163/O                              LocalMux                     330              6533  78154  RISE       1
I__164/I                              InMux                          0              6533  78154  RISE       1
I__164/O                              InMux                        259              6793  78154  RISE       1
I__165/I                              CascadeMux                     0              6793  78154  RISE       1
I__165/O                              CascadeMux                     0              6793  78154  RISE       1
ballX_2_LC_7_7_2/in2                  LogicCell40_SEQ_MODE_1000      0              6793  78547  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_2_LC_7_7_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_17_LC_9_9_1/in3
Capture Clock    : ctr_17_LC_9_9_1/clk
Setup Constraint : 83330p
Path slack       : 78645p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                        Odrv4                          0              2921  78357  RISE       1
I__356/O                        Odrv4                        351              3272  78357  RISE       1
I__358/I                        LocalMux                       0              3272  78519  RISE       1
I__358/O                        LocalMux                     330              3602  78519  RISE       1
I__360/I                        InMux                          0              3602  78519  RISE       1
I__360/O                        InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1              LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout         LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin          LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout         LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin          LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout         LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
ctr_3_LC_9_7_3/carryin          LogicCell40_SEQ_MODE_1000      0              4373  78519  RISE       1
ctr_3_LC_9_7_3/carryout         LogicCell40_SEQ_MODE_1000    126              4499  78519  RISE       2
ctr_4_LC_9_7_4/carryin          LogicCell40_SEQ_MODE_1000      0              4499  78519  RISE       1
ctr_4_LC_9_7_4/carryout         LogicCell40_SEQ_MODE_1000    126              4626  78519  RISE       2
ctr_5_LC_9_7_5/carryin          LogicCell40_SEQ_MODE_1000      0              4626  78519  RISE       1
ctr_5_LC_9_7_5/carryout         LogicCell40_SEQ_MODE_1000    126              4752  78519  RISE       2
ctr_6_LC_9_7_6/carryin          LogicCell40_SEQ_MODE_1000      0              4752  78519  RISE       1
ctr_6_LC_9_7_6/carryout         LogicCell40_SEQ_MODE_1000    126              4878  78519  RISE       2
ctr_7_LC_9_7_7/carryin          LogicCell40_SEQ_MODE_1000      0              4878  78519  RISE       1
ctr_7_LC_9_7_7/carryout         LogicCell40_SEQ_MODE_1000    126              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout  ICE_CARRY_IN_MUX             196              5201  78519  RISE       2
ctr_8_LC_9_8_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  78519  RISE       1
ctr_8_LC_9_8_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  78519  RISE       2
ctr_9_LC_9_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  78519  RISE       1
ctr_9_LC_9_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  78519  RISE       2
ctr_10_LC_9_8_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  78519  RISE       1
ctr_10_LC_9_8_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  78519  RISE       2
ctr_11_LC_9_8_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  78519  RISE       1
ctr_11_LC_9_8_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  78519  RISE       2
ctr_12_LC_9_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  78519  RISE       1
ctr_12_LC_9_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  78519  RISE       2
ctr_13_LC_9_8_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  78519  RISE       1
ctr_13_LC_9_8_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  78519  RISE       2
ctr_14_LC_9_8_6/carryin         LogicCell40_SEQ_MODE_1000      0              5958  78519  RISE       1
ctr_14_LC_9_8_6/carryout        LogicCell40_SEQ_MODE_1000    126              6084  78519  RISE       2
ctr_15_LC_9_8_7/carryin         LogicCell40_SEQ_MODE_1000      0              6084  78519  RISE       1
ctr_15_LC_9_8_7/carryout        LogicCell40_SEQ_MODE_1000    126              6211  78519  RISE       1
IN_MUX_bfv_9_9_0_/carryinitin   ICE_CARRY_IN_MUX               0              6211  78519  RISE       1
IN_MUX_bfv_9_9_0_/carryinitout  ICE_CARRY_IN_MUX             196              6407  78519  RISE       2
ctr_16_LC_9_9_0/carryin         LogicCell40_SEQ_MODE_1000      0              6407  78519  RISE       1
ctr_16_LC_9_9_0/carryout        LogicCell40_SEQ_MODE_1000    126              6533  78519  RISE       2
I__474/I                        InMux                          0              6533  78645  RISE       1
I__474/O                        InMux                        259              6793  78645  RISE       1
ctr_17_LC_9_9_1/in3             LogicCell40_SEQ_MODE_1000      0              6793  78645  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_17_LC_9_9_1/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_16_LC_9_9_0/in3
Capture Clock    : ctr_16_LC_9_9_0/clk
Setup Constraint : 83330p
Path slack       : 78771p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                        Odrv4                          0              2921  78357  RISE       1
I__356/O                        Odrv4                        351              3272  78357  RISE       1
I__358/I                        LocalMux                       0              3272  78519  RISE       1
I__358/O                        LocalMux                     330              3602  78519  RISE       1
I__360/I                        InMux                          0              3602  78519  RISE       1
I__360/O                        InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1              LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout         LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin          LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout         LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin          LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout         LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
ctr_3_LC_9_7_3/carryin          LogicCell40_SEQ_MODE_1000      0              4373  78519  RISE       1
ctr_3_LC_9_7_3/carryout         LogicCell40_SEQ_MODE_1000    126              4499  78519  RISE       2
ctr_4_LC_9_7_4/carryin          LogicCell40_SEQ_MODE_1000      0              4499  78519  RISE       1
ctr_4_LC_9_7_4/carryout         LogicCell40_SEQ_MODE_1000    126              4626  78519  RISE       2
ctr_5_LC_9_7_5/carryin          LogicCell40_SEQ_MODE_1000      0              4626  78519  RISE       1
ctr_5_LC_9_7_5/carryout         LogicCell40_SEQ_MODE_1000    126              4752  78519  RISE       2
ctr_6_LC_9_7_6/carryin          LogicCell40_SEQ_MODE_1000      0              4752  78519  RISE       1
ctr_6_LC_9_7_6/carryout         LogicCell40_SEQ_MODE_1000    126              4878  78519  RISE       2
ctr_7_LC_9_7_7/carryin          LogicCell40_SEQ_MODE_1000      0              4878  78519  RISE       1
ctr_7_LC_9_7_7/carryout         LogicCell40_SEQ_MODE_1000    126              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout  ICE_CARRY_IN_MUX             196              5201  78519  RISE       2
ctr_8_LC_9_8_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  78519  RISE       1
ctr_8_LC_9_8_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  78519  RISE       2
ctr_9_LC_9_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  78519  RISE       1
ctr_9_LC_9_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  78519  RISE       2
ctr_10_LC_9_8_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  78519  RISE       1
ctr_10_LC_9_8_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  78519  RISE       2
ctr_11_LC_9_8_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  78519  RISE       1
ctr_11_LC_9_8_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  78519  RISE       2
ctr_12_LC_9_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  78519  RISE       1
ctr_12_LC_9_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  78519  RISE       2
ctr_13_LC_9_8_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  78519  RISE       1
ctr_13_LC_9_8_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  78519  RISE       2
ctr_14_LC_9_8_6/carryin         LogicCell40_SEQ_MODE_1000      0              5958  78519  RISE       1
ctr_14_LC_9_8_6/carryout        LogicCell40_SEQ_MODE_1000    126              6084  78519  RISE       2
ctr_15_LC_9_8_7/carryin         LogicCell40_SEQ_MODE_1000      0              6084  78519  RISE       1
ctr_15_LC_9_8_7/carryout        LogicCell40_SEQ_MODE_1000    126              6211  78519  RISE       1
IN_MUX_bfv_9_9_0_/carryinitin   ICE_CARRY_IN_MUX               0              6211  78519  RISE       1
IN_MUX_bfv_9_9_0_/carryinitout  ICE_CARRY_IN_MUX             196              6407  78519  RISE       2
I__481/I                        InMux                          0              6407  78771  RISE       1
I__481/O                        InMux                        259              6667  78771  RISE       1
ctr_16_LC_9_9_0/in3             LogicCell40_SEQ_MODE_1000      0              6667  78771  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_16_LC_9_9_0/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : vIndex_3_LC_8_6_3/in3
Capture Clock    : vIndex_3_LC_8_6_3/clk
Setup Constraint : 83330p
Path slack       : 78863p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           6575
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__292/I                           Odrv4                          0              2921  78862  RISE       1
I__292/O                           Odrv4                        351              3272  78862  RISE       1
I__296/I                           LocalMux                       0              3272  78862  RISE       1
I__296/O                           LocalMux                     330              3602  78862  RISE       1
I__303/I                           InMux                          0              3602  78862  RISE       1
I__303/O                           InMux                        259              3861  78862  RISE       1
vIndex_RNIUK6M_3_LC_9_6_0/in0      LogicCell40_SEQ_MODE_0000      0              3861  78862  RISE       1
vIndex_RNIUK6M_3_LC_9_6_0/lcout    LogicCell40_SEQ_MODE_0000    449              4310  78862  RISE       4
I__385/I                           LocalMux                       0              4310  78862  RISE       1
I__385/O                           LocalMux                     330              4640  78862  RISE       1
I__389/I                           InMux                          0              4640  78862  RISE       1
I__389/O                           InMux                        259              4899  78862  RISE       1
vIndex_RNI48VQ1_3_LC_9_6_2/in3     LogicCell40_SEQ_MODE_0000      0              4899  78862  RISE       1
vIndex_RNI48VQ1_3_LC_9_6_2/lcout   LogicCell40_SEQ_MODE_0000    316              5215  78862  RISE       1
I__243/I                           LocalMux                       0              5215  78862  RISE       1
I__243/O                           LocalMux                     330              5544  78862  RISE       1
I__244/I                           InMux                          0              5544  78862  RISE       1
I__244/O                           InMux                        259              5804  78862  RISE       1
ballY_RNIIR6I_0_LC_8_6_0/in1       LogicCell40_SEQ_MODE_0000      0              5804  78862  RISE       1
ballY_RNIIR6I_0_LC_8_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              6063  78862  RISE       2
vIndex_1_LC_8_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              6063  78862  RISE       1
vIndex_1_LC_8_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              6190  78862  RISE       2
vIndex_2_LC_8_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              6190  78862  RISE       1
vIndex_2_LC_8_6_2/carryout         LogicCell40_SEQ_MODE_1000    126              6316  78862  RISE       1
I__207/I                           InMux                          0              6316  78862  RISE       1
I__207/O                           InMux                        259              6575  78862  RISE       1
vIndex_3_LC_8_6_3/in3              LogicCell40_SEQ_MODE_1000      0              6575  78862  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : vIndex_2_LC_8_6_2/in3
Capture Clock    : vIndex_2_LC_8_6_2/clk
Setup Constraint : 83330p
Path slack       : 78989p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6449
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__292/I                           Odrv4                          0              2921  78862  RISE       1
I__292/O                           Odrv4                        351              3272  78862  RISE       1
I__296/I                           LocalMux                       0              3272  78862  RISE       1
I__296/O                           LocalMux                     330              3602  78862  RISE       1
I__303/I                           InMux                          0              3602  78862  RISE       1
I__303/O                           InMux                        259              3861  78862  RISE       1
vIndex_RNIUK6M_3_LC_9_6_0/in0      LogicCell40_SEQ_MODE_0000      0              3861  78862  RISE       1
vIndex_RNIUK6M_3_LC_9_6_0/lcout    LogicCell40_SEQ_MODE_0000    449              4310  78862  RISE       4
I__385/I                           LocalMux                       0              4310  78862  RISE       1
I__385/O                           LocalMux                     330              4640  78862  RISE       1
I__389/I                           InMux                          0              4640  78862  RISE       1
I__389/O                           InMux                        259              4899  78862  RISE       1
vIndex_RNI48VQ1_3_LC_9_6_2/in3     LogicCell40_SEQ_MODE_0000      0              4899  78862  RISE       1
vIndex_RNI48VQ1_3_LC_9_6_2/lcout   LogicCell40_SEQ_MODE_0000    316              5215  78862  RISE       1
I__243/I                           LocalMux                       0              5215  78862  RISE       1
I__243/O                           LocalMux                     330              5544  78862  RISE       1
I__244/I                           InMux                          0              5544  78862  RISE       1
I__244/O                           InMux                        259              5804  78862  RISE       1
ballY_RNIIR6I_0_LC_8_6_0/in1       LogicCell40_SEQ_MODE_0000      0              5804  78862  RISE       1
ballY_RNIIR6I_0_LC_8_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              6063  78862  RISE       2
vIndex_1_LC_8_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              6063  78862  RISE       1
vIndex_1_LC_8_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              6190  78862  RISE       2
I__208/I                           InMux                          0              6190  78989  RISE       1
I__208/O                           InMux                        259              6449  78989  RISE       1
vIndex_2_LC_8_6_2/in3              LogicCell40_SEQ_MODE_1000      0              6449  78989  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballX_1_LC_7_7_1/in3
Capture Clock    : ballX_1_LC_7_7_1/clk
Setup Constraint : 83330p
Path slack       : 79059p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3458
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                       Odrv4                          0              2921  78028  RISE       1
I__420/O                       Odrv4                        351              3272  78028  RISE       1
I__422/I                       LocalMux                       0              3272  78028  RISE       1
I__422/O                       LocalMux                     330              3602  78028  RISE       1
I__424/I                       InMux                          0              3602  78028  RISE       1
I__424/O                       InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0     LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout   LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                       LocalMux                       0              4310  78028  RISE       1
I__240/O                       LocalMux                     330              4640  78028  RISE       1
I__241/I                       InMux                          0              4640  78028  RISE       1
I__241/O                       InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__220/I                       LocalMux                       0              5299  78028  RISE       1
I__220/O                       LocalMux                     330              5629  78028  RISE       1
I__225/I                       InMux                          0              5629  78806  RISE       1
I__225/O                       InMux                        259              5888  78806  RISE       1
I__234/I                       CascadeMux                     0              5888  78806  RISE       1
I__234/O                       CascadeMux                     0              5888  78806  RISE       1
ballX_0_LC_7_7_0/in2           LogicCell40_SEQ_MODE_1000      0              5888  78806  RISE       1
ballX_0_LC_7_7_0/carryout      LogicCell40_SEQ_MODE_1000    231              6120  78806  RISE       2
I__169/I                       InMux                          0              6120  79059  RISE       1
I__169/O                       InMux                        259              6379  79059  RISE       1
ballX_1_LC_7_7_1/in3           LogicCell40_SEQ_MODE_1000      0              6379  79059  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballY_1_LC_7_6_1/in3
Capture Clock    : ballY_1_LC_7_6_1/clk
Setup Constraint : 83330p
Path slack       : 79059p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3458
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                       Odrv4                          0              2921  78028  RISE       1
I__420/O                       Odrv4                        351              3272  78028  RISE       1
I__422/I                       LocalMux                       0              3272  78028  RISE       1
I__422/O                       LocalMux                     330              3602  78028  RISE       1
I__424/I                       InMux                          0              3602  78028  RISE       1
I__424/O                       InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0     LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout   LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                       LocalMux                       0              4310  78028  RISE       1
I__240/O                       LocalMux                     330              4640  78028  RISE       1
I__241/I                       InMux                          0              4640  78028  RISE       1
I__241/O                       InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__221/I                       LocalMux                       0              5299  78028  RISE       1
I__221/O                       LocalMux                     330              5629  78028  RISE       1
I__229/I                       InMux                          0              5629  78806  RISE       1
I__229/O                       InMux                        259              5888  78806  RISE       1
I__235/I                       CascadeMux                     0              5888  78806  RISE       1
I__235/O                       CascadeMux                     0              5888  78806  RISE       1
ballY_0_LC_7_6_0/in2           LogicCell40_SEQ_MODE_1000      0              5888  78806  RISE       1
ballY_0_LC_7_6_0/carryout      LogicCell40_SEQ_MODE_1000    231              6120  78806  RISE       2
I__153/I                       InMux                          0              6120  79059  RISE       1
I__153/O                       InMux                        259              6379  79059  RISE       1
ballY_1_LC_7_6_1/in3           LogicCell40_SEQ_MODE_1000      0              6379  79059  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_1_LC_7_6_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_15_LC_9_8_7/in3
Capture Clock    : ctr_15_LC_9_8_7/clk
Setup Constraint : 83330p
Path slack       : 79094p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                        Odrv4                          0              2921  78357  RISE       1
I__356/O                        Odrv4                        351              3272  78357  RISE       1
I__358/I                        LocalMux                       0              3272  78519  RISE       1
I__358/O                        LocalMux                     330              3602  78519  RISE       1
I__360/I                        InMux                          0              3602  78519  RISE       1
I__360/O                        InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1              LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout         LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin          LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout         LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin          LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout         LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
ctr_3_LC_9_7_3/carryin          LogicCell40_SEQ_MODE_1000      0              4373  78519  RISE       1
ctr_3_LC_9_7_3/carryout         LogicCell40_SEQ_MODE_1000    126              4499  78519  RISE       2
ctr_4_LC_9_7_4/carryin          LogicCell40_SEQ_MODE_1000      0              4499  78519  RISE       1
ctr_4_LC_9_7_4/carryout         LogicCell40_SEQ_MODE_1000    126              4626  78519  RISE       2
ctr_5_LC_9_7_5/carryin          LogicCell40_SEQ_MODE_1000      0              4626  78519  RISE       1
ctr_5_LC_9_7_5/carryout         LogicCell40_SEQ_MODE_1000    126              4752  78519  RISE       2
ctr_6_LC_9_7_6/carryin          LogicCell40_SEQ_MODE_1000      0              4752  78519  RISE       1
ctr_6_LC_9_7_6/carryout         LogicCell40_SEQ_MODE_1000    126              4878  78519  RISE       2
ctr_7_LC_9_7_7/carryin          LogicCell40_SEQ_MODE_1000      0              4878  78519  RISE       1
ctr_7_LC_9_7_7/carryout         LogicCell40_SEQ_MODE_1000    126              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout  ICE_CARRY_IN_MUX             196              5201  78519  RISE       2
ctr_8_LC_9_8_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  78519  RISE       1
ctr_8_LC_9_8_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  78519  RISE       2
ctr_9_LC_9_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  78519  RISE       1
ctr_9_LC_9_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  78519  RISE       2
ctr_10_LC_9_8_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  78519  RISE       1
ctr_10_LC_9_8_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  78519  RISE       2
ctr_11_LC_9_8_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  78519  RISE       1
ctr_11_LC_9_8_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  78519  RISE       2
ctr_12_LC_9_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  78519  RISE       1
ctr_12_LC_9_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  78519  RISE       2
ctr_13_LC_9_8_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  78519  RISE       1
ctr_13_LC_9_8_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  78519  RISE       2
ctr_14_LC_9_8_6/carryin         LogicCell40_SEQ_MODE_1000      0              5958  78519  RISE       1
ctr_14_LC_9_8_6/carryout        LogicCell40_SEQ_MODE_1000    126              6084  78519  RISE       2
I__488/I                        InMux                          0              6084  79094  RISE       1
I__488/O                        InMux                        259              6344  79094  RISE       1
ctr_15_LC_9_8_7/in3             LogicCell40_SEQ_MODE_1000      0              6344  79094  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_15_LC_9_8_7/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : vIndex_1_LC_8_6_1/in3
Capture Clock    : vIndex_1_LC_8_6_1/clk
Setup Constraint : 83330p
Path slack       : 79115p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6323
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__292/I                           Odrv4                          0              2921  78862  RISE       1
I__292/O                           Odrv4                        351              3272  78862  RISE       1
I__296/I                           LocalMux                       0              3272  78862  RISE       1
I__296/O                           LocalMux                     330              3602  78862  RISE       1
I__303/I                           InMux                          0              3602  78862  RISE       1
I__303/O                           InMux                        259              3861  78862  RISE       1
vIndex_RNIUK6M_3_LC_9_6_0/in0      LogicCell40_SEQ_MODE_0000      0              3861  78862  RISE       1
vIndex_RNIUK6M_3_LC_9_6_0/lcout    LogicCell40_SEQ_MODE_0000    449              4310  78862  RISE       4
I__385/I                           LocalMux                       0              4310  78862  RISE       1
I__385/O                           LocalMux                     330              4640  78862  RISE       1
I__389/I                           InMux                          0              4640  78862  RISE       1
I__389/O                           InMux                        259              4899  78862  RISE       1
vIndex_RNI48VQ1_3_LC_9_6_2/in3     LogicCell40_SEQ_MODE_0000      0              4899  78862  RISE       1
vIndex_RNI48VQ1_3_LC_9_6_2/lcout   LogicCell40_SEQ_MODE_0000    316              5215  78862  RISE       1
I__243/I                           LocalMux                       0              5215  78862  RISE       1
I__243/O                           LocalMux                     330              5544  78862  RISE       1
I__244/I                           InMux                          0              5544  78862  RISE       1
I__244/O                           InMux                        259              5804  78862  RISE       1
ballY_RNIIR6I_0_LC_8_6_0/in1       LogicCell40_SEQ_MODE_0000      0              5804  78862  RISE       1
ballY_RNIIR6I_0_LC_8_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              6063  78862  RISE       2
I__209/I                           InMux                          0              6063  79115  RISE       1
I__209/O                           InMux                        259              6323  79115  RISE       1
vIndex_1_LC_8_6_1/in3              LogicCell40_SEQ_MODE_1000      0              6323  79115  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_3_LC_7_6_3/lcout
Path End         : p_vLED_cl_3_i_0_LC_9_5_6/ce
Capture Clock    : p_vLED_cl_3_i_0_LC_9_5_6/clk
Setup Constraint : 83330p
Path slack       : 79150p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_3_LC_7_6_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  79150  RISE       3
I__172/I                         Odrv4                          0              2921  79150  RISE       1
I__172/O                         Odrv4                        351              3272  79150  RISE       1
I__173/I                         LocalMux                       0              3272  79150  RISE       1
I__173/O                         LocalMux                     330              3602  79150  RISE       1
I__175/I                         InMux                          0              3602  79150  RISE       1
I__175/O                         InMux                        259              3861  79150  RISE       1
I__178/I                         CascadeMux                     0              3861  79150  RISE       1
I__178/O                         CascadeMux                     0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  79150  RISE       1
I__170/I                         LocalMux                       0              4240  79150  RISE       1
I__170/O                         LocalMux                     330              4570  79150  RISE       1
I__171/I                         InMux                          0              4570  79150  RISE       1
I__171/O                         InMux                        259              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/in0    LogicCell40_SEQ_MODE_0000      0              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5278  79150  RISE      10
I__311/I                         Odrv4                          0              5278  79150  RISE       1
I__311/O                         Odrv4                        351              5629  79150  RISE       1
I__313/I                         LocalMux                       0              5629  79150  RISE       1
I__313/O                         LocalMux                     330              5958  79150  RISE       1
I__315/I                         CEMux                          0              5958  79150  RISE       1
I__315/O                         CEMux                        603              6561  79150  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/ce      LogicCell40_SEQ_MODE_1000      0              6561  79150  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_3_LC_7_6_3/lcout
Path End         : p_vLED_cl_5_i_0_LC_9_5_4/ce
Capture Clock    : p_vLED_cl_5_i_0_LC_9_5_4/clk
Setup Constraint : 83330p
Path slack       : 79150p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_3_LC_7_6_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  79150  RISE       3
I__172/I                         Odrv4                          0              2921  79150  RISE       1
I__172/O                         Odrv4                        351              3272  79150  RISE       1
I__173/I                         LocalMux                       0              3272  79150  RISE       1
I__173/O                         LocalMux                     330              3602  79150  RISE       1
I__175/I                         InMux                          0              3602  79150  RISE       1
I__175/O                         InMux                        259              3861  79150  RISE       1
I__178/I                         CascadeMux                     0              3861  79150  RISE       1
I__178/O                         CascadeMux                     0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  79150  RISE       1
I__170/I                         LocalMux                       0              4240  79150  RISE       1
I__170/O                         LocalMux                     330              4570  79150  RISE       1
I__171/I                         InMux                          0              4570  79150  RISE       1
I__171/O                         InMux                        259              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/in0    LogicCell40_SEQ_MODE_0000      0              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5278  79150  RISE      10
I__311/I                         Odrv4                          0              5278  79150  RISE       1
I__311/O                         Odrv4                        351              5629  79150  RISE       1
I__313/I                         LocalMux                       0              5629  79150  RISE       1
I__313/O                         LocalMux                     330              5958  79150  RISE       1
I__315/I                         CEMux                          0              5958  79150  RISE       1
I__315/O                         CEMux                        603              6561  79150  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/ce      LogicCell40_SEQ_MODE_1000      0              6561  79150  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_3_LC_7_6_3/lcout
Path End         : p_vLED_cl_9_i_0_LC_9_5_3/ce
Capture Clock    : p_vLED_cl_9_i_0_LC_9_5_3/clk
Setup Constraint : 83330p
Path slack       : 79150p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_3_LC_7_6_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  79150  RISE       3
I__172/I                         Odrv4                          0              2921  79150  RISE       1
I__172/O                         Odrv4                        351              3272  79150  RISE       1
I__173/I                         LocalMux                       0              3272  79150  RISE       1
I__173/O                         LocalMux                     330              3602  79150  RISE       1
I__175/I                         InMux                          0              3602  79150  RISE       1
I__175/O                         InMux                        259              3861  79150  RISE       1
I__178/I                         CascadeMux                     0              3861  79150  RISE       1
I__178/O                         CascadeMux                     0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  79150  RISE       1
I__170/I                         LocalMux                       0              4240  79150  RISE       1
I__170/O                         LocalMux                     330              4570  79150  RISE       1
I__171/I                         InMux                          0              4570  79150  RISE       1
I__171/O                         InMux                        259              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/in0    LogicCell40_SEQ_MODE_0000      0              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5278  79150  RISE      10
I__311/I                         Odrv4                          0              5278  79150  RISE       1
I__311/O                         Odrv4                        351              5629  79150  RISE       1
I__313/I                         LocalMux                       0              5629  79150  RISE       1
I__313/O                         LocalMux                     330              5958  79150  RISE       1
I__315/I                         CEMux                          0              5958  79150  RISE       1
I__315/O                         CEMux                        603              6561  79150  RISE       1
p_vLED_cl_9_i_0_LC_9_5_3/ce      LogicCell40_SEQ_MODE_1000      0              6561  79150  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_9_i_0_LC_9_5_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_3_LC_7_6_3/lcout
Path End         : p_vLED_cl_1_i_0_LC_9_5_1/ce
Capture Clock    : p_vLED_cl_1_i_0_LC_9_5_1/clk
Setup Constraint : 83330p
Path slack       : 79150p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_3_LC_7_6_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  79150  RISE       3
I__172/I                         Odrv4                          0              2921  79150  RISE       1
I__172/O                         Odrv4                        351              3272  79150  RISE       1
I__173/I                         LocalMux                       0              3272  79150  RISE       1
I__173/O                         LocalMux                     330              3602  79150  RISE       1
I__175/I                         InMux                          0              3602  79150  RISE       1
I__175/O                         InMux                        259              3861  79150  RISE       1
I__178/I                         CascadeMux                     0              3861  79150  RISE       1
I__178/O                         CascadeMux                     0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  79150  RISE       1
I__170/I                         LocalMux                       0              4240  79150  RISE       1
I__170/O                         LocalMux                     330              4570  79150  RISE       1
I__171/I                         InMux                          0              4570  79150  RISE       1
I__171/O                         InMux                        259              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/in0    LogicCell40_SEQ_MODE_0000      0              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5278  79150  RISE      10
I__311/I                         Odrv4                          0              5278  79150  RISE       1
I__311/O                         Odrv4                        351              5629  79150  RISE       1
I__313/I                         LocalMux                       0              5629  79150  RISE       1
I__313/O                         LocalMux                     330              5958  79150  RISE       1
I__315/I                         CEMux                          0              5958  79150  RISE       1
I__315/O                         CEMux                        603              6561  79150  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/ce      LogicCell40_SEQ_MODE_1000      0              6561  79150  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_3_LC_7_6_3/lcout
Path End         : p_vLED_cl_6_i_0_LC_9_4_7/ce
Capture Clock    : p_vLED_cl_6_i_0_LC_9_4_7/clk
Setup Constraint : 83330p
Path slack       : 79150p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_3_LC_7_6_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  79150  RISE       3
I__172/I                         Odrv4                          0              2921  79150  RISE       1
I__172/O                         Odrv4                        351              3272  79150  RISE       1
I__173/I                         LocalMux                       0              3272  79150  RISE       1
I__173/O                         LocalMux                     330              3602  79150  RISE       1
I__175/I                         InMux                          0              3602  79150  RISE       1
I__175/O                         InMux                        259              3861  79150  RISE       1
I__178/I                         CascadeMux                     0              3861  79150  RISE       1
I__178/O                         CascadeMux                     0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  79150  RISE       1
I__170/I                         LocalMux                       0              4240  79150  RISE       1
I__170/O                         LocalMux                     330              4570  79150  RISE       1
I__171/I                         InMux                          0              4570  79150  RISE       1
I__171/O                         InMux                        259              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/in0    LogicCell40_SEQ_MODE_0000      0              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5278  79150  RISE      10
I__312/I                         Odrv4                          0              5278  79150  RISE       1
I__312/O                         Odrv4                        351              5629  79150  RISE       1
I__314/I                         LocalMux                       0              5629  79150  RISE       1
I__314/O                         LocalMux                     330              5958  79150  RISE       1
I__316/I                         CEMux                          0              5958  79150  RISE       1
I__316/O                         CEMux                        603              6561  79150  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/ce      LogicCell40_SEQ_MODE_1000      0              6561  79150  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_3_LC_7_6_3/lcout
Path End         : p_vLED_cl_8_i_0_LC_9_4_6/ce
Capture Clock    : p_vLED_cl_8_i_0_LC_9_4_6/clk
Setup Constraint : 83330p
Path slack       : 79150p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_3_LC_7_6_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  79150  RISE       3
I__172/I                         Odrv4                          0              2921  79150  RISE       1
I__172/O                         Odrv4                        351              3272  79150  RISE       1
I__173/I                         LocalMux                       0              3272  79150  RISE       1
I__173/O                         LocalMux                     330              3602  79150  RISE       1
I__175/I                         InMux                          0              3602  79150  RISE       1
I__175/O                         InMux                        259              3861  79150  RISE       1
I__178/I                         CascadeMux                     0              3861  79150  RISE       1
I__178/O                         CascadeMux                     0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  79150  RISE       1
I__170/I                         LocalMux                       0              4240  79150  RISE       1
I__170/O                         LocalMux                     330              4570  79150  RISE       1
I__171/I                         InMux                          0              4570  79150  RISE       1
I__171/O                         InMux                        259              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/in0    LogicCell40_SEQ_MODE_0000      0              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5278  79150  RISE      10
I__312/I                         Odrv4                          0              5278  79150  RISE       1
I__312/O                         Odrv4                        351              5629  79150  RISE       1
I__314/I                         LocalMux                       0              5629  79150  RISE       1
I__314/O                         LocalMux                     330              5958  79150  RISE       1
I__316/I                         CEMux                          0              5958  79150  RISE       1
I__316/O                         CEMux                        603              6561  79150  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/ce      LogicCell40_SEQ_MODE_1000      0              6561  79150  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_3_LC_7_6_3/lcout
Path End         : p_vLED_cl_2_i_0_LC_9_4_5/ce
Capture Clock    : p_vLED_cl_2_i_0_LC_9_4_5/clk
Setup Constraint : 83330p
Path slack       : 79150p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_3_LC_7_6_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  79150  RISE       3
I__172/I                         Odrv4                          0              2921  79150  RISE       1
I__172/O                         Odrv4                        351              3272  79150  RISE       1
I__173/I                         LocalMux                       0              3272  79150  RISE       1
I__173/O                         LocalMux                     330              3602  79150  RISE       1
I__175/I                         InMux                          0              3602  79150  RISE       1
I__175/O                         InMux                        259              3861  79150  RISE       1
I__178/I                         CascadeMux                     0              3861  79150  RISE       1
I__178/O                         CascadeMux                     0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  79150  RISE       1
I__170/I                         LocalMux                       0              4240  79150  RISE       1
I__170/O                         LocalMux                     330              4570  79150  RISE       1
I__171/I                         InMux                          0              4570  79150  RISE       1
I__171/O                         InMux                        259              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/in0    LogicCell40_SEQ_MODE_0000      0              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5278  79150  RISE      10
I__312/I                         Odrv4                          0              5278  79150  RISE       1
I__312/O                         Odrv4                        351              5629  79150  RISE       1
I__314/I                         LocalMux                       0              5629  79150  RISE       1
I__314/O                         LocalMux                     330              5958  79150  RISE       1
I__316/I                         CEMux                          0              5958  79150  RISE       1
I__316/O                         CEMux                        603              6561  79150  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/ce      LogicCell40_SEQ_MODE_1000      0              6561  79150  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_3_LC_7_6_3/lcout
Path End         : p_vLED_cl_7_i_0_LC_9_4_4/ce
Capture Clock    : p_vLED_cl_7_i_0_LC_9_4_4/clk
Setup Constraint : 83330p
Path slack       : 79150p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_3_LC_7_6_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  79150  RISE       3
I__172/I                         Odrv4                          0              2921  79150  RISE       1
I__172/O                         Odrv4                        351              3272  79150  RISE       1
I__173/I                         LocalMux                       0              3272  79150  RISE       1
I__173/O                         LocalMux                     330              3602  79150  RISE       1
I__175/I                         InMux                          0              3602  79150  RISE       1
I__175/O                         InMux                        259              3861  79150  RISE       1
I__178/I                         CascadeMux                     0              3861  79150  RISE       1
I__178/O                         CascadeMux                     0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  79150  RISE       1
I__170/I                         LocalMux                       0              4240  79150  RISE       1
I__170/O                         LocalMux                     330              4570  79150  RISE       1
I__171/I                         InMux                          0              4570  79150  RISE       1
I__171/O                         InMux                        259              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/in0    LogicCell40_SEQ_MODE_0000      0              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5278  79150  RISE      10
I__312/I                         Odrv4                          0              5278  79150  RISE       1
I__312/O                         Odrv4                        351              5629  79150  RISE       1
I__314/I                         LocalMux                       0              5629  79150  RISE       1
I__314/O                         LocalMux                     330              5958  79150  RISE       1
I__316/I                         CEMux                          0              5958  79150  RISE       1
I__316/O                         CEMux                        603              6561  79150  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/ce      LogicCell40_SEQ_MODE_1000      0              6561  79150  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_3_LC_7_6_3/lcout
Path End         : p_vLED_cl_i_0_LC_9_4_2/ce
Capture Clock    : p_vLED_cl_i_0_LC_9_4_2/clk
Setup Constraint : 83330p
Path slack       : 79150p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_3_LC_7_6_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  79150  RISE       3
I__172/I                         Odrv4                          0              2921  79150  RISE       1
I__172/O                         Odrv4                        351              3272  79150  RISE       1
I__173/I                         LocalMux                       0              3272  79150  RISE       1
I__173/O                         LocalMux                     330              3602  79150  RISE       1
I__175/I                         InMux                          0              3602  79150  RISE       1
I__175/O                         InMux                        259              3861  79150  RISE       1
I__178/I                         CascadeMux                     0              3861  79150  RISE       1
I__178/O                         CascadeMux                     0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  79150  RISE       1
I__170/I                         LocalMux                       0              4240  79150  RISE       1
I__170/O                         LocalMux                     330              4570  79150  RISE       1
I__171/I                         InMux                          0              4570  79150  RISE       1
I__171/O                         InMux                        259              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/in0    LogicCell40_SEQ_MODE_0000      0              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5278  79150  RISE      10
I__312/I                         Odrv4                          0              5278  79150  RISE       1
I__312/O                         Odrv4                        351              5629  79150  RISE       1
I__314/I                         LocalMux                       0              5629  79150  RISE       1
I__314/O                         LocalMux                     330              5958  79150  RISE       1
I__316/I                         CEMux                          0              5958  79150  RISE       1
I__316/O                         CEMux                        603              6561  79150  RISE       1
p_vLED_cl_i_0_LC_9_4_2/ce        LogicCell40_SEQ_MODE_1000      0              6561  79150  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_i_0_LC_9_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_3_LC_7_6_3/lcout
Path End         : p_vLED_cl_4_i_0_LC_9_4_1/ce
Capture Clock    : p_vLED_cl_4_i_0_LC_9_4_1/clk
Setup Constraint : 83330p
Path slack       : 79150p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           85711

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_3_LC_7_6_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  79150  RISE       3
I__172/I                         Odrv4                          0              2921  79150  RISE       1
I__172/O                         Odrv4                        351              3272  79150  RISE       1
I__173/I                         LocalMux                       0              3272  79150  RISE       1
I__173/O                         LocalMux                     330              3602  79150  RISE       1
I__175/I                         InMux                          0              3602  79150  RISE       1
I__175/O                         InMux                        259              3861  79150  RISE       1
I__178/I                         CascadeMux                     0              3861  79150  RISE       1
I__178/O                         CascadeMux                     0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  79150  RISE       1
ballY_RNIE1E41_3_LC_8_6_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  79150  RISE       1
I__170/I                         LocalMux                       0              4240  79150  RISE       1
I__170/O                         LocalMux                     330              4570  79150  RISE       1
I__171/I                         InMux                          0              4570  79150  RISE       1
I__171/O                         InMux                        259              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/in0    LogicCell40_SEQ_MODE_0000      0              4829  79150  RISE       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5278  79150  RISE      10
I__312/I                         Odrv4                          0              5278  79150  RISE       1
I__312/O                         Odrv4                        351              5629  79150  RISE       1
I__314/I                         LocalMux                       0              5629  79150  RISE       1
I__314/O                         LocalMux                     330              5958  79150  RISE       1
I__316/I                         CEMux                          0              5958  79150  RISE       1
I__316/O                         CEMux                        603              6561  79150  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/ce      LogicCell40_SEQ_MODE_1000      0              6561  79150  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_14_LC_9_8_6/in3
Capture Clock    : ctr_14_LC_9_8_6/clk
Setup Constraint : 83330p
Path slack       : 79220p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                        Odrv4                          0              2921  78357  RISE       1
I__356/O                        Odrv4                        351              3272  78357  RISE       1
I__358/I                        LocalMux                       0              3272  78519  RISE       1
I__358/O                        LocalMux                     330              3602  78519  RISE       1
I__360/I                        InMux                          0              3602  78519  RISE       1
I__360/O                        InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1              LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout         LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin          LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout         LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin          LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout         LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
ctr_3_LC_9_7_3/carryin          LogicCell40_SEQ_MODE_1000      0              4373  78519  RISE       1
ctr_3_LC_9_7_3/carryout         LogicCell40_SEQ_MODE_1000    126              4499  78519  RISE       2
ctr_4_LC_9_7_4/carryin          LogicCell40_SEQ_MODE_1000      0              4499  78519  RISE       1
ctr_4_LC_9_7_4/carryout         LogicCell40_SEQ_MODE_1000    126              4626  78519  RISE       2
ctr_5_LC_9_7_5/carryin          LogicCell40_SEQ_MODE_1000      0              4626  78519  RISE       1
ctr_5_LC_9_7_5/carryout         LogicCell40_SEQ_MODE_1000    126              4752  78519  RISE       2
ctr_6_LC_9_7_6/carryin          LogicCell40_SEQ_MODE_1000      0              4752  78519  RISE       1
ctr_6_LC_9_7_6/carryout         LogicCell40_SEQ_MODE_1000    126              4878  78519  RISE       2
ctr_7_LC_9_7_7/carryin          LogicCell40_SEQ_MODE_1000      0              4878  78519  RISE       1
ctr_7_LC_9_7_7/carryout         LogicCell40_SEQ_MODE_1000    126              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout  ICE_CARRY_IN_MUX             196              5201  78519  RISE       2
ctr_8_LC_9_8_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  78519  RISE       1
ctr_8_LC_9_8_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  78519  RISE       2
ctr_9_LC_9_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  78519  RISE       1
ctr_9_LC_9_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  78519  RISE       2
ctr_10_LC_9_8_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  78519  RISE       1
ctr_10_LC_9_8_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  78519  RISE       2
ctr_11_LC_9_8_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  78519  RISE       1
ctr_11_LC_9_8_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  78519  RISE       2
ctr_12_LC_9_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  78519  RISE       1
ctr_12_LC_9_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  78519  RISE       2
ctr_13_LC_9_8_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  78519  RISE       1
ctr_13_LC_9_8_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  78519  RISE       2
I__393/I                        InMux                          0              5958  79220  RISE       1
I__393/O                        InMux                        259              6218  79220  RISE       1
ctr_14_LC_9_8_6/in3             LogicCell40_SEQ_MODE_1000      0              6218  79220  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_14_LC_9_8_6/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_13_LC_9_8_5/in3
Capture Clock    : ctr_13_LC_9_8_5/clk
Setup Constraint : 83330p
Path slack       : 79347p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                        Odrv4                          0              2921  78357  RISE       1
I__356/O                        Odrv4                        351              3272  78357  RISE       1
I__358/I                        LocalMux                       0              3272  78519  RISE       1
I__358/O                        LocalMux                     330              3602  78519  RISE       1
I__360/I                        InMux                          0              3602  78519  RISE       1
I__360/O                        InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1              LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout         LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin          LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout         LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin          LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout         LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
ctr_3_LC_9_7_3/carryin          LogicCell40_SEQ_MODE_1000      0              4373  78519  RISE       1
ctr_3_LC_9_7_3/carryout         LogicCell40_SEQ_MODE_1000    126              4499  78519  RISE       2
ctr_4_LC_9_7_4/carryin          LogicCell40_SEQ_MODE_1000      0              4499  78519  RISE       1
ctr_4_LC_9_7_4/carryout         LogicCell40_SEQ_MODE_1000    126              4626  78519  RISE       2
ctr_5_LC_9_7_5/carryin          LogicCell40_SEQ_MODE_1000      0              4626  78519  RISE       1
ctr_5_LC_9_7_5/carryout         LogicCell40_SEQ_MODE_1000    126              4752  78519  RISE       2
ctr_6_LC_9_7_6/carryin          LogicCell40_SEQ_MODE_1000      0              4752  78519  RISE       1
ctr_6_LC_9_7_6/carryout         LogicCell40_SEQ_MODE_1000    126              4878  78519  RISE       2
ctr_7_LC_9_7_7/carryin          LogicCell40_SEQ_MODE_1000      0              4878  78519  RISE       1
ctr_7_LC_9_7_7/carryout         LogicCell40_SEQ_MODE_1000    126              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout  ICE_CARRY_IN_MUX             196              5201  78519  RISE       2
ctr_8_LC_9_8_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  78519  RISE       1
ctr_8_LC_9_8_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  78519  RISE       2
ctr_9_LC_9_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  78519  RISE       1
ctr_9_LC_9_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  78519  RISE       2
ctr_10_LC_9_8_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  78519  RISE       1
ctr_10_LC_9_8_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  78519  RISE       2
ctr_11_LC_9_8_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  78519  RISE       1
ctr_11_LC_9_8_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  78519  RISE       2
ctr_12_LC_9_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  78519  RISE       1
ctr_12_LC_9_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  78519  RISE       2
I__399/I                        InMux                          0              5832  79346  RISE       1
I__399/O                        InMux                        259              6091  79346  RISE       1
ctr_13_LC_9_8_5/in3             LogicCell40_SEQ_MODE_1000      0              6091  79346  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_13_LC_9_8_5/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballY_3_LC_7_6_3/in1
Capture Clock    : ballY_3_LC_7_6_3/clk
Setup Constraint : 83330p
Path slack       : 79424p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                       Odrv4                          0              2921  78028  RISE       1
I__420/O                       Odrv4                        351              3272  78028  RISE       1
I__422/I                       LocalMux                       0              3272  78028  RISE       1
I__422/O                       LocalMux                     330              3602  78028  RISE       1
I__424/I                       InMux                          0              3602  78028  RISE       1
I__424/O                       InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0     LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout   LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                       LocalMux                       0              4310  78028  RISE       1
I__240/O                       LocalMux                     330              4640  78028  RISE       1
I__241/I                       InMux                          0              4640  78028  RISE       1
I__241/O                       InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__221/I                       LocalMux                       0              5299  78028  RISE       1
I__221/O                       LocalMux                     330              5629  78028  RISE       1
I__230/I                       InMux                          0              5629  79424  RISE       1
I__230/O                       InMux                        259              5888  79424  RISE       1
ballY_3_LC_7_6_3/in1           LogicCell40_SEQ_MODE_1000      0              5888  79424  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballX_3_LC_7_7_3/in2
Capture Clock    : ballX_3_LC_7_7_3/clk
Setup Constraint : 83330p
Path slack       : 79452p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                       Odrv4                          0              2921  78028  RISE       1
I__420/O                       Odrv4                        351              3272  78028  RISE       1
I__422/I                       LocalMux                       0              3272  78028  RISE       1
I__422/O                       LocalMux                     330              3602  78028  RISE       1
I__424/I                       InMux                          0              3602  78028  RISE       1
I__424/O                       InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0     LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout   LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                       LocalMux                       0              4310  78028  RISE       1
I__240/O                       LocalMux                     330              4640  78028  RISE       1
I__241/I                       InMux                          0              4640  78028  RISE       1
I__241/O                       InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__222/I                       LocalMux                       0              5299  78154  RISE       1
I__222/O                       LocalMux                     330              5629  78154  RISE       1
I__232/I                       InMux                          0              5629  79452  RISE       1
I__232/O                       InMux                        259              5888  79452  RISE       1
I__236/I                       CascadeMux                     0              5888  79452  RISE       1
I__236/O                       CascadeMux                     0              5888  79452  RISE       1
ballX_3_LC_7_7_3/in2           LogicCell40_SEQ_MODE_1000      0              5888  79452  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_3_LC_7_7_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballX_0_LC_7_7_0/in2
Capture Clock    : ballX_0_LC_7_7_0/clk
Setup Constraint : 83330p
Path slack       : 79452p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                       Odrv4                          0              2921  78028  RISE       1
I__420/O                       Odrv4                        351              3272  78028  RISE       1
I__422/I                       LocalMux                       0              3272  78028  RISE       1
I__422/O                       LocalMux                     330              3602  78028  RISE       1
I__424/I                       InMux                          0              3602  78028  RISE       1
I__424/O                       InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0     LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout   LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                       LocalMux                       0              4310  78028  RISE       1
I__240/O                       LocalMux                     330              4640  78028  RISE       1
I__241/I                       InMux                          0              4640  78028  RISE       1
I__241/O                       InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__220/I                       LocalMux                       0              5299  78028  RISE       1
I__220/O                       LocalMux                     330              5629  78028  RISE       1
I__225/I                       InMux                          0              5629  78806  RISE       1
I__225/O                       InMux                        259              5888  78806  RISE       1
I__234/I                       CascadeMux                     0              5888  78806  RISE       1
I__234/O                       CascadeMux                     0              5888  78806  RISE       1
ballX_0_LC_7_7_0/in2           LogicCell40_SEQ_MODE_1000      0              5888  79452  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_0_LC_7_7_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballY_0_LC_7_6_0/in2
Capture Clock    : ballY_0_LC_7_6_0/clk
Setup Constraint : 83330p
Path slack       : 79452p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                       Odrv4                          0              2921  78028  RISE       1
I__420/O                       Odrv4                        351              3272  78028  RISE       1
I__422/I                       LocalMux                       0              3272  78028  RISE       1
I__422/O                       LocalMux                     330              3602  78028  RISE       1
I__424/I                       InMux                          0              3602  78028  RISE       1
I__424/O                       InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0     LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout   LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                       LocalMux                       0              4310  78028  RISE       1
I__240/O                       LocalMux                     330              4640  78028  RISE       1
I__241/I                       InMux                          0              4640  78028  RISE       1
I__241/O                       InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__221/I                       LocalMux                       0              5299  78028  RISE       1
I__221/O                       LocalMux                     330              5629  78028  RISE       1
I__229/I                       InMux                          0              5629  78806  RISE       1
I__229/O                       InMux                        259              5888  78806  RISE       1
I__235/I                       CascadeMux                     0              5888  78806  RISE       1
I__235/O                       CascadeMux                     0              5888  78806  RISE       1
ballY_0_LC_7_6_0/in2           LogicCell40_SEQ_MODE_1000      0              5888  79452  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_0_LC_7_6_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_12_LC_9_8_4/in3
Capture Clock    : ctr_12_LC_9_8_4/clk
Setup Constraint : 83330p
Path slack       : 79473p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                        Odrv4                          0              2921  78357  RISE       1
I__356/O                        Odrv4                        351              3272  78357  RISE       1
I__358/I                        LocalMux                       0              3272  78519  RISE       1
I__358/O                        LocalMux                     330              3602  78519  RISE       1
I__360/I                        InMux                          0              3602  78519  RISE       1
I__360/O                        InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1              LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout         LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin          LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout         LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin          LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout         LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
ctr_3_LC_9_7_3/carryin          LogicCell40_SEQ_MODE_1000      0              4373  78519  RISE       1
ctr_3_LC_9_7_3/carryout         LogicCell40_SEQ_MODE_1000    126              4499  78519  RISE       2
ctr_4_LC_9_7_4/carryin          LogicCell40_SEQ_MODE_1000      0              4499  78519  RISE       1
ctr_4_LC_9_7_4/carryout         LogicCell40_SEQ_MODE_1000    126              4626  78519  RISE       2
ctr_5_LC_9_7_5/carryin          LogicCell40_SEQ_MODE_1000      0              4626  78519  RISE       1
ctr_5_LC_9_7_5/carryout         LogicCell40_SEQ_MODE_1000    126              4752  78519  RISE       2
ctr_6_LC_9_7_6/carryin          LogicCell40_SEQ_MODE_1000      0              4752  78519  RISE       1
ctr_6_LC_9_7_6/carryout         LogicCell40_SEQ_MODE_1000    126              4878  78519  RISE       2
ctr_7_LC_9_7_7/carryin          LogicCell40_SEQ_MODE_1000      0              4878  78519  RISE       1
ctr_7_LC_9_7_7/carryout         LogicCell40_SEQ_MODE_1000    126              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout  ICE_CARRY_IN_MUX             196              5201  78519  RISE       2
ctr_8_LC_9_8_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  78519  RISE       1
ctr_8_LC_9_8_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  78519  RISE       2
ctr_9_LC_9_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  78519  RISE       1
ctr_9_LC_9_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  78519  RISE       2
ctr_10_LC_9_8_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  78519  RISE       1
ctr_10_LC_9_8_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  78519  RISE       2
ctr_11_LC_9_8_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  78519  RISE       1
ctr_11_LC_9_8_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  78519  RISE       2
I__404/I                        InMux                          0              5706  79473  RISE       1
I__404/O                        InMux                        259              5965  79473  RISE       1
ctr_12_LC_9_8_4/in3             LogicCell40_SEQ_MODE_1000      0              5965  79473  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_12_LC_9_8_4/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballXVel_0_LC_7_7_5/in3
Capture Clock    : ballXVel_0_LC_7_7_5/clk
Setup Constraint : 83330p
Path slack       : 79550p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                       Odrv4                          0              2921  78028  RISE       1
I__420/O                       Odrv4                        351              3272  78028  RISE       1
I__422/I                       LocalMux                       0              3272  78028  RISE       1
I__422/O                       LocalMux                     330              3602  78028  RISE       1
I__424/I                       InMux                          0              3602  78028  RISE       1
I__424/O                       InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0     LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout   LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                       LocalMux                       0              4310  78028  RISE       1
I__240/O                       LocalMux                     330              4640  78028  RISE       1
I__241/I                       InMux                          0              4640  78028  RISE       1
I__241/O                       InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__220/I                       LocalMux                       0              5299  78028  RISE       1
I__220/O                       LocalMux                     330              5629  78028  RISE       1
I__226/I                       InMux                          0              5629  79550  RISE       1
I__226/O                       InMux                        259              5888  79550  RISE       1
ballXVel_0_LC_7_7_5/in3        LogicCell40_SEQ_MODE_1000      0              5888  79550  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballXVel_0_LC_7_7_5/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ballYVel_0_LC_8_6_6/in3
Capture Clock    : ballYVel_0_LC_8_6_6/clk
Setup Constraint : 83330p
Path slack       : 79550p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__420/I                       Odrv4                          0              2921  78028  RISE       1
I__420/O                       Odrv4                        351              3272  78028  RISE       1
I__422/I                       LocalMux                       0              3272  78028  RISE       1
I__422/O                       LocalMux                     330              3602  78028  RISE       1
I__424/I                       InMux                          0              3602  78028  RISE       1
I__424/O                       InMux                        259              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/in0     LogicCell40_SEQ_MODE_0000      0              3861  78028  RISE       1
ctr_RNIDIAM_7_LC_8_7_0/lcout   LogicCell40_SEQ_MODE_0000    449              4310  78028  RISE       1
I__240/I                       LocalMux                       0              4310  78028  RISE       1
I__240/O                       LocalMux                     330              4640  78028  RISE       1
I__241/I                       InMux                          0              4640  78028  RISE       1
I__241/O                       InMux                        259              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in1    LogicCell40_SEQ_MODE_0000      0              4899  78028  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout  LogicCell40_SEQ_MODE_0000    400              5299  78028  RISE      10
I__223/I                       LocalMux                       0              5299  79550  RISE       1
I__223/O                       LocalMux                     330              5629  79550  RISE       1
I__233/I                       InMux                          0              5629  79550  RISE       1
I__233/O                       InMux                        259              5888  79550  RISE       1
ballYVel_0_LC_8_6_6/in3        LogicCell40_SEQ_MODE_1000      0              5888  79550  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
ballYVel_0_LC_8_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_11_LC_9_8_3/in3
Capture Clock    : ctr_11_LC_9_8_3/clk
Setup Constraint : 83330p
Path slack       : 79599p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                        Odrv4                          0              2921  78357  RISE       1
I__356/O                        Odrv4                        351              3272  78357  RISE       1
I__358/I                        LocalMux                       0              3272  78519  RISE       1
I__358/O                        LocalMux                     330              3602  78519  RISE       1
I__360/I                        InMux                          0              3602  78519  RISE       1
I__360/O                        InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1              LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout         LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin          LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout         LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin          LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout         LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
ctr_3_LC_9_7_3/carryin          LogicCell40_SEQ_MODE_1000      0              4373  78519  RISE       1
ctr_3_LC_9_7_3/carryout         LogicCell40_SEQ_MODE_1000    126              4499  78519  RISE       2
ctr_4_LC_9_7_4/carryin          LogicCell40_SEQ_MODE_1000      0              4499  78519  RISE       1
ctr_4_LC_9_7_4/carryout         LogicCell40_SEQ_MODE_1000    126              4626  78519  RISE       2
ctr_5_LC_9_7_5/carryin          LogicCell40_SEQ_MODE_1000      0              4626  78519  RISE       1
ctr_5_LC_9_7_5/carryout         LogicCell40_SEQ_MODE_1000    126              4752  78519  RISE       2
ctr_6_LC_9_7_6/carryin          LogicCell40_SEQ_MODE_1000      0              4752  78519  RISE       1
ctr_6_LC_9_7_6/carryout         LogicCell40_SEQ_MODE_1000    126              4878  78519  RISE       2
ctr_7_LC_9_7_7/carryin          LogicCell40_SEQ_MODE_1000      0              4878  78519  RISE       1
ctr_7_LC_9_7_7/carryout         LogicCell40_SEQ_MODE_1000    126              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout  ICE_CARRY_IN_MUX             196              5201  78519  RISE       2
ctr_8_LC_9_8_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  78519  RISE       1
ctr_8_LC_9_8_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  78519  RISE       2
ctr_9_LC_9_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  78519  RISE       1
ctr_9_LC_9_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  78519  RISE       2
ctr_10_LC_9_8_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  78519  RISE       1
ctr_10_LC_9_8_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  78519  RISE       2
I__409/I                        InMux                          0              5579  79599  RISE       1
I__409/O                        InMux                        259              5839  79599  RISE       1
ctr_11_LC_9_8_3/in3             LogicCell40_SEQ_MODE_1000      0              5839  79599  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_11_LC_9_8_3/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_10_LC_9_8_2/in3
Capture Clock    : ctr_10_LC_9_8_2/clk
Setup Constraint : 83330p
Path slack       : 79725p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                        Odrv4                          0              2921  78357  RISE       1
I__356/O                        Odrv4                        351              3272  78357  RISE       1
I__358/I                        LocalMux                       0              3272  78519  RISE       1
I__358/O                        LocalMux                     330              3602  78519  RISE       1
I__360/I                        InMux                          0              3602  78519  RISE       1
I__360/O                        InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1              LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout         LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin          LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout         LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin          LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout         LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
ctr_3_LC_9_7_3/carryin          LogicCell40_SEQ_MODE_1000      0              4373  78519  RISE       1
ctr_3_LC_9_7_3/carryout         LogicCell40_SEQ_MODE_1000    126              4499  78519  RISE       2
ctr_4_LC_9_7_4/carryin          LogicCell40_SEQ_MODE_1000      0              4499  78519  RISE       1
ctr_4_LC_9_7_4/carryout         LogicCell40_SEQ_MODE_1000    126              4626  78519  RISE       2
ctr_5_LC_9_7_5/carryin          LogicCell40_SEQ_MODE_1000      0              4626  78519  RISE       1
ctr_5_LC_9_7_5/carryout         LogicCell40_SEQ_MODE_1000    126              4752  78519  RISE       2
ctr_6_LC_9_7_6/carryin          LogicCell40_SEQ_MODE_1000      0              4752  78519  RISE       1
ctr_6_LC_9_7_6/carryout         LogicCell40_SEQ_MODE_1000    126              4878  78519  RISE       2
ctr_7_LC_9_7_7/carryin          LogicCell40_SEQ_MODE_1000      0              4878  78519  RISE       1
ctr_7_LC_9_7_7/carryout         LogicCell40_SEQ_MODE_1000    126              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout  ICE_CARRY_IN_MUX             196              5201  78519  RISE       2
ctr_8_LC_9_8_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  78519  RISE       1
ctr_8_LC_9_8_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  78519  RISE       2
ctr_9_LC_9_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  78519  RISE       1
ctr_9_LC_9_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  78519  RISE       2
I__414/I                        InMux                          0              5453  79725  RISE       1
I__414/O                        InMux                        259              5713  79725  RISE       1
ctr_10_LC_9_8_2/in3             LogicCell40_SEQ_MODE_1000      0              5713  79725  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_10_LC_9_8_2/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_9_LC_9_8_1/in3
Capture Clock    : ctr_9_LC_9_8_1/clk
Setup Constraint : 83330p
Path slack       : 79852p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                        Odrv4                          0              2921  78357  RISE       1
I__356/O                        Odrv4                        351              3272  78357  RISE       1
I__358/I                        LocalMux                       0              3272  78519  RISE       1
I__358/O                        LocalMux                     330              3602  78519  RISE       1
I__360/I                        InMux                          0              3602  78519  RISE       1
I__360/O                        InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1              LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout         LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin          LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout         LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin          LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout         LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
ctr_3_LC_9_7_3/carryin          LogicCell40_SEQ_MODE_1000      0              4373  78519  RISE       1
ctr_3_LC_9_7_3/carryout         LogicCell40_SEQ_MODE_1000    126              4499  78519  RISE       2
ctr_4_LC_9_7_4/carryin          LogicCell40_SEQ_MODE_1000      0              4499  78519  RISE       1
ctr_4_LC_9_7_4/carryout         LogicCell40_SEQ_MODE_1000    126              4626  78519  RISE       2
ctr_5_LC_9_7_5/carryin          LogicCell40_SEQ_MODE_1000      0              4626  78519  RISE       1
ctr_5_LC_9_7_5/carryout         LogicCell40_SEQ_MODE_1000    126              4752  78519  RISE       2
ctr_6_LC_9_7_6/carryin          LogicCell40_SEQ_MODE_1000      0              4752  78519  RISE       1
ctr_6_LC_9_7_6/carryout         LogicCell40_SEQ_MODE_1000    126              4878  78519  RISE       2
ctr_7_LC_9_7_7/carryin          LogicCell40_SEQ_MODE_1000      0              4878  78519  RISE       1
ctr_7_LC_9_7_7/carryout         LogicCell40_SEQ_MODE_1000    126              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout  ICE_CARRY_IN_MUX             196              5201  78519  RISE       2
ctr_8_LC_9_8_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  78519  RISE       1
ctr_8_LC_9_8_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  78519  RISE       2
I__419/I                        InMux                          0              5327  79851  RISE       1
I__419/O                        InMux                        259              5586  79851  RISE       1
ctr_9_LC_9_8_1/in3              LogicCell40_SEQ_MODE_1000      0              5586  79851  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_8_LC_9_8_0/in3
Capture Clock    : ctr_8_LC_9_8_0/clk
Setup Constraint : 83330p
Path slack       : 79978p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                        Odrv4                          0              2921  78357  RISE       1
I__356/O                        Odrv4                        351              3272  78357  RISE       1
I__358/I                        LocalMux                       0              3272  78519  RISE       1
I__358/O                        LocalMux                     330              3602  78519  RISE       1
I__360/I                        InMux                          0              3602  78519  RISE       1
I__360/O                        InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1              LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout         LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin          LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout         LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin          LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout         LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
ctr_3_LC_9_7_3/carryin          LogicCell40_SEQ_MODE_1000      0              4373  78519  RISE       1
ctr_3_LC_9_7_3/carryout         LogicCell40_SEQ_MODE_1000    126              4499  78519  RISE       2
ctr_4_LC_9_7_4/carryin          LogicCell40_SEQ_MODE_1000      0              4499  78519  RISE       1
ctr_4_LC_9_7_4/carryout         LogicCell40_SEQ_MODE_1000    126              4626  78519  RISE       2
ctr_5_LC_9_7_5/carryin          LogicCell40_SEQ_MODE_1000      0              4626  78519  RISE       1
ctr_5_LC_9_7_5/carryout         LogicCell40_SEQ_MODE_1000    126              4752  78519  RISE       2
ctr_6_LC_9_7_6/carryin          LogicCell40_SEQ_MODE_1000      0              4752  78519  RISE       1
ctr_6_LC_9_7_6/carryout         LogicCell40_SEQ_MODE_1000    126              4878  78519  RISE       2
ctr_7_LC_9_7_7/carryin          LogicCell40_SEQ_MODE_1000      0              4878  78519  RISE       1
ctr_7_LC_9_7_7/carryout         LogicCell40_SEQ_MODE_1000    126              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              5004  78519  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout  ICE_CARRY_IN_MUX             196              5201  78519  RISE       2
I__425/I                        InMux                          0              5201  79978  RISE       1
I__425/O                        InMux                        259              5460  79978  RISE       1
ctr_8_LC_9_8_0/in3              LogicCell40_SEQ_MODE_1000      0              5460  79978  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_8_LC_9_8_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : vIndex_0_LC_9_6_3/in2
Capture Clock    : vIndex_0_LC_9_6_3/clk
Setup Constraint : 83330p
Path slack       : 80174p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__292/I                          Odrv4                          0              2921  78862  RISE       1
I__292/O                          Odrv4                        351              3272  78862  RISE       1
I__296/I                          LocalMux                       0              3272  78862  RISE       1
I__296/O                          LocalMux                     330              3602  78862  RISE       1
I__303/I                          InMux                          0              3602  78862  RISE       1
I__303/O                          InMux                        259              3861  78862  RISE       1
vIndex_RNIUK6M_3_LC_9_6_0/in0     LogicCell40_SEQ_MODE_0000      0              3861  78862  RISE       1
vIndex_RNIUK6M_3_LC_9_6_0/lcout   LogicCell40_SEQ_MODE_0000    449              4310  78862  RISE       4
I__385/I                          LocalMux                       0              4310  78862  RISE       1
I__385/O                          LocalMux                     330              4640  78862  RISE       1
I__389/I                          InMux                          0              4640  78862  RISE       1
I__389/O                          InMux                        259              4899  78862  RISE       1
vIndex_RNI48VQ1_3_LC_9_6_2/in3    LogicCell40_SEQ_MODE_0000      0              4899  78862  RISE       1
vIndex_RNI48VQ1_3_LC_9_6_2/ltout  LogicCell40_SEQ_MODE_0000    267              5166  80174  RISE       1
I__384/I                          CascadeMux                     0              5166  80174  RISE       1
I__384/O                          CascadeMux                     0              5166  80174  RISE       1
vIndex_0_LC_9_6_3/in2             LogicCell40_SEQ_MODE_1000      0              5166  80174  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : vIndex_3_LC_8_6_3/in2
Capture Clock    : vIndex_3_LC_8_6_3/clk
Setup Constraint : 83330p
Path slack       : 80301p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5039
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__729/I                          Odrv12                         0              2921  79311  RISE       1
I__729/O                          Odrv12                       491              3412  79311  RISE       1
I__735/I                          LocalMux                       0              3412  79311  RISE       1
I__735/O                          LocalMux                     330              3742  79311  RISE       1
I__744/I                          InMux                          0              3742  79311  RISE       1
I__744/O                          InMux                        259              4001  79311  RISE       1
hIndex_RNI6JO41_1_LC_9_6_1/in0    LogicCell40_SEQ_MODE_0000      0              4001  79311  RISE       1
hIndex_RNI6JO41_1_LC_9_6_1/lcout  LogicCell40_SEQ_MODE_0000    449              4450  80300  RISE       2
I__380/I                          LocalMux                       0              4450  80300  RISE       1
I__380/O                          LocalMux                     330              4780  80300  RISE       1
I__382/I                          InMux                          0              4780  80300  RISE       1
I__382/O                          InMux                        259              5039  80300  RISE       1
I__383/I                          CascadeMux                     0              5039  80300  RISE       1
I__383/O                          CascadeMux                     0              5039  80300  RISE       1
vIndex_3_LC_8_6_3/in2             LogicCell40_SEQ_MODE_1000      0              5039  80300  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_7_LC_9_7_7/in3
Capture Clock    : ctr_7_LC_9_7_7/clk
Setup Constraint : 83330p
Path slack       : 80300p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                 Odrv4                          0              2921  78357  RISE       1
I__356/O                 Odrv4                        351              3272  78357  RISE       1
I__358/I                 LocalMux                       0              3272  78519  RISE       1
I__358/O                 LocalMux                     330              3602  78519  RISE       1
I__360/I                 InMux                          0              3602  78519  RISE       1
I__360/O                 InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
ctr_3_LC_9_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              4373  78519  RISE       1
ctr_3_LC_9_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              4499  78519  RISE       2
ctr_4_LC_9_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              4499  78519  RISE       1
ctr_4_LC_9_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              4626  78519  RISE       2
ctr_5_LC_9_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              4626  78519  RISE       1
ctr_5_LC_9_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              4752  78519  RISE       2
ctr_6_LC_9_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              4752  78519  RISE       1
ctr_6_LC_9_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              4878  78519  RISE       2
I__430/I                 InMux                          0              4878  80300  RISE       1
I__430/O                 InMux                        259              5138  80300  RISE       1
ctr_7_LC_9_7_7/in3       LogicCell40_SEQ_MODE_1000      0              5138  80300  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_7_LC_9_7_7/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : vIndex_0_LC_9_6_3/in3
Capture Clock    : vIndex_0_LC_9_6_3/clk
Setup Constraint : 83330p
Path slack       : 80399p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5039
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__729/I                          Odrv12                         0              2921  79311  RISE       1
I__729/O                          Odrv12                       491              3412  79311  RISE       1
I__735/I                          LocalMux                       0              3412  79311  RISE       1
I__735/O                          LocalMux                     330              3742  79311  RISE       1
I__744/I                          InMux                          0              3742  79311  RISE       1
I__744/O                          InMux                        259              4001  79311  RISE       1
hIndex_RNI6JO41_1_LC_9_6_1/in0    LogicCell40_SEQ_MODE_0000      0              4001  79311  RISE       1
hIndex_RNI6JO41_1_LC_9_6_1/lcout  LogicCell40_SEQ_MODE_0000    449              4450  80300  RISE       2
I__379/I                          LocalMux                       0              4450  80398  RISE       1
I__379/O                          LocalMux                     330              4780  80398  RISE       1
I__381/I                          InMux                          0              4780  80398  RISE       1
I__381/O                          InMux                        259              5039  80398  RISE       1
vIndex_0_LC_9_6_3/in3             LogicCell40_SEQ_MODE_1000      0              5039  80398  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_9_i_0_LC_9_5_3/in1
Capture Clock    : p_vLED_cl_9_i_0_LC_9_5_3/clk
Setup Constraint : 83330p
Path slack       : 80413p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__292/I                         Odrv4                          0              2921  78862  RISE       1
I__292/O                         Odrv4                        351              3272  78862  RISE       1
I__296/I                         LocalMux                       0              3272  78862  RISE       1
I__296/O                         LocalMux                     330              3602  78862  RISE       1
I__303/I                         InMux                          0              3602  78862  RISE       1
I__303/O                         InMux                        259              3861  78862  RISE       1
vIndex_RNIUK6M_3_LC_9_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  78862  RISE       1
vIndex_RNIUK6M_3_LC_9_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  78862  RISE       4
I__386/I                         LocalMux                       0              4310  80412  RISE       1
I__386/O                         LocalMux                     330              4640  80412  RISE       1
I__390/I                         InMux                          0              4640  80412  RISE       1
I__390/O                         InMux                        259              4899  80412  RISE       1
p_vLED_cl_9_i_0_LC_9_5_3/in1     LogicCell40_SEQ_MODE_1000      0              4899  80412  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_9_i_0_LC_9_5_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : vIndex_3_LC_8_6_3/in1
Capture Clock    : vIndex_3_LC_8_6_3/clk
Setup Constraint : 83330p
Path slack       : 80413p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__292/I                         Odrv4                          0              2921  78862  RISE       1
I__292/O                         Odrv4                        351              3272  78862  RISE       1
I__296/I                         LocalMux                       0              3272  78862  RISE       1
I__296/O                         LocalMux                     330              3602  78862  RISE       1
I__303/I                         InMux                          0              3602  78862  RISE       1
I__303/O                         InMux                        259              3861  78862  RISE       1
vIndex_RNIUK6M_3_LC_9_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  78862  RISE       1
vIndex_RNIUK6M_3_LC_9_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  78862  RISE       4
I__387/I                         LocalMux                       0              4310  80412  RISE       1
I__387/O                         LocalMux                     330              4640  80412  RISE       1
I__391/I                         InMux                          0              4640  80412  RISE       1
I__391/O                         InMux                        259              4899  80412  RISE       1
vIndex_3_LC_8_6_3/in1            LogicCell40_SEQ_MODE_1000      0              4899  80412  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : vIndex_0_LC_9_6_3/in1
Capture Clock    : vIndex_0_LC_9_6_3/clk
Setup Constraint : 83330p
Path slack       : 80413p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__292/I                         Odrv4                          0              2921  78862  RISE       1
I__292/O                         Odrv4                        351              3272  78862  RISE       1
I__296/I                         LocalMux                       0              3272  78862  RISE       1
I__296/O                         LocalMux                     330              3602  78862  RISE       1
I__303/I                         InMux                          0              3602  78862  RISE       1
I__303/O                         InMux                        259              3861  78862  RISE       1
vIndex_RNIUK6M_3_LC_9_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  78862  RISE       1
vIndex_RNIUK6M_3_LC_9_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  78862  RISE       4
I__388/I                         LocalMux                       0              4310  80412  RISE       1
I__388/O                         LocalMux                     330              4640  80412  RISE       1
I__392/I                         InMux                          0              4640  80412  RISE       1
I__392/O                         InMux                        259              4899  80412  RISE       1
vIndex_0_LC_9_6_3/in1            LogicCell40_SEQ_MODE_1000      0              4899  80412  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_6_LC_9_7_6/in3
Capture Clock    : ctr_6_LC_9_7_6/clk
Setup Constraint : 83330p
Path slack       : 80427p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                 Odrv4                          0              2921  78357  RISE       1
I__356/O                 Odrv4                        351              3272  78357  RISE       1
I__358/I                 LocalMux                       0              3272  78519  RISE       1
I__358/O                 LocalMux                     330              3602  78519  RISE       1
I__360/I                 InMux                          0              3602  78519  RISE       1
I__360/O                 InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
ctr_3_LC_9_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              4373  78519  RISE       1
ctr_3_LC_9_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              4499  78519  RISE       2
ctr_4_LC_9_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              4499  78519  RISE       1
ctr_4_LC_9_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              4626  78519  RISE       2
ctr_5_LC_9_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              4626  78519  RISE       1
ctr_5_LC_9_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              4752  78519  RISE       2
I__323/I                 InMux                          0              4752  80426  RISE       1
I__323/O                 InMux                        259              5011  80426  RISE       1
ctr_6_LC_9_7_6/in3       LogicCell40_SEQ_MODE_1000      0              5011  80426  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_6_LC_9_7_6/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_5_LC_9_7_5/in3
Capture Clock    : ctr_5_LC_9_7_5/clk
Setup Constraint : 83330p
Path slack       : 80553p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                 Odrv4                          0              2921  78357  RISE       1
I__356/O                 Odrv4                        351              3272  78357  RISE       1
I__358/I                 LocalMux                       0              3272  78519  RISE       1
I__358/O                 LocalMux                     330              3602  78519  RISE       1
I__360/I                 InMux                          0              3602  78519  RISE       1
I__360/O                 InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
ctr_3_LC_9_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              4373  78519  RISE       1
ctr_3_LC_9_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              4499  78519  RISE       2
ctr_4_LC_9_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              4499  78519  RISE       1
ctr_4_LC_9_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              4626  78519  RISE       2
I__329/I                 InMux                          0              4626  80553  RISE       1
I__329/O                 InMux                        259              4885  80553  RISE       1
ctr_5_LC_9_7_5/in3       LogicCell40_SEQ_MODE_1000      0              4885  80553  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_5_LC_9_7_5/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_4_LC_9_7_4/in3
Capture Clock    : ctr_4_LC_9_7_4/clk
Setup Constraint : 83330p
Path slack       : 80679p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                 Odrv4                          0              2921  78357  RISE       1
I__356/O                 Odrv4                        351              3272  78357  RISE       1
I__358/I                 LocalMux                       0              3272  78519  RISE       1
I__358/O                 LocalMux                     330              3602  78519  RISE       1
I__360/I                 InMux                          0              3602  78519  RISE       1
I__360/O                 InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
ctr_3_LC_9_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              4373  78519  RISE       1
ctr_3_LC_9_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              4499  78519  RISE       2
I__334/I                 InMux                          0              4499  80679  RISE       1
I__334/O                 InMux                        259              4759  80679  RISE       1
ctr_4_LC_9_7_4/in3       LogicCell40_SEQ_MODE_1000      0              4759  80679  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_4_LC_9_7_4/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_1_i_0_LC_12_7_4/in0
Capture Clock    : p_hLED_cl_1_i_0_LC_12_7_4/clk
Setup Constraint : 83330p
Path slack       : 80742p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__690/I                          LocalMux                       0              2921  80742  RISE       1
I__690/O                          LocalMux                     330              3251  80742  RISE       1
I__698/I                          InMux                          0              3251  80742  RISE       1
I__698/O                          InMux                        259              3510  80742  RISE       1
hIndex_RNIJ9CI_1_LC_11_6_0/in1    LogicCell40_SEQ_MODE_0000      0              3510  80742  RISE       1
hIndex_RNIJ9CI_1_LC_11_6_0/lcout  LogicCell40_SEQ_MODE_0000    400              3910  80742  RISE       3
I__578/I                          LocalMux                       0              3910  80742  RISE       1
I__578/O                          LocalMux                     330              4240  80742  RISE       1
I__580/I                          InMux                          0              4240  80742  RISE       1
I__580/O                          InMux                        259              4499  80742  RISE       1
p_hLED_cl_1_i_0_LC_12_7_4/in0     LogicCell40_SEQ_MODE_1000      0              4499  80742  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_1_i_0_LC_12_7_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_3_LC_9_7_3/in3
Capture Clock    : ctr_3_LC_9_7_3/clk
Setup Constraint : 83330p
Path slack       : 80805p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                 Odrv4                          0              2921  78357  RISE       1
I__356/O                 Odrv4                        351              3272  78357  RISE       1
I__358/I                 LocalMux                       0              3272  78519  RISE       1
I__358/O                 LocalMux                     330              3602  78519  RISE       1
I__360/I                 InMux                          0              3602  78519  RISE       1
I__360/O                 InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
ctr_2_LC_9_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              4247  78519  RISE       1
ctr_2_LC_9_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              4373  78519  RISE       2
I__339/I                 InMux                          0              4373  80805  RISE       1
I__339/O                 InMux                        259              4633  80805  RISE       1
ctr_3_LC_9_7_3/in3       LogicCell40_SEQ_MODE_1000      0              4633  80805  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_3_LC_9_7_3/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : hIndex_3_LC_11_6_3/in1
Capture Clock    : hIndex_3_LC_11_6_3/clk
Setup Constraint : 83330p
Path slack       : 80813p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__690/I                          LocalMux                       0              2921  80742  RISE       1
I__690/O                          LocalMux                     330              3251  80742  RISE       1
I__698/I                          InMux                          0              3251  80742  RISE       1
I__698/O                          InMux                        259              3510  80742  RISE       1
hIndex_RNIJ9CI_1_LC_11_6_0/in1    LogicCell40_SEQ_MODE_0000      0              3510  80742  RISE       1
hIndex_RNIJ9CI_1_LC_11_6_0/lcout  LogicCell40_SEQ_MODE_0000    400              3910  80742  RISE       3
I__577/I                          LocalMux                       0              3910  80812  RISE       1
I__577/O                          LocalMux                     330              4240  80812  RISE       1
I__579/I                          InMux                          0              4240  80812  RISE       1
I__579/O                          InMux                        259              4499  80812  RISE       1
hIndex_3_LC_11_6_3/in1            LogicCell40_SEQ_MODE_1000      0              4499  80812  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_7_i_0_LC_12_7_1/in1
Capture Clock    : p_hLED_cl_7_i_0_LC_12_7_1/clk
Setup Constraint : 83330p
Path slack       : 80813p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__690/I                          LocalMux                       0              2921  80742  RISE       1
I__690/O                          LocalMux                     330              3251  80742  RISE       1
I__698/I                          InMux                          0              3251  80742  RISE       1
I__698/O                          InMux                        259              3510  80742  RISE       1
hIndex_RNIJ9CI_1_LC_11_6_0/in1    LogicCell40_SEQ_MODE_0000      0              3510  80742  RISE       1
hIndex_RNIJ9CI_1_LC_11_6_0/lcout  LogicCell40_SEQ_MODE_0000    400              3910  80742  RISE       3
I__578/I                          LocalMux                       0              3910  80742  RISE       1
I__578/O                          LocalMux                     330              4240  80742  RISE       1
I__581/I                          InMux                          0              4240  80812  RISE       1
I__581/O                          InMux                        259              4499  80812  RISE       1
p_hLED_cl_7_i_0_LC_12_7_1/in1     LogicCell40_SEQ_MODE_1000      0              4499  80812  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_7_i_0_LC_12_7_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_2_LC_9_7_2/in3
Capture Clock    : ctr_2_LC_9_7_2/clk
Setup Constraint : 83330p
Path slack       : 80932p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                 Odrv4                          0              2921  78357  RISE       1
I__356/O                 Odrv4                        351              3272  78357  RISE       1
I__358/I                 LocalMux                       0              3272  78519  RISE       1
I__358/O                 LocalMux                     330              3602  78519  RISE       1
I__360/I                 InMux                          0              3602  78519  RISE       1
I__360/O                 InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
ctr_1_LC_9_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              4121  78519  RISE       1
ctr_1_LC_9_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              4247  78519  RISE       2
I__344/I                 InMux                          0              4247  80931  RISE       1
I__344/O                 InMux                        259              4506  80931  RISE       1
ctr_2_LC_9_7_2/in3       LogicCell40_SEQ_MODE_1000      0              4506  80931  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_2_LC_9_7_2/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_1_LC_9_7_1/in3
Capture Clock    : ctr_1_LC_9_7_1/clk
Setup Constraint : 83330p
Path slack       : 81058p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I                 Odrv4                          0              2921  78357  RISE       1
I__356/O                 Odrv4                        351              3272  78357  RISE       1
I__358/I                 LocalMux                       0              3272  78519  RISE       1
I__358/O                 LocalMux                     330              3602  78519  RISE       1
I__360/I                 InMux                          0              3602  78519  RISE       1
I__360/O                 InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3861  78519  RISE       1
ctr_0_LC_9_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4121  78519  RISE       2
I__349/I                 InMux                          0              4121  81058  RISE       1
I__349/O                 InMux                        259              4380  81058  RISE       1
ctr_1_LC_9_7_1/in3       LogicCell40_SEQ_MODE_1000      0              4380  81058  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_1_LC_9_7_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_12_i_0_LC_11_9_6/in1
Capture Clock    : p_hLED_cl_12_i_0_LC_11_9_6/clk
Setup Constraint : 83330p
Path slack       : 81100p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__653/I                        Odrv4                          0              2921  81100  RISE       1
I__653/O                        Odrv4                        351              3272  81100  RISE       1
I__661/I                        Span4Mux_v                     0              3272  81100  RISE       1
I__661/O                        Span4Mux_v                   351              3623  81100  RISE       1
I__673/I                        LocalMux                       0              3623  81100  RISE       1
I__673/O                        LocalMux                     330              3952  81100  RISE       1
I__680/I                        InMux                          0              3952  81100  RISE       1
I__680/O                        InMux                        259              4212  81100  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/in1  LogicCell40_SEQ_MODE_1000      0              4212  81100  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_4_i_0_LC_11_9_2/in1
Capture Clock    : p_hLED_cl_4_i_0_LC_11_9_2/clk
Setup Constraint : 83330p
Path slack       : 81100p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__653/I                       Odrv4                          0              2921  81100  RISE       1
I__653/O                       Odrv4                        351              3272  81100  RISE       1
I__661/I                       Span4Mux_v                     0              3272  81100  RISE       1
I__661/O                       Span4Mux_v                   351              3623  81100  RISE       1
I__673/I                       LocalMux                       0              3623  81100  RISE       1
I__673/O                       LocalMux                     330              3952  81100  RISE       1
I__681/I                       InMux                          0              3952  81100  RISE       1
I__681/O                       InMux                        259              4212  81100  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/in1  LogicCell40_SEQ_MODE_1000      0              4212  81100  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_6_i_0_LC_11_9_0/in1
Capture Clock    : p_hLED_cl_6_i_0_LC_11_9_0/clk
Setup Constraint : 83330p
Path slack       : 81100p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__653/I                       Odrv4                          0              2921  81100  RISE       1
I__653/O                       Odrv4                        351              3272  81100  RISE       1
I__661/I                       Span4Mux_v                     0              3272  81100  RISE       1
I__661/O                       Span4Mux_v                   351              3623  81100  RISE       1
I__673/I                       LocalMux                       0              3623  81100  RISE       1
I__673/O                       LocalMux                     330              3952  81100  RISE       1
I__682/I                       InMux                          0              3952  81100  RISE       1
I__682/O                       InMux                        259              4212  81100  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/in1  LogicCell40_SEQ_MODE_1000      0              4212  81100  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_10_i_0_LC_12_9_0/in2
Capture Clock    : p_hLED_cl_10_i_0_LC_12_9_0/clk
Setup Constraint : 83330p
Path slack       : 81128p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__653/I                        Odrv4                          0              2921  81100  RISE       1
I__653/O                        Odrv4                        351              3272  81100  RISE       1
I__661/I                        Span4Mux_v                     0              3272  81100  RISE       1
I__661/O                        Span4Mux_v                   351              3623  81100  RISE       1
I__672/I                        LocalMux                       0              3623  81128  RISE       1
I__672/O                        LocalMux                     330              3952  81128  RISE       1
I__674/I                        InMux                          0              3952  81128  RISE       1
I__674/O                        InMux                        259              4212  81128  RISE       1
I__684/I                        CascadeMux                     0              4212  81128  RISE       1
I__684/O                        CascadeMux                     0              4212  81128  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/in2  LogicCell40_SEQ_MODE_1000      0              4212  81128  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_5_i_0_LC_12_9_6/in2
Capture Clock    : p_hLED_cl_5_i_0_LC_12_9_6/clk
Setup Constraint : 83330p
Path slack       : 81128p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__653/I                       Odrv4                          0              2921  81100  RISE       1
I__653/O                       Odrv4                        351              3272  81100  RISE       1
I__661/I                       Span4Mux_v                     0              3272  81100  RISE       1
I__661/O                       Span4Mux_v                   351              3623  81100  RISE       1
I__672/I                       LocalMux                       0              3623  81128  RISE       1
I__672/O                       LocalMux                     330              3952  81128  RISE       1
I__675/I                       InMux                          0              3952  81128  RISE       1
I__675/O                       InMux                        259              4212  81128  RISE       1
I__685/I                       CascadeMux                     0              4212  81128  RISE       1
I__685/O                       CascadeMux                     0              4212  81128  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/in2  LogicCell40_SEQ_MODE_1000      0              4212  81128  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_11_i_0_LC_12_9_4/in2
Capture Clock    : p_hLED_cl_11_i_0_LC_12_9_4/clk
Setup Constraint : 83330p
Path slack       : 81128p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__653/I                        Odrv4                          0              2921  81100  RISE       1
I__653/O                        Odrv4                        351              3272  81100  RISE       1
I__661/I                        Span4Mux_v                     0              3272  81100  RISE       1
I__661/O                        Span4Mux_v                   351              3623  81100  RISE       1
I__672/I                        LocalMux                       0              3623  81128  RISE       1
I__672/O                        LocalMux                     330              3952  81128  RISE       1
I__676/I                        InMux                          0              3952  81128  RISE       1
I__676/O                        InMux                        259              4212  81128  RISE       1
I__686/I                        CascadeMux                     0              4212  81128  RISE       1
I__686/O                        CascadeMux                     0              4212  81128  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/in2  LogicCell40_SEQ_MODE_1000      0              4212  81128  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_8_i_0_LC_11_9_7/in2
Capture Clock    : p_hLED_cl_8_i_0_LC_11_9_7/clk
Setup Constraint : 83330p
Path slack       : 81128p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__653/I                       Odrv4                          0              2921  81100  RISE       1
I__653/O                       Odrv4                        351              3272  81100  RISE       1
I__661/I                       Span4Mux_v                     0              3272  81100  RISE       1
I__661/O                       Span4Mux_v                   351              3623  81100  RISE       1
I__673/I                       LocalMux                       0              3623  81100  RISE       1
I__673/O                       LocalMux                     330              3952  81100  RISE       1
I__683/I                       InMux                          0              3952  81128  RISE       1
I__683/O                       InMux                        259              4212  81128  RISE       1
I__687/I                       CascadeMux                     0              4212  81128  RISE       1
I__687/O                       CascadeMux                     0              4212  81128  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/in2  LogicCell40_SEQ_MODE_1000      0              4212  81128  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_13_i_0_LC_12_9_7/in3
Capture Clock    : p_hLED_cl_13_i_0_LC_12_9_7/clk
Setup Constraint : 83330p
Path slack       : 81226p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__653/I                        Odrv4                          0              2921  81100  RISE       1
I__653/O                        Odrv4                        351              3272  81100  RISE       1
I__661/I                        Span4Mux_v                     0              3272  81100  RISE       1
I__661/O                        Span4Mux_v                   351              3623  81100  RISE       1
I__672/I                        LocalMux                       0              3623  81128  RISE       1
I__672/O                        LocalMux                     330              3952  81128  RISE       1
I__677/I                        InMux                          0              3952  81226  RISE       1
I__677/O                        InMux                        259              4212  81226  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/in3  LogicCell40_SEQ_MODE_1000      0              4212  81226  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_3_i_0_LC_12_9_3/in3
Capture Clock    : p_hLED_cl_3_i_0_LC_12_9_3/clk
Setup Constraint : 83330p
Path slack       : 81226p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__653/I                       Odrv4                          0              2921  81100  RISE       1
I__653/O                       Odrv4                        351              3272  81100  RISE       1
I__661/I                       Span4Mux_v                     0              3272  81100  RISE       1
I__661/O                       Span4Mux_v                   351              3623  81100  RISE       1
I__672/I                       LocalMux                       0              3623  81128  RISE       1
I__672/O                       LocalMux                     330              3952  81128  RISE       1
I__678/I                       InMux                          0              3952  81226  RISE       1
I__678/O                       InMux                        259              4212  81226  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/in3  LogicCell40_SEQ_MODE_1000      0              4212  81226  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_9_i_0_LC_12_9_1/in3
Capture Clock    : p_hLED_cl_9_i_0_LC_12_9_1/clk
Setup Constraint : 83330p
Path slack       : 81226p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__653/I                       Odrv4                          0              2921  81100  RISE       1
I__653/O                       Odrv4                        351              3272  81100  RISE       1
I__661/I                       Span4Mux_v                     0              3272  81100  RISE       1
I__661/O                       Span4Mux_v                   351              3623  81100  RISE       1
I__672/I                       LocalMux                       0              3623  81128  RISE       1
I__672/O                       LocalMux                     330              3952  81128  RISE       1
I__679/I                       InMux                          0              3952  81226  RISE       1
I__679/O                       InMux                        259              4212  81226  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/in3  LogicCell40_SEQ_MODE_1000      0              4212  81226  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_8_i_0_LC_11_9_7/in0
Capture Clock    : p_hLED_cl_8_i_0_LC_11_9_7/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__755/I                       Odrv4                          0              2921  79452  RISE       1
I__755/O                       Odrv4                        351              3272  79452  RISE       1
I__761/I                       LocalMux                       0              3272  81380  RISE       1
I__761/O                       LocalMux                     330              3602  81380  RISE       1
I__774/I                       InMux                          0              3602  81380  RISE       1
I__774/O                       InMux                        259              3861  81380  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_7_i_0_LC_9_4_4/in0
Capture Clock    : p_vLED_cl_7_i_0_LC_9_4_4/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79346  RISE      12
I__364/I                      Odrv4                          0              2921  81380  RISE       1
I__364/O                      Odrv4                        351              3272  81380  RISE       1
I__371/I                      LocalMux                       0              3272  81380  RISE       1
I__371/O                      LocalMux                     330              3602  81380  RISE       1
I__376/I                      InMux                          0              3602  81380  RISE       1
I__376/O                      InMux                        259              3861  81380  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_2_i_0_LC_9_4_5/in0
Capture Clock    : p_vLED_cl_2_i_0_LC_9_4_5/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__295/I                      Odrv4                          0              2921  81380  RISE       1
I__295/O                      Odrv4                        351              3272  81380  RISE       1
I__302/I                      LocalMux                       0              3272  81380  RISE       1
I__302/O                      LocalMux                     330              3602  81380  RISE       1
I__305/I                      InMux                          0              3602  81380  RISE       1
I__305/O                      InMux                        259              3861  81380  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_4_i_0_LC_9_4_1/in0
Capture Clock    : p_vLED_cl_4_i_0_LC_9_4_1/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__295/I                      Odrv4                          0              2921  81380  RISE       1
I__295/O                      Odrv4                        351              3272  81380  RISE       1
I__302/I                      LocalMux                       0              3272  81380  RISE       1
I__302/O                      LocalMux                     330              3602  81380  RISE       1
I__306/I                      InMux                          0              3602  81380  RISE       1
I__306/O                      InMux                        259              3861  81380  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_6_i_0_LC_9_4_7/in0
Capture Clock    : p_vLED_cl_6_i_0_LC_9_4_7/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__295/I                      Odrv4                          0              2921  81380  RISE       1
I__295/O                      Odrv4                        351              3272  81380  RISE       1
I__302/I                      LocalMux                       0              3272  81380  RISE       1
I__302/O                      LocalMux                     330              3602  81380  RISE       1
I__307/I                      InMux                          0              3602  81380  RISE       1
I__307/O                      InMux                        259              3861  81380  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_8_i_0_LC_9_4_6/in0
Capture Clock    : p_vLED_cl_8_i_0_LC_9_4_6/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79346  RISE      12
I__364/I                      Odrv4                          0              2921  81380  RISE       1
I__364/O                      Odrv4                        351              3272  81380  RISE       1
I__371/I                      LocalMux                       0              3272  81380  RISE       1
I__371/O                      LocalMux                     330              3602  81380  RISE       1
I__377/I                      InMux                          0              3602  81380  RISE       1
I__377/O                      InMux                        259              3861  81380  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_i_0_LC_9_4_2/in0
Capture Clock    : p_vLED_cl_i_0_LC_9_4_2/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921  79346  RISE      12
I__364/I                    Odrv4                          0              2921  81380  RISE       1
I__364/O                    Odrv4                        351              3272  81380  RISE       1
I__371/I                    LocalMux                       0              3272  81380  RISE       1
I__371/O                    LocalMux                     330              3602  81380  RISE       1
I__378/I                    InMux                          0              3602  81380  RISE       1
I__378/O                    InMux                        259              3861  81380  RISE       1
p_vLED_cl_i_0_LC_9_4_2/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_i_0_LC_9_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_12_i_0_LC_11_9_6/in0
Capture Clock    : p_hLED_cl_12_i_0_LC_11_9_6/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__731/I                        Odrv4                          0              2921  81380  RISE       1
I__731/O                        Odrv4                        351              3272  81380  RISE       1
I__739/I                        LocalMux                       0              3272  81380  RISE       1
I__739/O                        LocalMux                     330              3602  81380  RISE       1
I__745/I                        InMux                          0              3602  81380  RISE       1
I__745/O                        InMux                        259              3861  81380  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_10_i_0_LC_12_9_0/in0
Capture Clock    : p_hLED_cl_10_i_0_LC_12_9_0/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__732/I                        Odrv4                          0              2921  81380  RISE       1
I__732/O                        Odrv4                        351              3272  81380  RISE       1
I__740/I                        LocalMux                       0              3272  81380  RISE       1
I__740/O                        LocalMux                     330              3602  81380  RISE       1
I__749/I                        InMux                          0              3602  81380  RISE       1
I__749/O                        InMux                        259              3861  81380  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_4_i_0_LC_11_9_2/in0
Capture Clock    : p_hLED_cl_4_i_0_LC_11_9_2/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__731/I                       Odrv4                          0              2921  81380  RISE       1
I__731/O                       Odrv4                        351              3272  81380  RISE       1
I__739/I                       LocalMux                       0              3272  81380  RISE       1
I__739/O                       LocalMux                     330              3602  81380  RISE       1
I__746/I                       InMux                          0              3602  81380  RISE       1
I__746/O                       InMux                        259              3861  81380  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_6_i_0_LC_11_9_0/in0
Capture Clock    : p_hLED_cl_6_i_0_LC_11_9_0/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__731/I                       Odrv4                          0              2921  81380  RISE       1
I__731/O                       Odrv4                        351              3272  81380  RISE       1
I__739/I                       LocalMux                       0              3272  81380  RISE       1
I__739/O                       LocalMux                     330              3602  81380  RISE       1
I__747/I                       InMux                          0              3602  81380  RISE       1
I__747/O                       InMux                        259              3861  81380  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_11_i_0_LC_12_9_4/in0
Capture Clock    : p_hLED_cl_11_i_0_LC_12_9_4/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__732/I                        Odrv4                          0              2921  81380  RISE       1
I__732/O                        Odrv4                        351              3272  81380  RISE       1
I__740/I                        LocalMux                       0              3272  81380  RISE       1
I__740/O                        LocalMux                     330              3602  81380  RISE       1
I__750/I                        InMux                          0              3602  81380  RISE       1
I__750/O                        InMux                        259              3861  81380  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_5_i_0_LC_12_9_6/in0
Capture Clock    : p_hLED_cl_5_i_0_LC_12_9_6/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__732/I                       Odrv4                          0              2921  81380  RISE       1
I__732/O                       Odrv4                        351              3272  81380  RISE       1
I__740/I                       LocalMux                       0              3272  81380  RISE       1
I__740/O                       LocalMux                     330              3602  81380  RISE       1
I__751/I                       InMux                          0              3602  81380  RISE       1
I__751/O                       InMux                        259              3861  81380  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_13_i_0_LC_12_9_7/in0
Capture Clock    : p_hLED_cl_13_i_0_LC_12_9_7/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__757/I                        Odrv4                          0              2921  81380  RISE       1
I__757/O                        Odrv4                        351              3272  81380  RISE       1
I__763/I                        LocalMux                       0              3272  81380  RISE       1
I__763/O                        LocalMux                     330              3602  81380  RISE       1
I__779/I                        InMux                          0              3602  81380  RISE       1
I__779/O                        InMux                        259              3861  81380  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_3_i_0_LC_12_9_3/in0
Capture Clock    : p_hLED_cl_3_i_0_LC_12_9_3/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__757/I                       Odrv4                          0              2921  81380  RISE       1
I__757/O                       Odrv4                        351              3272  81380  RISE       1
I__763/I                       LocalMux                       0              3272  81380  RISE       1
I__763/O                       LocalMux                     330              3602  81380  RISE       1
I__780/I                       InMux                          0              3602  81380  RISE       1
I__780/O                       InMux                        259              3861  81380  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_9_i_0_LC_12_9_1/in0
Capture Clock    : p_hLED_cl_9_i_0_LC_12_9_1/clk
Setup Constraint : 83330p
Path slack       : 81380p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__757/I                       Odrv4                          0              2921  81380  RISE       1
I__757/O                       Odrv4                        351              3272  81380  RISE       1
I__763/I                       LocalMux                       0              3272  81380  RISE       1
I__763/O                       LocalMux                     330              3602  81380  RISE       1
I__781/I                       InMux                          0              3602  81380  RISE       1
I__781/O                       InMux                        259              3861  81380  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/in0  LogicCell40_SEQ_MODE_1000      0              3861  81380  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_7_LC_9_7_7/lcout
Path End         : ctr_7_LC_9_7_7/in1
Capture Clock    : ctr_7_LC_9_7_7/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_7_LC_9_7_7/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_7_LC_9_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78098  RISE       2
I__431/I              Odrv4                          0              2921  78098  RISE       1
I__431/O              Odrv4                        351              3272  78098  RISE       1
I__433/I              LocalMux                       0              3272  79402  RISE       1
I__433/O              LocalMux                     330              3602  79402  RISE       1
I__435/I              InMux                          0              3602  79402  RISE       1
I__435/O              InMux                        259              3861  79402  RISE       1
ctr_7_LC_9_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_7_LC_9_7_7/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_0_LC_9_7_0/in1
Capture Clock    : ctr_0_LC_9_7_0/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78357  RISE       2
I__356/I              Odrv4                          0              2921  78357  RISE       1
I__356/O              Odrv4                        351              3272  78357  RISE       1
I__358/I              LocalMux                       0              3272  78519  RISE       1
I__358/O              LocalMux                     330              3602  78519  RISE       1
I__360/I              InMux                          0              3602  78519  RISE       1
I__360/O              InMux                        259              3861  78519  RISE       1
ctr_0_LC_9_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_7_i_0_LC_9_4_4/in1
Capture Clock    : p_vLED_cl_7_i_0_LC_9_4_4/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79283  RISE      12
I__250/I                      Odrv4                          0              2921  81450  RISE       1
I__250/O                      Odrv4                        351              3272  81450  RISE       1
I__257/I                      LocalMux                       0              3272  81450  RISE       1
I__257/O                      LocalMux                     330              3602  81450  RISE       1
I__263/I                      InMux                          0              3602  81450  RISE       1
I__263/O                      InMux                        259              3861  81450  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/in1  LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_2_i_0_LC_9_4_5/in1
Capture Clock    : p_vLED_cl_2_i_0_LC_9_4_5/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79262  RISE      12
I__272/I                      Odrv4                          0              2921  81450  RISE       1
I__272/O                      Odrv4                        351              3272  81450  RISE       1
I__277/I                      LocalMux                       0              3272  81450  RISE       1
I__277/O                      LocalMux                     330              3602  81450  RISE       1
I__281/I                      InMux                          0              3602  81450  RISE       1
I__281/O                      InMux                        259              3861  81450  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/in1  LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_3_LC_7_6_3/lcout
Path End         : ballYVel_0_LC_8_6_6/in1
Capture Clock    : ballYVel_0_LC_8_6_6/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_3_LC_7_6_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921  79150  RISE       3
I__172/I                 Odrv4                          0              2921  79150  RISE       1
I__172/O                 Odrv4                        351              3272  79150  RISE       1
I__173/I                 LocalMux                       0              3272  79150  RISE       1
I__173/O                 LocalMux                     330              3602  79150  RISE       1
I__176/I                 InMux                          0              3602  81450  RISE       1
I__176/O                 InMux                        259              3861  81450  RISE       1
ballYVel_0_LC_8_6_6/in1  LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
ballYVel_0_LC_8_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_8_i_0_LC_9_4_6/in1
Capture Clock    : p_vLED_cl_8_i_0_LC_9_4_6/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79283  RISE      12
I__250/I                      Odrv4                          0              2921  81450  RISE       1
I__250/O                      Odrv4                        351              3272  81450  RISE       1
I__257/I                      LocalMux                       0              3272  81450  RISE       1
I__257/O                      LocalMux                     330              3602  81450  RISE       1
I__264/I                      InMux                          0              3602  81450  RISE       1
I__264/O                      InMux                        259              3861  81450  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/in1  LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_i_0_LC_9_4_2/in1
Capture Clock    : p_vLED_cl_i_0_LC_9_4_2/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921  79283  RISE      12
I__250/I                    Odrv4                          0              2921  81450  RISE       1
I__250/O                    Odrv4                        351              3272  81450  RISE       1
I__257/I                    LocalMux                       0              3272  81450  RISE       1
I__257/O                    LocalMux                     330              3602  81450  RISE       1
I__265/I                    InMux                          0              3602  81450  RISE       1
I__265/O                    InMux                        259              3861  81450  RISE       1
p_vLED_cl_i_0_LC_9_4_2/in1  LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_i_0_LC_9_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_4_i_0_LC_9_4_1/in1
Capture Clock    : p_vLED_cl_4_i_0_LC_9_4_1/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79262  RISE      12
I__272/I                      Odrv4                          0              2921  81450  RISE       1
I__272/O                      Odrv4                        351              3272  81450  RISE       1
I__277/I                      LocalMux                       0              3272  81450  RISE       1
I__277/O                      LocalMux                     330              3602  81450  RISE       1
I__282/I                      InMux                          0              3602  81450  RISE       1
I__282/O                      InMux                        259              3861  81450  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/in1  LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_6_i_0_LC_9_4_7/in1
Capture Clock    : p_vLED_cl_6_i_0_LC_9_4_7/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79262  RISE      12
I__272/I                      Odrv4                          0              2921  81450  RISE       1
I__272/O                      Odrv4                        351              3272  81450  RISE       1
I__277/I                      LocalMux                       0              3272  81450  RISE       1
I__277/O                      LocalMux                     330              3602  81450  RISE       1
I__283/I                      InMux                          0              3602  81450  RISE       1
I__283/O                      InMux                        259              3861  81450  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/in1  LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_8_i_0_LC_11_9_7/in1
Capture Clock    : p_hLED_cl_8_i_0_LC_11_9_7/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__691/I                       Odrv4                          0              2921  81450  RISE       1
I__691/O                       Odrv4                        351              3272  81450  RISE       1
I__699/I                       LocalMux                       0              3272  81450  RISE       1
I__699/O                       LocalMux                     330              3602  81450  RISE       1
I__707/I                       InMux                          0              3602  81450  RISE       1
I__707/O                       InMux                        259              3861  81450  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/in1  LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_13_i_0_LC_12_9_7/in1
Capture Clock    : p_hLED_cl_13_i_0_LC_12_9_7/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__732/I                        Odrv4                          0              2921  81380  RISE       1
I__732/O                        Odrv4                        351              3272  81380  RISE       1
I__740/I                        LocalMux                       0              3272  81380  RISE       1
I__740/O                        LocalMux                     330              3602  81380  RISE       1
I__752/I                        InMux                          0              3602  81450  RISE       1
I__752/O                        InMux                        259              3861  81450  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/in1  LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_3_i_0_LC_12_9_3/in1
Capture Clock    : p_hLED_cl_3_i_0_LC_12_9_3/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__732/I                       Odrv4                          0              2921  81380  RISE       1
I__732/O                       Odrv4                        351              3272  81380  RISE       1
I__740/I                       LocalMux                       0              3272  81380  RISE       1
I__740/O                       LocalMux                     330              3602  81380  RISE       1
I__753/I                       InMux                          0              3602  81450  RISE       1
I__753/O                       InMux                        259              3861  81450  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/in1  LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_9_i_0_LC_12_9_1/in1
Capture Clock    : p_hLED_cl_9_i_0_LC_12_9_1/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__732/I                       Odrv4                          0              2921  81380  RISE       1
I__732/O                       Odrv4                        351              3272  81380  RISE       1
I__740/I                       LocalMux                       0              3272  81380  RISE       1
I__740/O                       LocalMux                     330              3602  81380  RISE       1
I__754/I                       InMux                          0              3602  81450  RISE       1
I__754/O                       InMux                        259              3861  81450  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/in1  LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_11_i_0_LC_12_9_4/in1
Capture Clock    : p_hLED_cl_11_i_0_LC_12_9_4/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__757/I                        Odrv4                          0              2921  81380  RISE       1
I__757/O                        Odrv4                        351              3272  81380  RISE       1
I__763/I                        LocalMux                       0              3272  81380  RISE       1
I__763/O                        LocalMux                     330              3602  81380  RISE       1
I__782/I                        InMux                          0              3602  81450  RISE       1
I__782/O                        InMux                        259              3861  81450  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/in1  LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_10_i_0_LC_12_9_0/in1
Capture Clock    : p_hLED_cl_10_i_0_LC_12_9_0/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__757/I                        Odrv4                          0              2921  81380  RISE       1
I__757/O                        Odrv4                        351              3272  81380  RISE       1
I__763/I                        LocalMux                       0              3272  81380  RISE       1
I__763/O                        LocalMux                     330              3602  81380  RISE       1
I__783/I                        InMux                          0              3602  81450  RISE       1
I__783/O                        InMux                        259              3861  81450  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/in1  LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_5_i_0_LC_12_9_6/in1
Capture Clock    : p_hLED_cl_5_i_0_LC_12_9_6/clk
Setup Constraint : 83330p
Path slack       : 81451p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__757/I                       Odrv4                          0              2921  81380  RISE       1
I__757/O                       Odrv4                        351              3272  81380  RISE       1
I__763/I                       LocalMux                       0              3272  81380  RISE       1
I__763/O                       LocalMux                     330              3602  81380  RISE       1
I__784/I                       InMux                          0              3602  81450  RISE       1
I__784/O                       InMux                        259              3861  81450  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/in1  LogicCell40_SEQ_MODE_1000      0              3861  81450  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballXVel_0_LC_7_7_5/lcout
Path End         : ballXVel_0_LC_7_7_5/in2
Capture Clock    : ballXVel_0_LC_7_7_5/clk
Setup Constraint : 83330p
Path slack       : 81465p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballXVel_0_LC_7_7_5/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballXVel_0_LC_7_7_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921  80321  RISE       5
I__157/I                         LocalMux                       0              2921  80321  RISE       1
I__157/O                         LocalMux                     330              3251  80321  RISE       1
I__160/I                         InMux                          0              3251  81464  RISE       1
I__160/O                         InMux                        259              3510  81464  RISE       1
ballXVel_RNO_0_0_LC_7_7_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  81464  RISE       1
ballXVel_RNO_0_0_LC_7_7_4/ltout  LogicCell40_SEQ_MODE_0000    365              3875  81464  RISE       1
I__166/I                         CascadeMux                     0              3875  81464  RISE       1
I__166/O                         CascadeMux                     0              3875  81464  RISE       1
ballXVel_0_LC_7_7_5/in2          LogicCell40_SEQ_MODE_1000      0              3875  81464  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballXVel_0_LC_7_7_5/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_0_LC_7_6_0/lcout
Path End         : ballYVel_0_LC_8_6_6/in2
Capture Clock    : ballYVel_0_LC_8_6_6/clk
Setup Constraint : 83330p
Path slack       : 81465p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_0_LC_7_6_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_0_LC_7_6_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921  79613  RISE       3
I__202/I                         LocalMux                       0              2921  79613  RISE       1
I__202/O                         LocalMux                     330              3251  79613  RISE       1
I__205/I                         InMux                          0              3251  81464  RISE       1
I__205/O                         InMux                        259              3510  81464  RISE       1
ballYVel_RNO_0_0_LC_8_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  81464  RISE       1
ballYVel_RNO_0_0_LC_8_6_5/ltout  LogicCell40_SEQ_MODE_0000    365              3875  81464  RISE       1
I__194/I                         CascadeMux                     0              3875  81464  RISE       1
I__194/O                         CascadeMux                     0              3875  81464  RISE       1
ballYVel_0_LC_8_6_6/in2          LogicCell40_SEQ_MODE_1000      0              3875  81464  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
ballYVel_0_LC_8_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_2_i_0_LC_9_4_5/in2
Capture Clock    : p_vLED_cl_2_i_0_LC_9_4_5/clk
Setup Constraint : 83330p
Path slack       : 81479p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79283  RISE      12
I__250/I                      Odrv4                          0              2921  81450  RISE       1
I__250/O                      Odrv4                        351              3272  81450  RISE       1
I__257/I                      LocalMux                       0              3272  81450  RISE       1
I__257/O                      LocalMux                     330              3602  81450  RISE       1
I__260/I                      InMux                          0              3602  81478  RISE       1
I__260/O                      InMux                        259              3861  81478  RISE       1
I__266/I                      CascadeMux                     0              3861  81478  RISE       1
I__266/O                      CascadeMux                     0              3861  81478  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/in2  LogicCell40_SEQ_MODE_1000      0              3861  81478  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_4_i_0_LC_9_4_1/in2
Capture Clock    : p_vLED_cl_4_i_0_LC_9_4_1/clk
Setup Constraint : 83330p
Path slack       : 81479p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79283  RISE      12
I__250/I                      Odrv4                          0              2921  81450  RISE       1
I__250/O                      Odrv4                        351              3272  81450  RISE       1
I__257/I                      LocalMux                       0              3272  81450  RISE       1
I__257/O                      LocalMux                     330              3602  81450  RISE       1
I__261/I                      InMux                          0              3602  81478  RISE       1
I__261/O                      InMux                        259              3861  81478  RISE       1
I__267/I                      CascadeMux                     0              3861  81478  RISE       1
I__267/O                      CascadeMux                     0              3861  81478  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/in2  LogicCell40_SEQ_MODE_1000      0              3861  81478  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_6_i_0_LC_9_4_7/in2
Capture Clock    : p_vLED_cl_6_i_0_LC_9_4_7/clk
Setup Constraint : 83330p
Path slack       : 81479p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79283  RISE      12
I__250/I                      Odrv4                          0              2921  81450  RISE       1
I__250/O                      Odrv4                        351              3272  81450  RISE       1
I__257/I                      LocalMux                       0              3272  81450  RISE       1
I__257/O                      LocalMux                     330              3602  81450  RISE       1
I__262/I                      InMux                          0              3602  81478  RISE       1
I__262/O                      InMux                        259              3861  81478  RISE       1
I__268/I                      CascadeMux                     0              3861  81478  RISE       1
I__268/O                      CascadeMux                     0              3861  81478  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/in2  LogicCell40_SEQ_MODE_1000      0              3861  81478  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_7_i_0_LC_9_4_4/in2
Capture Clock    : p_vLED_cl_7_i_0_LC_9_4_4/clk
Setup Constraint : 83330p
Path slack       : 81479p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79262  RISE      12
I__272/I                      Odrv4                          0              2921  81450  RISE       1
I__272/O                      Odrv4                        351              3272  81450  RISE       1
I__277/I                      LocalMux                       0              3272  81450  RISE       1
I__277/O                      LocalMux                     330              3602  81450  RISE       1
I__284/I                      InMux                          0              3602  81478  RISE       1
I__284/O                      InMux                        259              3861  81478  RISE       1
I__289/I                      CascadeMux                     0              3861  81478  RISE       1
I__289/O                      CascadeMux                     0              3861  81478  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/in2  LogicCell40_SEQ_MODE_1000      0              3861  81478  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_8_i_0_LC_9_4_6/in2
Capture Clock    : p_vLED_cl_8_i_0_LC_9_4_6/clk
Setup Constraint : 83330p
Path slack       : 81479p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79262  RISE      12
I__272/I                      Odrv4                          0              2921  81450  RISE       1
I__272/O                      Odrv4                        351              3272  81450  RISE       1
I__277/I                      LocalMux                       0              3272  81450  RISE       1
I__277/O                      LocalMux                     330              3602  81450  RISE       1
I__285/I                      InMux                          0              3602  81478  RISE       1
I__285/O                      InMux                        259              3861  81478  RISE       1
I__290/I                      CascadeMux                     0              3861  81478  RISE       1
I__290/O                      CascadeMux                     0              3861  81478  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/in2  LogicCell40_SEQ_MODE_1000      0              3861  81478  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_i_0_LC_9_4_2/in2
Capture Clock    : p_vLED_cl_i_0_LC_9_4_2/clk
Setup Constraint : 83330p
Path slack       : 81479p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921  79262  RISE      12
I__272/I                    Odrv4                          0              2921  81450  RISE       1
I__272/O                    Odrv4                        351              3272  81450  RISE       1
I__277/I                    LocalMux                       0              3272  81450  RISE       1
I__277/O                    LocalMux                     330              3602  81450  RISE       1
I__286/I                    InMux                          0              3602  81478  RISE       1
I__286/O                    InMux                        259              3861  81478  RISE       1
I__291/I                    CascadeMux                     0              3861  81478  RISE       1
I__291/O                    CascadeMux                     0              3861  81478  RISE       1
p_vLED_cl_i_0_LC_9_4_2/in2  LogicCell40_SEQ_MODE_1000      0              3861  81478  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_i_0_LC_9_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_13_i_0_LC_12_9_7/in2
Capture Clock    : p_hLED_cl_13_i_0_LC_12_9_7/clk
Setup Constraint : 83330p
Path slack       : 81479p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__692/I                        Odrv4                          0              2921  81478  RISE       1
I__692/O                        Odrv4                        351              3272  81478  RISE       1
I__700/I                        LocalMux                       0              3272  81478  RISE       1
I__700/O                        LocalMux                     330              3602  81478  RISE       1
I__711/I                        InMux                          0              3602  81478  RISE       1
I__711/O                        InMux                        259              3861  81478  RISE       1
I__725/I                        CascadeMux                     0              3861  81478  RISE       1
I__725/O                        CascadeMux                     0              3861  81478  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/in2  LogicCell40_SEQ_MODE_1000      0              3861  81478  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_12_i_0_LC_11_9_6/in2
Capture Clock    : p_hLED_cl_12_i_0_LC_11_9_6/clk
Setup Constraint : 83330p
Path slack       : 81479p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__691/I                        Odrv4                          0              2921  81450  RISE       1
I__691/O                        Odrv4                        351              3272  81450  RISE       1
I__699/I                        LocalMux                       0              3272  81450  RISE       1
I__699/O                        LocalMux                     330              3602  81450  RISE       1
I__708/I                        InMux                          0              3602  81478  RISE       1
I__708/O                        InMux                        259              3861  81478  RISE       1
I__722/I                        CascadeMux                     0              3861  81478  RISE       1
I__722/O                        CascadeMux                     0              3861  81478  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/in2  LogicCell40_SEQ_MODE_1000      0              3861  81478  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_4_i_0_LC_11_9_2/in2
Capture Clock    : p_hLED_cl_4_i_0_LC_11_9_2/clk
Setup Constraint : 83330p
Path slack       : 81479p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__691/I                       Odrv4                          0              2921  81450  RISE       1
I__691/O                       Odrv4                        351              3272  81450  RISE       1
I__699/I                       LocalMux                       0              3272  81450  RISE       1
I__699/O                       LocalMux                     330              3602  81450  RISE       1
I__709/I                       InMux                          0              3602  81478  RISE       1
I__709/O                       InMux                        259              3861  81478  RISE       1
I__723/I                       CascadeMux                     0              3861  81478  RISE       1
I__723/O                       CascadeMux                     0              3861  81478  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/in2  LogicCell40_SEQ_MODE_1000      0              3861  81478  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_6_i_0_LC_11_9_0/in2
Capture Clock    : p_hLED_cl_6_i_0_LC_11_9_0/clk
Setup Constraint : 83330p
Path slack       : 81479p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__691/I                       Odrv4                          0              2921  81450  RISE       1
I__691/O                       Odrv4                        351              3272  81450  RISE       1
I__699/I                       LocalMux                       0              3272  81450  RISE       1
I__699/O                       LocalMux                     330              3602  81450  RISE       1
I__710/I                       InMux                          0              3602  81478  RISE       1
I__710/O                       InMux                        259              3861  81478  RISE       1
I__724/I                       CascadeMux                     0              3861  81478  RISE       1
I__724/O                       CascadeMux                     0              3861  81478  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/in2  LogicCell40_SEQ_MODE_1000      0              3861  81478  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_3_i_0_LC_12_9_3/in2
Capture Clock    : p_hLED_cl_3_i_0_LC_12_9_3/clk
Setup Constraint : 83330p
Path slack       : 81479p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__692/I                       Odrv4                          0              2921  81478  RISE       1
I__692/O                       Odrv4                        351              3272  81478  RISE       1
I__700/I                       LocalMux                       0              3272  81478  RISE       1
I__700/O                       LocalMux                     330              3602  81478  RISE       1
I__712/I                       InMux                          0              3602  81478  RISE       1
I__712/O                       InMux                        259              3861  81478  RISE       1
I__726/I                       CascadeMux                     0              3861  81478  RISE       1
I__726/O                       CascadeMux                     0              3861  81478  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/in2  LogicCell40_SEQ_MODE_1000      0              3861  81478  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_9_i_0_LC_12_9_1/in2
Capture Clock    : p_hLED_cl_9_i_0_LC_12_9_1/clk
Setup Constraint : 83330p
Path slack       : 81479p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__692/I                       Odrv4                          0              2921  81478  RISE       1
I__692/O                       Odrv4                        351              3272  81478  RISE       1
I__700/I                       LocalMux                       0              3272  81478  RISE       1
I__700/O                       LocalMux                     330              3602  81478  RISE       1
I__713/I                       InMux                          0              3602  81478  RISE       1
I__713/O                       InMux                        259              3861  81478  RISE       1
I__727/I                       CascadeMux                     0              3861  81478  RISE       1
I__727/O                       CascadeMux                     0              3861  81478  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/in2  LogicCell40_SEQ_MODE_1000      0              3861  81478  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_3_LC_7_6_3/lcout
Path End         : ballY_3_LC_7_6_3/in2
Capture Clock    : ballY_3_LC_7_6_3/clk
Setup Constraint : 83330p
Path slack       : 81479p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_3_LC_7_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79150  RISE       3
I__172/I                Odrv4                          0              2921  79150  RISE       1
I__172/O                Odrv4                        351              3272  79150  RISE       1
I__174/I                LocalMux                       0              3272  81478  RISE       1
I__174/O                LocalMux                     330              3602  81478  RISE       1
I__177/I                InMux                          0              3602  81478  RISE       1
I__177/O                InMux                        259              3861  81478  RISE       1
I__179/I                CascadeMux                     0              3861  81478  RISE       1
I__179/O                CascadeMux                     0              3861  81478  RISE       1
ballY_3_LC_7_6_3/in2    LogicCell40_SEQ_MODE_1000      0              3861  81478  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : hIndex_0_LC_11_6_1/in2
Capture Clock    : hIndex_0_LC_11_6_1/clk
Setup Constraint : 83330p
Path slack       : 81500p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           85389

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__690/I                          LocalMux                       0              2921  80742  RISE       1
I__690/O                          LocalMux                     330              3251  80742  RISE       1
I__698/I                          InMux                          0              3251  80742  RISE       1
I__698/O                          InMux                        259              3510  80742  RISE       1
hIndex_RNIJ9CI_1_LC_11_6_0/in1    LogicCell40_SEQ_MODE_0000      0              3510  80742  RISE       1
hIndex_RNIJ9CI_1_LC_11_6_0/ltout  LogicCell40_SEQ_MODE_0000    379              3889  81499  FALL       1
I__535/I                          CascadeMux                     0              3889  81499  FALL       1
I__535/O                          CascadeMux                     0              3889  81499  FALL       1
hIndex_0_LC_11_6_1/in2            LogicCell40_SEQ_MODE_1000      0              3889  81499  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_7_i_0_LC_9_4_4/in3
Capture Clock    : p_vLED_cl_7_i_0_LC_9_4_4/clk
Setup Constraint : 83330p
Path slack       : 81577p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__295/I                      Odrv4                          0              2921  81380  RISE       1
I__295/O                      Odrv4                        351              3272  81380  RISE       1
I__302/I                      LocalMux                       0              3272  81380  RISE       1
I__302/O                      LocalMux                     330              3602  81380  RISE       1
I__308/I                      InMux                          0              3602  81577  RISE       1
I__308/O                      InMux                        259              3861  81577  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/in3  LogicCell40_SEQ_MODE_1000      0              3861  81577  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_8_i_0_LC_9_4_6/in3
Capture Clock    : p_vLED_cl_8_i_0_LC_9_4_6/clk
Setup Constraint : 83330p
Path slack       : 81577p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__295/I                      Odrv4                          0              2921  81380  RISE       1
I__295/O                      Odrv4                        351              3272  81380  RISE       1
I__302/I                      LocalMux                       0              3272  81380  RISE       1
I__302/O                      LocalMux                     330              3602  81380  RISE       1
I__309/I                      InMux                          0              3602  81577  RISE       1
I__309/O                      InMux                        259              3861  81577  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/in3  LogicCell40_SEQ_MODE_1000      0              3861  81577  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_i_0_LC_9_4_2/in3
Capture Clock    : p_vLED_cl_i_0_LC_9_4_2/clk
Setup Constraint : 83330p
Path slack       : 81577p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__295/I                    Odrv4                          0              2921  81380  RISE       1
I__295/O                    Odrv4                        351              3272  81380  RISE       1
I__302/I                    LocalMux                       0              3272  81380  RISE       1
I__302/O                    LocalMux                     330              3602  81380  RISE       1
I__310/I                    InMux                          0              3602  81577  RISE       1
I__310/O                    InMux                        259              3861  81577  RISE       1
p_vLED_cl_i_0_LC_9_4_2/in3  LogicCell40_SEQ_MODE_1000      0              3861  81577  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_i_0_LC_9_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_2_i_0_LC_9_4_5/in3
Capture Clock    : p_vLED_cl_2_i_0_LC_9_4_5/clk
Setup Constraint : 83330p
Path slack       : 81577p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79346  RISE      12
I__364/I                      Odrv4                          0              2921  81380  RISE       1
I__364/O                      Odrv4                        351              3272  81380  RISE       1
I__371/I                      LocalMux                       0              3272  81380  RISE       1
I__371/O                      LocalMux                     330              3602  81380  RISE       1
I__373/I                      InMux                          0              3602  81577  RISE       1
I__373/O                      InMux                        259              3861  81577  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/in3  LogicCell40_SEQ_MODE_1000      0              3861  81577  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_4_i_0_LC_9_4_1/in3
Capture Clock    : p_vLED_cl_4_i_0_LC_9_4_1/clk
Setup Constraint : 83330p
Path slack       : 81577p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79346  RISE      12
I__364/I                      Odrv4                          0              2921  81380  RISE       1
I__364/O                      Odrv4                        351              3272  81380  RISE       1
I__371/I                      LocalMux                       0              3272  81380  RISE       1
I__371/O                      LocalMux                     330              3602  81380  RISE       1
I__374/I                      InMux                          0              3602  81577  RISE       1
I__374/O                      InMux                        259              3861  81577  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/in3  LogicCell40_SEQ_MODE_1000      0              3861  81577  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_6_i_0_LC_9_4_7/in3
Capture Clock    : p_vLED_cl_6_i_0_LC_9_4_7/clk
Setup Constraint : 83330p
Path slack       : 81577p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79346  RISE      12
I__364/I                      Odrv4                          0              2921  81380  RISE       1
I__364/O                      Odrv4                        351              3272  81380  RISE       1
I__371/I                      LocalMux                       0              3272  81380  RISE       1
I__371/O                      LocalMux                     330              3602  81380  RISE       1
I__375/I                      InMux                          0              3602  81577  RISE       1
I__375/O                      InMux                        259              3861  81577  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/in3  LogicCell40_SEQ_MODE_1000      0              3861  81577  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_10_i_0_LC_12_9_0/in3
Capture Clock    : p_hLED_cl_10_i_0_LC_12_9_0/clk
Setup Constraint : 83330p
Path slack       : 81577p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__692/I                        Odrv4                          0              2921  81478  RISE       1
I__692/O                        Odrv4                        351              3272  81478  RISE       1
I__700/I                        LocalMux                       0              3272  81478  RISE       1
I__700/O                        LocalMux                     330              3602  81478  RISE       1
I__714/I                        InMux                          0              3602  81577  RISE       1
I__714/O                        InMux                        259              3861  81577  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/in3  LogicCell40_SEQ_MODE_1000      0              3861  81577  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_5_i_0_LC_12_9_6/in3
Capture Clock    : p_hLED_cl_5_i_0_LC_12_9_6/clk
Setup Constraint : 83330p
Path slack       : 81577p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__692/I                       Odrv4                          0              2921  81478  RISE       1
I__692/O                       Odrv4                        351              3272  81478  RISE       1
I__700/I                       LocalMux                       0              3272  81478  RISE       1
I__700/O                       LocalMux                     330              3602  81478  RISE       1
I__715/I                       InMux                          0              3602  81577  RISE       1
I__715/O                       InMux                        259              3861  81577  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/in3  LogicCell40_SEQ_MODE_1000      0              3861  81577  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_11_i_0_LC_12_9_4/in3
Capture Clock    : p_hLED_cl_11_i_0_LC_12_9_4/clk
Setup Constraint : 83330p
Path slack       : 81577p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__692/I                        Odrv4                          0              2921  81478  RISE       1
I__692/O                        Odrv4                        351              3272  81478  RISE       1
I__700/I                        LocalMux                       0              3272  81478  RISE       1
I__700/O                        LocalMux                     330              3602  81478  RISE       1
I__716/I                        InMux                          0              3602  81577  RISE       1
I__716/O                        InMux                        259              3861  81577  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/in3  LogicCell40_SEQ_MODE_1000      0              3861  81577  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_8_i_0_LC_11_9_7/in3
Capture Clock    : p_hLED_cl_8_i_0_LC_11_9_7/clk
Setup Constraint : 83330p
Path slack       : 81577p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__731/I                       Odrv4                          0              2921  81380  RISE       1
I__731/O                       Odrv4                        351              3272  81380  RISE       1
I__739/I                       LocalMux                       0              3272  81380  RISE       1
I__739/O                       LocalMux                     330              3602  81380  RISE       1
I__748/I                       InMux                          0              3602  81577  RISE       1
I__748/O                       InMux                        259              3861  81577  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/in3  LogicCell40_SEQ_MODE_1000      0              3861  81577  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_12_i_0_LC_11_9_6/in3
Capture Clock    : p_hLED_cl_12_i_0_LC_11_9_6/clk
Setup Constraint : 83330p
Path slack       : 81577p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__755/I                        Odrv4                          0              2921  79452  RISE       1
I__755/O                        Odrv4                        351              3272  79452  RISE       1
I__761/I                        LocalMux                       0              3272  81380  RISE       1
I__761/O                        LocalMux                     330              3602  81380  RISE       1
I__775/I                        InMux                          0              3602  81577  RISE       1
I__775/O                        InMux                        259              3861  81577  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/in3  LogicCell40_SEQ_MODE_1000      0              3861  81577  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_4_i_0_LC_11_9_2/in3
Capture Clock    : p_hLED_cl_4_i_0_LC_11_9_2/clk
Setup Constraint : 83330p
Path slack       : 81577p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__755/I                       Odrv4                          0              2921  79452  RISE       1
I__755/O                       Odrv4                        351              3272  79452  RISE       1
I__761/I                       LocalMux                       0              3272  81380  RISE       1
I__761/O                       LocalMux                     330              3602  81380  RISE       1
I__776/I                       InMux                          0              3602  81577  RISE       1
I__776/O                       InMux                        259              3861  81577  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/in3  LogicCell40_SEQ_MODE_1000      0              3861  81577  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_6_i_0_LC_11_9_0/in3
Capture Clock    : p_hLED_cl_6_i_0_LC_11_9_0/clk
Setup Constraint : 83330p
Path slack       : 81577p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__755/I                       Odrv4                          0              2921  79452  RISE       1
I__755/O                       Odrv4                        351              3272  79452  RISE       1
I__761/I                       LocalMux                       0              3272  81380  RISE       1
I__761/O                       LocalMux                     330              3602  81380  RISE       1
I__777/I                       InMux                          0              3602  81577  RISE       1
I__777/O                       InMux                        259              3861  81577  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/in3  LogicCell40_SEQ_MODE_1000      0              3861  81577  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballYVel_0_LC_8_6_6/lcout
Path End         : ballYVel_0_LC_8_6_6/in0
Capture Clock    : ballYVel_0_LC_8_6_6/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
ballYVel_0_LC_8_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballYVel_0_LC_8_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  80321  RISE       5
I__187/I                   LocalMux                       0              2921  81563  RISE       1
I__187/O                   LocalMux                     330              3251  81563  RISE       1
I__192/I                   InMux                          0              3251  81731  RISE       1
I__192/O                   InMux                        259              3510  81731  RISE       1
ballYVel_0_LC_8_6_6/in0    LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
ballYVel_0_LC_8_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_3_LC_7_7_3/lcout
Path End         : ballX_3_LC_7_7_3/in0
Capture Clock    : ballX_3_LC_7_7_3/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_3_LC_7_7_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_3_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79087  RISE       3
I__495/I                LocalMux                       0              2921  81731  RISE       1
I__495/O                LocalMux                     330              3251  81731  RISE       1
I__497/I                InMux                          0              3251  81731  RISE       1
I__497/O                InMux                        259              3510  81731  RISE       1
ballX_3_LC_7_7_3/in0    LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_3_LC_7_7_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballYVel_0_LC_8_6_6/lcout
Path End         : ballY_3_LC_7_6_3/in0
Capture Clock    : ballY_3_LC_7_6_3/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
ballYVel_0_LC_8_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballYVel_0_LC_8_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  80321  RISE       5
I__188/I                   LocalMux                       0              2921  81731  RISE       1
I__188/O                   LocalMux                     330              3251  81731  RISE       1
I__193/I                   InMux                          0              3251  81731  RISE       1
I__193/O                   InMux                        259              3510  81731  RISE       1
ballY_3_LC_7_6_3/in0       LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : vIndex_3_LC_8_6_3/in0
Capture Clock    : vIndex_3_LC_8_6_3/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79283  RISE      12
I__248/I                 LocalMux                       0              2921  81731  RISE       1
I__248/O                 LocalMux                     330              3251  81731  RISE       1
I__253/I                 InMux                          0              3251  81731  RISE       1
I__253/O                 InMux                        259              3510  81731  RISE       1
vIndex_3_LC_8_6_3/in0    LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_1_i_0_LC_9_5_1/in0
Capture Clock    : p_vLED_cl_1_i_0_LC_9_5_1/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__294/I                      LocalMux                       0              2921  81731  RISE       1
I__294/O                      LocalMux                     330              3251  81731  RISE       1
I__299/I                      InMux                          0              3251  81731  RISE       1
I__299/O                      InMux                        259              3510  81731  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/in0  LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : vIndex_0_LC_9_6_3/in0
Capture Clock    : vIndex_0_LC_9_6_3/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79346  RISE      12
I__361/I                 LocalMux                       0              2921  79346  RISE       1
I__361/O                 LocalMux                     330              3251  79346  RISE       1
I__366/I                 InMux                          0              3251  81731  RISE       1
I__366/O                 InMux                        259              3510  81731  RISE       1
vIndex_0_LC_9_6_3/in0    LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_3_i_0_LC_9_5_6/in0
Capture Clock    : p_vLED_cl_3_i_0_LC_9_5_6/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79346  RISE      12
I__363/I                      LocalMux                       0              2921  81731  RISE       1
I__363/O                      LocalMux                     330              3251  81731  RISE       1
I__369/I                      InMux                          0              3251  81731  RISE       1
I__369/O                      InMux                        259              3510  81731  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/in0  LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_5_i_0_LC_9_5_4/in0
Capture Clock    : p_vLED_cl_5_i_0_LC_9_5_4/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79346  RISE      12
I__363/I                      LocalMux                       0              2921  81731  RISE       1
I__363/O                      LocalMux                     330              3251  81731  RISE       1
I__370/I                      InMux                          0              3251  81731  RISE       1
I__370/O                      InMux                        259              3510  81731  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/in0  LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_3_LC_7_7_3/lcout
Path End         : ballXVel_0_LC_7_7_5/in0
Capture Clock    : ballXVel_0_LC_7_7_5/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_3_LC_7_7_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_3_LC_7_7_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921  79087  RISE       3
I__495/I                 LocalMux                       0              2921  81731  RISE       1
I__495/O                 LocalMux                     330              3251  81731  RISE       1
I__498/I                 InMux                          0              3251  81731  RISE       1
I__498/O                 InMux                        259              3510  81731  RISE       1
ballXVel_0_LC_7_7_5/in0  LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballXVel_0_LC_7_7_5/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : hIndex_3_LC_11_6_3/in0
Capture Clock    : hIndex_3_LC_11_6_3/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__655/I                  LocalMux                       0              2921  81731  RISE       1
I__655/O                  LocalMux                     330              3251  81731  RISE       1
I__663/I                  InMux                          0              3251  81731  RISE       1
I__663/O                  InMux                        259              3510  81731  RISE       1
hIndex_3_LC_11_6_3/in0    LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_14_i_0_LC_12_7_6/in0
Capture Clock    : p_hLED_cl_14_i_0_LC_12_7_6/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__733/I                        LocalMux                       0              2921  81731  RISE       1
I__733/O                        LocalMux                     330              3251  81731  RISE       1
I__741/I                        InMux                          0              3251  81731  RISE       1
I__741/O                        InMux                        259              3510  81731  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/in0  LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_i_0_LC_12_7_2/in0
Capture Clock    : p_hLED_cl_i_0_LC_12_7_2/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__733/I                     LocalMux                       0              2921  81731  RISE       1
I__733/O                     LocalMux                     330              3251  81731  RISE       1
I__742/I                     InMux                          0              3251  81731  RISE       1
I__742/O                     InMux                        259              3510  81731  RISE       1
p_hLED_cl_i_0_LC_12_7_2/in0  LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_i_0_LC_12_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_7_i_0_LC_12_7_1/in0
Capture Clock    : p_hLED_cl_7_i_0_LC_12_7_1/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__758/I                       LocalMux                       0              2921  81731  RISE       1
I__758/O                       LocalMux                     330              3251  81731  RISE       1
I__764/I                       InMux                          0              3251  81731  RISE       1
I__764/O                       InMux                        259              3510  81731  RISE       1
p_hLED_cl_7_i_0_LC_12_7_1/in0  LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_7_i_0_LC_12_7_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : hIndex_1_LC_11_6_2/in0
Capture Clock    : hIndex_1_LC_11_6_2/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__759/I                  LocalMux                       0              2921  81731  RISE       1
I__759/O                  LocalMux                     330              3251  81731  RISE       1
I__769/I                  InMux                          0              3251  81731  RISE       1
I__769/O                  InMux                        259              3510  81731  RISE       1
hIndex_1_LC_11_6_2/in0    LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_2_i_0_LC_12_7_3/in0
Capture Clock    : p_hLED_cl_2_i_0_LC_12_7_3/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__758/I                       LocalMux                       0              2921  81731  RISE       1
I__758/O                       LocalMux                     330              3251  81731  RISE       1
I__765/I                       InMux                          0              3251  81731  RISE       1
I__765/O                       InMux                        259              3510  81731  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/in0  LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : hIndex_2_LC_11_6_4/in0
Capture Clock    : hIndex_2_LC_11_6_4/clk
Setup Constraint : 83330p
Path slack       : 81731p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           85241

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__759/I                  LocalMux                       0              2921  81731  RISE       1
I__759/O                  LocalMux                     330              3251  81731  RISE       1
I__770/I                  InMux                          0              3251  81731  RISE       1
I__770/O                  InMux                        259              3510  81731  RISE       1
hIndex_2_LC_11_6_4/in0    LogicCell40_SEQ_MODE_1000      0              3510  81731  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_18_LC_9_9_2/lcout
Path End         : ctr_18_LC_9_9_2/in1
Capture Clock    : ctr_18_LC_9_9_2/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_18_LC_9_9_2/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_18_LC_9_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78364  RISE       2
I__469/I               LocalMux                       0              2921  81801  RISE       1
I__469/O               LocalMux                     330              3251  81801  RISE       1
I__471/I               InMux                          0              3251  81801  RISE       1
I__471/O               InMux                        259              3510  81801  RISE       1
ctr_18_LC_9_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_18_LC_9_9_2/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_17_LC_9_9_1/lcout
Path End         : ctr_17_LC_9_9_1/in1
Capture Clock    : ctr_17_LC_9_9_1/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_17_LC_9_9_1/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_17_LC_9_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78400  RISE       2
I__476/I               LocalMux                       0              2921  81408  RISE       1
I__476/O               LocalMux                     330              3251  81408  RISE       1
I__478/I               InMux                          0              3251  81408  RISE       1
I__478/O               InMux                        259              3510  81408  RISE       1
ctr_17_LC_9_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_17_LC_9_9_1/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_16_LC_9_9_0/lcout
Path End         : ctr_16_LC_9_9_0/in1
Capture Clock    : ctr_16_LC_9_9_0/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_16_LC_9_9_0/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_16_LC_9_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78407  RISE       2
I__483/I               LocalMux                       0              2921  81282  RISE       1
I__483/O               LocalMux                     330              3251  81282  RISE       1
I__485/I               InMux                          0              3251  81282  RISE       1
I__485/O               InMux                        259              3510  81282  RISE       1
ctr_16_LC_9_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_16_LC_9_9_0/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_15_LC_9_8_7/lcout
Path End         : ctr_15_LC_9_8_7/in1
Capture Clock    : ctr_15_LC_9_8_7/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_15_LC_9_8_7/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_15_LC_9_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE       2
I__490/I               LocalMux                       0              2921  80959  RISE       1
I__490/O               LocalMux                     330              3251  80959  RISE       1
I__492/I               InMux                          0              3251  80959  RISE       1
I__492/O               InMux                        259              3510  80959  RISE       1
ctr_15_LC_9_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_15_LC_9_8_7/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_14_LC_9_8_6/lcout
Path End         : ctr_14_LC_9_8_6/in1
Capture Clock    : ctr_14_LC_9_8_6/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_14_LC_9_8_6/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_14_LC_9_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78400  RISE       2
I__395/I               LocalMux                       0              2921  80833  RISE       1
I__395/O               LocalMux                     330              3251  80833  RISE       1
I__397/I               InMux                          0              3251  80833  RISE       1
I__397/O               InMux                        259              3510  80833  RISE       1
ctr_14_LC_9_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_14_LC_9_8_6/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_13_LC_9_8_5/lcout
Path End         : ctr_13_LC_9_8_5/in1
Capture Clock    : ctr_13_LC_9_8_5/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_13_LC_9_8_5/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_13_LC_9_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78329  RISE       2
I__401/I               LocalMux                       0              2921  80707  RISE       1
I__401/O               LocalMux                     330              3251  80707  RISE       1
I__403/I               InMux                          0              3251  80707  RISE       1
I__403/O               InMux                        259              3510  80707  RISE       1
ctr_13_LC_9_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_13_LC_9_8_5/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_12_LC_9_8_4/lcout
Path End         : ctr_12_LC_9_8_4/in1
Capture Clock    : ctr_12_LC_9_8_4/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_12_LC_9_8_4/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_12_LC_9_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78378  RISE       2
I__406/I               LocalMux                       0              2921  80581  RISE       1
I__406/O               LocalMux                     330              3251  80581  RISE       1
I__408/I               InMux                          0              3251  80581  RISE       1
I__408/O               InMux                        259              3510  80581  RISE       1
ctr_12_LC_9_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_12_LC_9_8_4/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_11_LC_9_8_3/lcout
Path End         : ctr_11_LC_9_8_3/in1
Capture Clock    : ctr_11_LC_9_8_3/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_11_LC_9_8_3/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_11_LC_9_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78463  RISE       2
I__411/I               LocalMux                       0              2921  80454  RISE       1
I__411/O               LocalMux                     330              3251  80454  RISE       1
I__413/I               InMux                          0              3251  80454  RISE       1
I__413/O               InMux                        259              3510  80454  RISE       1
ctr_11_LC_9_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_11_LC_9_8_3/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_10_LC_9_8_2/lcout
Path End         : ctr_10_LC_9_8_2/in1
Capture Clock    : ctr_10_LC_9_8_2/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_10_LC_9_8_2/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_10_LC_9_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78512  RISE       2
I__416/I               LocalMux                       0              2921  80328  RISE       1
I__416/O               LocalMux                     330              3251  80328  RISE       1
I__418/I               InMux                          0              3251  80328  RISE       1
I__418/O               InMux                        259              3510  80328  RISE       1
ctr_10_LC_9_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_10_LC_9_8_2/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_8_LC_9_8_0/lcout
Path End         : ctr_8_LC_9_8_0/in1
Capture Clock    : ctr_8_LC_9_8_0/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_8_LC_9_8_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_8_LC_9_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78428  RISE       2
I__427/I              LocalMux                       0              2921  80076  RISE       1
I__427/O              LocalMux                     330              3251  80076  RISE       1
I__429/I              InMux                          0              3251  80076  RISE       1
I__429/O              InMux                        259              3510  80076  RISE       1
ctr_8_LC_9_8_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_8_LC_9_8_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_6_LC_9_7_6/lcout
Path End         : ctr_6_LC_9_7_6/in1
Capture Clock    : ctr_6_LC_9_7_6/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_6_LC_9_7_6/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_6_LC_9_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78533  RISE       2
I__325/I              LocalMux                       0              2921  79627  RISE       1
I__325/O              LocalMux                     330              3251  79627  RISE       1
I__327/I              InMux                          0              3251  79627  RISE       1
I__327/O              InMux                        259              3510  79627  RISE       1
ctr_6_LC_9_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_6_LC_9_7_6/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_5_LC_9_7_5/lcout
Path End         : ctr_5_LC_9_7_5/in1
Capture Clock    : ctr_5_LC_9_7_5/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_5_LC_9_7_5/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_5_LC_9_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78463  RISE       2
I__331/I              LocalMux                       0              2921  79501  RISE       1
I__331/O              LocalMux                     330              3251  79501  RISE       1
I__333/I              InMux                          0              3251  79501  RISE       1
I__333/O              InMux                        259              3510  79501  RISE       1
ctr_5_LC_9_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_5_LC_9_7_5/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_4_LC_9_7_4/lcout
Path End         : ctr_4_LC_9_7_4/in1
Capture Clock    : ctr_4_LC_9_7_4/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_4_LC_9_7_4/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_4_LC_9_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78512  RISE       2
I__336/I              LocalMux                       0              2921  79374  RISE       1
I__336/O              LocalMux                     330              3251  79374  RISE       1
I__338/I              InMux                          0              3251  79374  RISE       1
I__338/O              InMux                        259              3510  79374  RISE       1
ctr_4_LC_9_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_4_LC_9_7_4/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_3_LC_9_7_3/lcout
Path End         : ctr_3_LC_9_7_3/in1
Capture Clock    : ctr_3_LC_9_7_3/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_3_LC_9_7_3/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_3_LC_9_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78596  RISE       2
I__341/I              LocalMux                       0              2921  79248  RISE       1
I__341/O              LocalMux                     330              3251  79248  RISE       1
I__343/I              InMux                          0              3251  79248  RISE       1
I__343/O              InMux                        259              3510  79248  RISE       1
ctr_3_LC_9_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_3_LC_9_7_3/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_2_LC_9_7_2/lcout
Path End         : ctr_2_LC_9_7_2/in1
Capture Clock    : ctr_2_LC_9_7_2/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_2_LC_9_7_2/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_2_LC_9_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78820  RISE       2
I__346/I              LocalMux                       0              2921  79122  RISE       1
I__346/O              LocalMux                     330              3251  79122  RISE       1
I__348/I              InMux                          0              3251  79122  RISE       1
I__348/O              InMux                        259              3510  79122  RISE       1
ctr_2_LC_9_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_2_LC_9_7_2/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_1_LC_9_7_1/lcout
Path End         : ctr_1_LC_9_7_1/in1
Capture Clock    : ctr_1_LC_9_7_1/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_1_LC_9_7_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_1_LC_9_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78750  RISE       2
I__351/I              LocalMux                       0              2921  78996  RISE       1
I__351/O              LocalMux                     330              3251  78996  RISE       1
I__353/I              InMux                          0              3251  78996  RISE       1
I__353/O              InMux                        259              3510  78996  RISE       1
ctr_1_LC_9_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_1_LC_9_7_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_2_LC_7_7_2/lcout
Path End         : ballX_2_LC_7_7_2/in1
Capture Clock    : ballX_2_LC_7_7_2/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_2_LC_7_7_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_2_LC_7_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78210  RISE       3
I__514/I                LocalMux                       0              2921  81408  RISE       1
I__514/O                LocalMux                     330              3251  81408  RISE       1
I__517/I                InMux                          0              3251  81408  RISE       1
I__517/O                InMux                        259              3510  81408  RISE       1
ballX_2_LC_7_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_2_LC_7_7_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_0_LC_7_7_0/lcout
Path End         : ballX_0_LC_7_7_0/in1
Capture Clock    : ballX_0_LC_7_7_0/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_0_LC_7_7_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_0_LC_7_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78238  RISE       3
I__507/I                LocalMux                       0              2921  81156  RISE       1
I__507/O                LocalMux                     330              3251  81156  RISE       1
I__509/I                InMux                          0              3251  81156  RISE       1
I__509/O                InMux                        259              3510  81156  RISE       1
ballX_0_LC_7_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_0_LC_7_7_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_2_LC_7_6_2/lcout
Path End         : ballY_2_LC_7_6_2/in1
Capture Clock    : ballY_2_LC_7_6_2/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_2_LC_7_6_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_2_LC_7_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79431  RISE       3
I__181/I                LocalMux                       0              2921  81408  RISE       1
I__181/O                LocalMux                     330              3251  81408  RISE       1
I__184/I                InMux                          0              3251  81408  RISE       1
I__184/O                InMux                        259              3510  81408  RISE       1
ballY_2_LC_7_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_2_LC_7_6_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_1_LC_7_6_1/lcout
Path End         : ballY_1_LC_7_6_1/in1
Capture Clock    : ballY_1_LC_7_6_1/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_1_LC_7_6_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_1_LC_7_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  80539  RISE       3
I__196/I                LocalMux                       0              2921  81282  RISE       1
I__196/O                LocalMux                     330              3251  81282  RISE       1
I__199/I                InMux                          0              3251  81282  RISE       1
I__199/O                InMux                        259              3510  81282  RISE       1
ballY_1_LC_7_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_1_LC_7_6_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballXVel_0_LC_7_7_5/lcout
Path End         : ballXVel_0_LC_7_7_5/in1
Capture Clock    : ballXVel_0_LC_7_7_5/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballXVel_0_LC_7_7_5/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballXVel_0_LC_7_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  80321  RISE       5
I__157/I                   LocalMux                       0              2921  80321  RISE       1
I__157/O                   LocalMux                     330              3251  80321  RISE       1
I__161/I                   InMux                          0              3251  81801  RISE       1
I__161/O                   InMux                        259              3510  81801  RISE       1
ballXVel_0_LC_7_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballXVel_0_LC_7_7_5/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballXVel_0_LC_7_7_5/lcout
Path End         : ballX_3_LC_7_7_3/in1
Capture Clock    : ballX_3_LC_7_7_3/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballXVel_0_LC_7_7_5/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballXVel_0_LC_7_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  80321  RISE       5
I__157/I                   LocalMux                       0              2921  80321  RISE       1
I__157/O                   LocalMux                     330              3251  80321  RISE       1
I__162/I                   InMux                          0              3251  81801  RISE       1
I__162/O                   InMux                        259              3510  81801  RISE       1
ballX_3_LC_7_7_3/in1       LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_3_LC_7_7_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_0_LC_7_6_0/lcout
Path End         : ballY_0_LC_7_6_0/in1
Capture Clock    : ballY_0_LC_7_6_0/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_0_LC_7_6_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_0_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79613  RISE       3
I__203/I                LocalMux                       0              2921  81156  RISE       1
I__203/O                LocalMux                     330              3251  81156  RISE       1
I__206/I                InMux                          0              3251  81156  RISE       1
I__206/O                InMux                        259              3510  81156  RISE       1
ballY_0_LC_7_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_0_LC_7_6_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : vIndex_1_LC_8_6_1/in1
Capture Clock    : vIndex_1_LC_8_6_1/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79262  RISE      12
I__271/I                 LocalMux                       0              2921  81282  RISE       1
I__271/O                 LocalMux                     330              3251  81282  RISE       1
I__276/I                 InMux                          0              3251  81282  RISE       1
I__276/O                 InMux                        259              3510  81282  RISE       1
vIndex_1_LC_8_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_1_i_0_LC_9_5_1/in1
Capture Clock    : p_vLED_cl_1_i_0_LC_9_5_1/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79262  RISE      12
I__273/I                      LocalMux                       0              2921  81801  RISE       1
I__273/O                      LocalMux                     330              3251  81801  RISE       1
I__278/I                      InMux                          0              3251  81801  RISE       1
I__278/O                      InMux                        259              3510  81801  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/in1  LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_3_i_0_LC_9_5_6/in1
Capture Clock    : p_vLED_cl_3_i_0_LC_9_5_6/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__294/I                      LocalMux                       0              2921  81731  RISE       1
I__294/O                      LocalMux                     330              3251  81731  RISE       1
I__300/I                      InMux                          0              3251  81801  RISE       1
I__300/O                      InMux                        259              3510  81801  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/in1  LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_5_i_0_LC_9_5_4/in1
Capture Clock    : p_vLED_cl_5_i_0_LC_9_5_4/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__294/I                      LocalMux                       0              2921  81731  RISE       1
I__294/O                      LocalMux                     330              3251  81731  RISE       1
I__301/I                      InMux                          0              3251  81801  RISE       1
I__301/O                      InMux                        259              3510  81801  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/in1  LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ctr_9_LC_9_8_1/in1
Capture Clock    : ctr_9_LC_9_8_1/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78028  RISE       2
I__421/I              LocalMux                       0              2921  80202  RISE       1
I__421/O              LocalMux                     330              3251  80202  RISE       1
I__423/I              InMux                          0              3251  80202  RISE       1
I__423/O              InMux                        259              3510  80202  RISE       1
ctr_9_LC_9_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : ballX_1_LC_7_7_1/in1
Capture Clock    : ballX_1_LC_7_7_1/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78140  RISE       3
I__523/I                LocalMux                       0              2921  81282  RISE       1
I__523/O                LocalMux                     330              3251  81282  RISE       1
I__526/I                InMux                          0              3251  81282  RISE       1
I__526/O                InMux                        259              3510  81282  RISE       1
ballX_1_LC_7_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : hIndex_0_LC_11_6_1/in1
Capture Clock    : hIndex_0_LC_11_6_1/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__654/I                  LocalMux                       0              2921  81801  RISE       1
I__654/O                  LocalMux                     330              3251  81801  RISE       1
I__662/I                  InMux                          0              3251  81801  RISE       1
I__662/O                  InMux                        259              3510  81801  RISE       1
hIndex_0_LC_11_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_14_i_0_LC_12_7_6/in1
Capture Clock    : p_hLED_cl_14_i_0_LC_12_7_6/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__656/I                        LocalMux                       0              2921  81801  RISE       1
I__656/O                        LocalMux                     330              3251  81801  RISE       1
I__664/I                        InMux                          0              3251  81801  RISE       1
I__664/O                        InMux                        259              3510  81801  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/in1  LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_i_0_LC_12_7_2/in1
Capture Clock    : p_hLED_cl_i_0_LC_12_7_2/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__656/I                     LocalMux                       0              2921  81801  RISE       1
I__656/O                     LocalMux                     330              3251  81801  RISE       1
I__665/I                     InMux                          0              3251  81801  RISE       1
I__665/O                     InMux                        259              3510  81801  RISE       1
p_hLED_cl_i_0_LC_12_7_2/in1  LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_i_0_LC_12_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_1_i_0_LC_12_7_4/in1
Capture Clock    : p_hLED_cl_1_i_0_LC_12_7_4/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__656/I                       LocalMux                       0              2921  81801  RISE       1
I__656/O                       LocalMux                     330              3251  81801  RISE       1
I__666/I                       InMux                          0              3251  81801  RISE       1
I__666/O                       InMux                        259              3510  81801  RISE       1
p_hLED_cl_1_i_0_LC_12_7_4/in1  LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_1_i_0_LC_12_7_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : hIndex_1_LC_11_6_2/in1
Capture Clock    : hIndex_1_LC_11_6_2/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__730/I                  LocalMux                       0              2921  80826  RISE       1
I__730/O                  LocalMux                     330              3251  80826  RISE       1
I__737/I                  InMux                          0              3251  81801  RISE       1
I__737/O                  InMux                        259              3510  81801  RISE       1
hIndex_1_LC_11_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : hIndex_2_LC_11_6_4/in1
Capture Clock    : hIndex_2_LC_11_6_4/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__730/I                  LocalMux                       0              2921  80826  RISE       1
I__730/O                  LocalMux                     330              3251  80826  RISE       1
I__738/I                  InMux                          0              3251  81801  RISE       1
I__738/O                  InMux                        259              3510  81801  RISE       1
hIndex_2_LC_11_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_2_i_0_LC_12_7_3/in1
Capture Clock    : p_hLED_cl_2_i_0_LC_12_7_3/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           85312

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78764  RISE      18
I__733/I                       LocalMux                       0              2921  81731  RISE       1
I__733/O                       LocalMux                     330              3251  81731  RISE       1
I__743/I                       InMux                          0              3251  81801  RISE       1
I__743/O                       InMux                        259              3510  81801  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/in1  LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_1_i_0_LC_9_5_1/in2
Capture Clock    : p_vLED_cl_1_i_0_LC_9_5_1/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79283  RISE      12
I__249/I                      LocalMux                       0              2921  81829  RISE       1
I__249/O                      LocalMux                     330              3251  81829  RISE       1
I__254/I                      InMux                          0              3251  81829  RISE       1
I__254/O                      InMux                        259              3510  81829  RISE       1
I__259/I                      CascadeMux                     0              3510  81829  RISE       1
I__259/O                      CascadeMux                     0              3510  81829  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/in2  LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_3_i_0_LC_9_5_6/in2
Capture Clock    : p_vLED_cl_3_i_0_LC_9_5_6/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79262  RISE      12
I__273/I                      LocalMux                       0              2921  81801  RISE       1
I__273/O                      LocalMux                     330              3251  81801  RISE       1
I__279/I                      InMux                          0              3251  81829  RISE       1
I__279/O                      InMux                        259              3510  81829  RISE       1
I__287/I                      CascadeMux                     0              3510  81829  RISE       1
I__287/O                      CascadeMux                     0              3510  81829  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/in2  LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_5_i_0_LC_9_5_4/in2
Capture Clock    : p_vLED_cl_5_i_0_LC_9_5_4/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79262  RISE      12
I__273/I                      LocalMux                       0              2921  81801  RISE       1
I__273/O                      LocalMux                     330              3251  81801  RISE       1
I__280/I                      InMux                          0              3251  81829  RISE       1
I__280/O                      InMux                        259              3510  81829  RISE       1
I__288/I                      CascadeMux                     0              3510  81829  RISE       1
I__288/O                      CascadeMux                     0              3510  81829  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/in2  LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : vIndex_2_LC_8_6_2/in2
Capture Clock    : vIndex_2_LC_8_6_2/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78862  RISE      12
I__293/I                 LocalMux                       0              2921  79564  RISE       1
I__293/O                 LocalMux                     330              3251  79564  RISE       1
I__298/I                 InMux                          0              3251  81436  RISE       1
I__298/O                 InMux                        259              3510  81436  RISE       1
I__304/I                 CascadeMux                     0              3510  81436  RISE       1
I__304/O                 CascadeMux                     0              3510  81436  RISE       1
vIndex_2_LC_8_6_2/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : hIndex_1_LC_11_6_2/in2
Capture Clock    : hIndex_1_LC_11_6_2/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__693/I                  LocalMux                       0              2921  81829  RISE       1
I__693/O                  LocalMux                     330              3251  81829  RISE       1
I__701/I                  InMux                          0              3251  81829  RISE       1
I__701/O                  InMux                        259              3510  81829  RISE       1
I__717/I                  CascadeMux                     0              3510  81829  RISE       1
I__717/O                  CascadeMux                     0              3510  81829  RISE       1
hIndex_1_LC_11_6_2/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_14_i_0_LC_12_7_6/in2
Capture Clock    : p_hLED_cl_14_i_0_LC_12_7_6/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__694/I                        LocalMux                       0              2921  81829  RISE       1
I__694/O                        LocalMux                     330              3251  81829  RISE       1
I__703/I                        InMux                          0              3251  81829  RISE       1
I__703/O                        InMux                        259              3510  81829  RISE       1
I__719/I                        CascadeMux                     0              3510  81829  RISE       1
I__719/O                        CascadeMux                     0              3510  81829  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/in2  LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_2_i_0_LC_12_7_3/in2
Capture Clock    : p_hLED_cl_2_i_0_LC_12_7_3/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__695/I                       LocalMux                       0              2921  81829  RISE       1
I__695/O                       LocalMux                     330              3251  81829  RISE       1
I__705/I                       InMux                          0              3251  81829  RISE       1
I__705/O                       InMux                        259              3510  81829  RISE       1
I__721/I                       CascadeMux                     0              3510  81829  RISE       1
I__721/O                       CascadeMux                     0              3510  81829  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/in2  LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : hIndex_2_LC_11_6_4/in2
Capture Clock    : hIndex_2_LC_11_6_4/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__693/I                  LocalMux                       0              2921  81829  RISE       1
I__693/O                  LocalMux                     330              3251  81829  RISE       1
I__702/I                  InMux                          0              3251  81829  RISE       1
I__702/O                  InMux                        259              3510  81829  RISE       1
I__718/I                  CascadeMux                     0              3510  81829  RISE       1
I__718/O                  CascadeMux                     0              3510  81829  RISE       1
hIndex_2_LC_11_6_4/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_i_0_LC_12_7_2/in2
Capture Clock    : p_hLED_cl_i_0_LC_12_7_2/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           85340

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78680  RISE      18
I__694/I                     LocalMux                       0              2921  81829  RISE       1
I__694/O                     LocalMux                     330              3251  81829  RISE       1
I__704/I                     InMux                          0              3251  81829  RISE       1
I__704/O                     InMux                        259              3510  81829  RISE       1
I__720/I                     CascadeMux                     0              3510  81829  RISE       1
I__720/O                     CascadeMux                     0              3510  81829  RISE       1
p_hLED_cl_i_0_LC_12_7_2/in2  LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_i_0_LC_12_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_3_i_0_LC_9_5_6/in3
Capture Clock    : p_vLED_cl_3_i_0_LC_9_5_6/clk
Setup Constraint : 83330p
Path slack       : 81928p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79283  RISE      12
I__249/I                      LocalMux                       0              2921  81829  RISE       1
I__249/O                      LocalMux                     330              3251  81829  RISE       1
I__255/I                      InMux                          0              3251  81927  RISE       1
I__255/O                      InMux                        259              3510  81927  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/in3  LogicCell40_SEQ_MODE_1000      0              3510  81927  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_5_i_0_LC_9_5_4/in3
Capture Clock    : p_vLED_cl_5_i_0_LC_9_5_4/clk
Setup Constraint : 83330p
Path slack       : 81928p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79283  RISE      12
I__249/I                      LocalMux                       0              2921  81829  RISE       1
I__249/O                      LocalMux                     330              3251  81829  RISE       1
I__256/I                      InMux                          0              3251  81927  RISE       1
I__256/O                      InMux                        259              3510  81927  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/in3  LogicCell40_SEQ_MODE_1000      0              3510  81927  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_1_i_0_LC_9_5_1/in3
Capture Clock    : p_vLED_cl_1_i_0_LC_9_5_1/clk
Setup Constraint : 83330p
Path slack       : 81928p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79346  RISE      12
I__363/I                      LocalMux                       0              2921  81731  RISE       1
I__363/O                      LocalMux                     330              3251  81731  RISE       1
I__368/I                      InMux                          0              3251  81927  RISE       1
I__368/O                      InMux                        259              3510  81927  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/in3  LogicCell40_SEQ_MODE_1000      0              3510  81927  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : hIndex_1_LC_11_6_2/in3
Capture Clock    : hIndex_1_LC_11_6_2/clk
Setup Constraint : 83330p
Path slack       : 81928p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__657/I                  LocalMux                       0              2921  81927  RISE       1
I__657/O                  LocalMux                     330              3251  81927  RISE       1
I__667/I                  InMux                          0              3251  81927  RISE       1
I__667/O                  InMux                        259              3510  81927  RISE       1
hIndex_1_LC_11_6_2/in3    LogicCell40_SEQ_MODE_1000      0              3510  81927  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_2_i_0_LC_12_7_3/in3
Capture Clock    : p_hLED_cl_2_i_0_LC_12_7_3/clk
Setup Constraint : 83330p
Path slack       : 81928p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__658/I                       LocalMux                       0              2921  81927  RISE       1
I__658/O                       LocalMux                     330              3251  81927  RISE       1
I__669/I                       InMux                          0              3251  81927  RISE       1
I__669/O                       InMux                        259              3510  81927  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/in3  LogicCell40_SEQ_MODE_1000      0              3510  81927  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : hIndex_2_LC_11_6_4/in3
Capture Clock    : hIndex_2_LC_11_6_4/clk
Setup Constraint : 83330p
Path slack       : 81928p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__657/I                  LocalMux                       0              2921  81927  RISE       1
I__657/O                  LocalMux                     330              3251  81927  RISE       1
I__668/I                  InMux                          0              3251  81927  RISE       1
I__668/O                  InMux                        259              3510  81927  RISE       1
hIndex_2_LC_11_6_4/in3    LogicCell40_SEQ_MODE_1000      0              3510  81927  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_7_i_0_LC_12_7_1/in3
Capture Clock    : p_hLED_cl_7_i_0_LC_12_7_1/clk
Setup Constraint : 83330p
Path slack       : 81928p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78813  RISE      21
I__658/I                       LocalMux                       0              2921  81927  RISE       1
I__658/O                       LocalMux                     330              3251  81927  RISE       1
I__670/I                       InMux                          0              3251  81927  RISE       1
I__670/O                       InMux                        259              3510  81927  RISE       1
p_hLED_cl_7_i_0_LC_12_7_1/in3  LogicCell40_SEQ_MODE_1000      0              3510  81927  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_7_i_0_LC_12_7_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_1_i_0_LC_12_7_4/in3
Capture Clock    : p_hLED_cl_1_i_0_LC_12_7_4/clk
Setup Constraint : 83330p
Path slack       : 81928p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__758/I                       LocalMux                       0              2921  81731  RISE       1
I__758/O                       LocalMux                     330              3251  81731  RISE       1
I__766/I                       InMux                          0              3251  81927  RISE       1
I__766/O                       InMux                        259              3510  81927  RISE       1
p_hLED_cl_1_i_0_LC_12_7_4/in3  LogicCell40_SEQ_MODE_1000      0              3510  81927  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_1_i_0_LC_12_7_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_14_i_0_LC_12_7_6/in3
Capture Clock    : p_hLED_cl_14_i_0_LC_12_7_6/clk
Setup Constraint : 83330p
Path slack       : 81928p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__758/I                        LocalMux                       0              2921  81731  RISE       1
I__758/O                        LocalMux                     330              3251  81731  RISE       1
I__767/I                        InMux                          0              3251  81927  RISE       1
I__767/O                        InMux                        259              3510  81927  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/in3  LogicCell40_SEQ_MODE_1000      0              3510  81927  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_i_0_LC_12_7_2/in3
Capture Clock    : p_hLED_cl_i_0_LC_12_7_2/clk
Setup Constraint : 83330p
Path slack       : 81928p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__758/I                     LocalMux                       0              2921  81731  RISE       1
I__758/O                     LocalMux                     330              3251  81731  RISE       1
I__768/I                     InMux                          0              3251  81927  RISE       1
I__768/O                     InMux                        259              3510  81927  RISE       1
p_hLED_cl_i_0_LC_12_7_2/in3  LogicCell40_SEQ_MODE_1000      0              3510  81927  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_i_0_LC_12_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : hIndex_0_LC_11_6_1/in3
Capture Clock    : hIndex_0_LC_11_6_1/clk
Setup Constraint : 83330p
Path slack       : 81928p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__759/I                  LocalMux                       0              2921  81731  RISE       1
I__759/O                  LocalMux                     330              3251  81731  RISE       1
I__771/I                  InMux                          0              3251  81927  RISE       1
I__771/O                  InMux                        259              3510  81927  RISE       1
hIndex_0_LC_11_6_1/in3    LogicCell40_SEQ_MODE_1000      0              3510  81927  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : hIndex_3_LC_11_6_3/in3
Capture Clock    : hIndex_3_LC_11_6_3/clk
Setup Constraint : 83330p
Path slack       : 81928p

Capture Clock Arrival Time (clk12:R#2)   83330
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           85438

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79452  RISE      21
I__759/I                  LocalMux                       0              2921  81731  RISE       1
I__759/O                  LocalMux                     330              3251  81731  RISE       1
I__772/I                  InMux                          0              3251  81927  RISE       1
I__772/O                  InMux                        259              3510  81927  RISE       1
hIndex_3_LC_11_6_3/in3    LogicCell40_SEQ_MODE_1000      0              3510  81927  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_13_i_0_LC_12_9_7/lcout
Path End         : p_hLED[10]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_13_i_0_LC_12_9_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__623/I                              LocalMux                       0              2921   +INF  RISE       1
I__623/O                              LocalMux                     330              3251   +INF  RISE       1
I__624/I                              InMux                          0              3251   +INF  RISE       1
I__624/O                              InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_10_LC_12_10_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_10_LC_12_10_4/lcout  LogicCell40_SEQ_MODE_0000    386              3896   +INF  FALL       1
I__619/I                              Odrv4                          0              3896   +INF  FALL       1
I__619/O                              Odrv4                        372              4268   +INF  FALL       1
I__620/I                              Span4Mux_s0_h                  0              4268   +INF  FALL       1
I__620/O                              Span4Mux_s0_h                140              4408   +INF  FALL       1
I__621/I                              LocalMux                       0              4408   +INF  FALL       1
I__621/O                              LocalMux                     309              4717   +INF  FALL       1
I__622/I                              IoInMux                        0              4717   +INF  FALL       1
I__622/O                              IoInMux                      217              4934   +INF  FALL       1
p_hLED_obuft_10_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4934   +INF  FALL       1
p_hLED_obuft_10_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5145   +INF  FALL       1
p_hLED_obuft_10_iopad/OE              IO_PAD                         0              5145   +INF  FALL       1
p_hLED_obuft_10_iopad/PACKAGEPIN:out  IO_PAD                      2088              7233   +INF  FALL       1
p_hLED[10]                            top                            0              7233   +INF  FALL       1


++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_5_i_0_LC_12_9_6/lcout
Path End         : p_hLED[13]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           7113
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_5_i_0_LC_12_9_6/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__794/I                              Odrv12                         0              2921   +INF  RISE       1
I__794/O                              Odrv12                       491              3412   +INF  RISE       1
I__795/I                              LocalMux                       0              3412   +INF  RISE       1
I__795/O                              LocalMux                     330              3742   +INF  RISE       1
I__796/I                              InMux                          0              3742   +INF  RISE       1
I__796/O                              InMux                        259              4001   +INF  RISE       1
p_hLED_obuft_RNO_13_LC_12_15_0/in3    LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
p_hLED_obuft_RNO_13_LC_12_15_0/lcout  LogicCell40_SEQ_MODE_0000    288              4289   +INF  FALL       1
I__792/I                              LocalMux                       0              4289   +INF  FALL       1
I__792/O                              LocalMux                     309              4598   +INF  FALL       1
I__793/I                              IoInMux                        0              4598   +INF  FALL       1
I__793/O                              IoInMux                      217              4815   +INF  FALL       1
p_hLED_obuft_13_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4815   +INF  FALL       1
p_hLED_obuft_13_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5025   +INF  FALL       1
p_hLED_obuft_13_iopad/OE              IO_PAD                         0              5025   +INF  FALL       1
p_hLED_obuft_13_iopad/PACKAGEPIN:out  IO_PAD                      2088              7113   +INF  FALL       1
p_hLED[13]                            top                            0              7113   +INF  FALL       1


++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_11_i_0_LC_12_9_4/lcout
Path End         : p_hLED[14]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_11_i_0_LC_12_9_4/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__807/I                              Odrv12                         0              2921   +INF  RISE       1
I__807/O                              Odrv12                       491              3412   +INF  RISE       1
I__808/I                              LocalMux                       0              3412   +INF  RISE       1
I__808/O                              LocalMux                     330              3742   +INF  RISE       1
I__809/I                              InMux                          0              3742   +INF  RISE       1
I__809/O                              InMux                        259              4001   +INF  RISE       1
p_hLED_obuft_RNO_14_LC_12_13_0/in3    LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
p_hLED_obuft_RNO_14_LC_12_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              4289   +INF  FALL       1
I__803/I                              Odrv4                          0              4289   +INF  FALL       1
I__803/O                              Odrv4                        372              4661   +INF  FALL       1
I__804/I                              Span4Mux_s0_h                  0              4661   +INF  FALL       1
I__804/O                              Span4Mux_s0_h                140              4801   +INF  FALL       1
I__805/I                              LocalMux                       0              4801   +INF  FALL       1
I__805/O                              LocalMux                     309              5110   +INF  FALL       1
I__806/I                              IoInMux                        0              5110   +INF  FALL       1
I__806/O                              IoInMux                      217              5327   +INF  FALL       1
p_hLED_obuft_14_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5327   +INF  FALL       1
p_hLED_obuft_14_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5537   +INF  FALL       1
p_hLED_obuft_14_iopad/OE              IO_PAD                         0              5537   +INF  FALL       1
p_hLED_obuft_14_iopad/PACKAGEPIN:out  IO_PAD                      2088              7625   +INF  FALL       1
p_hLED[14]                            top                            0              7625   +INF  FALL       1


++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_3_i_0_LC_12_9_3/lcout
Path End         : p_hLED[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6622
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_3_i_0_LC_12_9_3/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__786/I                             LocalMux                       0              2921   +INF  RISE       1
I__786/O                             LocalMux                     330              3251   +INF  RISE       1
I__787/I                             InMux                          0              3251   +INF  RISE       1
I__787/O                             InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_1_LC_12_8_4/in3     LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_1_LC_12_8_4/lcout   LogicCell40_SEQ_MODE_0000    288              3798   +INF  FALL       1
I__567/I                             LocalMux                       0              3798   +INF  FALL       1
I__567/O                             LocalMux                     309              4107   +INF  FALL       1
I__568/I                             IoInMux                        0              4107   +INF  FALL       1
I__568/O                             IoInMux                      217              4324   +INF  FALL       1
p_hLED_obuft_1_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4324   +INF  FALL       1
p_hLED_obuft_1_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              4534   +INF  FALL       1
p_hLED_obuft_1_iopad/OE              IO_PAD                         0              4534   +INF  FALL       1
p_hLED_obuft_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              6622   +INF  FALL       1
p_hLED[1]                            top                            0              6622   +INF  FALL       1


++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_9_i_0_LC_12_9_1/lcout
Path End         : p_hLED[12]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8144
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_9_i_0_LC_12_9_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__821/I                              Odrv12                         0              2921   +INF  RISE       1
I__821/O                              Odrv12                       491              3412   +INF  RISE       1
I__822/I                              LocalMux                       0              3412   +INF  RISE       1
I__822/O                              LocalMux                     330              3742   +INF  RISE       1
I__823/I                              InMux                          0              3742   +INF  RISE       1
I__823/O                              InMux                        259              4001   +INF  RISE       1
p_hLED_obuft_RNO_12_LC_12_11_1/in3    LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
p_hLED_obuft_RNO_12_LC_12_11_1/lcout  LogicCell40_SEQ_MODE_0000    288              4289   +INF  FALL       1
I__816/I                              Odrv4                          0              4289   +INF  FALL       1
I__816/O                              Odrv4                        372              4661   +INF  FALL       1
I__817/I                              Span4Mux_s3_v                  0              4661   +INF  FALL       1
I__817/O                              Span4Mux_s3_v                337              4997   +INF  FALL       1
I__818/I                              IoSpan4Mux                     0              4997   +INF  FALL       1
I__818/O                              IoSpan4Mux                   323              5320   +INF  FALL       1
I__819/I                              LocalMux                       0              5320   +INF  FALL       1
I__819/O                              LocalMux                     309              5629   +INF  FALL       1
I__820/I                              IoInMux                        0              5629   +INF  FALL       1
I__820/O                              IoInMux                      217              5846   +INF  FALL       1
p_hLED_obuft_12_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5846   +INF  FALL       1
p_hLED_obuft_12_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              6056   +INF  FALL       1
p_hLED_obuft_12_iopad/OE              IO_PAD                         0              6056   +INF  FALL       1
p_hLED_obuft_12_iopad/PACKAGEPIN:out  IO_PAD                      2088              8144   +INF  FALL       1
p_hLED[12]                            top                            0              8144   +INF  FALL       1


++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_10_i_0_LC_12_9_0/lcout
Path End         : p_hLED[11]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           7632
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_10_i_0_LC_12_9_0/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__829/I                              LocalMux                       0              2921   +INF  RISE       1
I__829/O                              LocalMux                     330              3251   +INF  RISE       1
I__830/I                              InMux                          0              3251   +INF  RISE       1
I__830/O                              InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_11_LC_12_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_11_LC_12_10_7/lcout  LogicCell40_SEQ_MODE_0000    386              3896   +INF  FALL       1
I__824/I                              Odrv4                          0              3896   +INF  FALL       1
I__824/O                              Odrv4                        372              4268   +INF  FALL       1
I__825/I                              Span4Mux_v                     0              4268   +INF  FALL       1
I__825/O                              Span4Mux_v                   372              4640   +INF  FALL       1
I__826/I                              Span4Mux_s1_h                  0              4640   +INF  FALL       1
I__826/O                              Span4Mux_s1_h                168              4808   +INF  FALL       1
I__827/I                              LocalMux                       0              4808   +INF  FALL       1
I__827/O                              LocalMux                     309              5117   +INF  FALL       1
I__828/I                              IoInMux                        0              5117   +INF  FALL       1
I__828/O                              IoInMux                      217              5334   +INF  FALL       1
p_hLED_obuft_11_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5334   +INF  FALL       1
p_hLED_obuft_11_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5544   +INF  FALL       1
p_hLED_obuft_11_iopad/OE              IO_PAD                         0              5544   +INF  FALL       1
p_hLED_obuft_11_iopad/PACKAGEPIN:out  IO_PAD                      2088              7632   +INF  FALL       1
p_hLED[11]                            top                            0              7632   +INF  FALL       1


++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_14_i_0_LC_12_7_6/lcout
Path End         : p_hLED[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6721
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_14_i_0_LC_12_7_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__575/I                             LocalMux                       0              2921   +INF  RISE       1
I__575/O                             LocalMux                     330              3251   +INF  RISE       1
I__576/I                             InMux                          0              3251   +INF  RISE       1
I__576/O                             InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_0_LC_12_8_0/in0     LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_0_LC_12_8_0/lcout   LogicCell40_SEQ_MODE_0000    386              3896   +INF  FALL       1
I__573/I                             LocalMux                       0              3896   +INF  FALL       1
I__573/O                             LocalMux                     309              4205   +INF  FALL       1
I__574/I                             IoInMux                        0              4205   +INF  FALL       1
I__574/O                             IoInMux                      217              4422   +INF  FALL       1
p_hLED_obuft_0_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4422   +INF  FALL       1
p_hLED_obuft_0_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              4633   +INF  FALL       1
p_hLED_obuft_0_iopad/OE              IO_PAD                         0              4633   +INF  FALL       1
p_hLED_obuft_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              6721   +INF  FALL       1
p_hLED[0]                            top                            0              6721   +INF  FALL       1


++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_1_i_0_LC_12_7_4/lcout
Path End         : p_hLED[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7492
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_1_i_0_LC_12_7_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_1_i_0_LC_12_7_4/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__812/I                             Odrv12                         0              2921   +INF  RISE       1
I__812/O                             Odrv12                       491              3412   +INF  RISE       1
I__813/I                             Span12Mux_s9_v                 0              3412   +INF  RISE       1
I__813/O                             Span12Mux_s9_v               379              3791   +INF  RISE       1
I__814/I                             LocalMux                       0              3791   +INF  RISE       1
I__814/O                             LocalMux                     330              4121   +INF  RISE       1
I__815/I                             InMux                          0              4121   +INF  RISE       1
I__815/O                             InMux                        259              4380   +INF  RISE       1
p_hLED_obuft_RNO_7_LC_12_12_4/in3    LogicCell40_SEQ_MODE_0000      0              4380   +INF  RISE       1
p_hLED_obuft_RNO_7_LC_12_12_4/lcout  LogicCell40_SEQ_MODE_0000    288              4668   +INF  FALL       1
I__810/I                             LocalMux                       0              4668   +INF  FALL       1
I__810/O                             LocalMux                     309              4976   +INF  FALL       1
I__811/I                             IoInMux                        0              4976   +INF  FALL       1
I__811/O                             IoInMux                      217              5194   +INF  FALL       1
p_hLED_obuft_7_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5194   +INF  FALL       1
p_hLED_obuft_7_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5404   +INF  FALL       1
p_hLED_obuft_7_iopad/OE              IO_PAD                         0              5404   +INF  FALL       1
p_hLED_obuft_7_iopad/PACKAGEPIN:out  IO_PAD                      2088              7492   +INF  FALL       1
p_hLED[7]                            top                            0              7492   +INF  FALL       1


++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_2_i_0_LC_12_7_3/lcout
Path End         : p_hLED[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6622
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_2_i_0_LC_12_7_3/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__790/I                             LocalMux                       0              2921   +INF  RISE       1
I__790/O                             LocalMux                     330              3251   +INF  RISE       1
I__791/I                             InMux                          0              3251   +INF  RISE       1
I__791/O                             InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_3_LC_12_8_7/in3     LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_3_LC_12_8_7/lcout   LogicCell40_SEQ_MODE_0000    288              3798   +INF  FALL       1
I__788/I                             LocalMux                       0              3798   +INF  FALL       1
I__788/O                             LocalMux                     309              4107   +INF  FALL       1
I__789/I                             IoInMux                        0              4107   +INF  FALL       1
I__789/O                             IoInMux                      217              4324   +INF  FALL       1
p_hLED_obuft_3_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4324   +INF  FALL       1
p_hLED_obuft_3_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              4534   +INF  FALL       1
p_hLED_obuft_3_iopad/OE              IO_PAD                         0              4534   +INF  FALL       1
p_hLED_obuft_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              6622   +INF  FALL       1
p_hLED[3]                            top                            0              6622   +INF  FALL       1


++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_i_0_LC_12_7_2/lcout
Path End         : p_hLED[8]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_i_0_LC_12_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_i_0_LC_12_7_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__582/I                             Odrv4                          0              2921   +INF  RISE       1
I__582/O                             Odrv4                        351              3272   +INF  RISE       1
I__583/I                             LocalMux                       0              3272   +INF  RISE       1
I__583/O                             LocalMux                     330              3602   +INF  RISE       1
I__584/I                             InMux                          0              3602   +INF  RISE       1
I__584/O                             InMux                        259              3861   +INF  RISE       1
p_hLED_obuft_RNO_8_LC_12_4_5/in0     LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
p_hLED_obuft_RNO_8_LC_12_4_5/lcout   LogicCell40_SEQ_MODE_0000    386              4247   +INF  FALL       1
I__544/I                             Odrv4                          0              4247   +INF  FALL       1
I__544/O                             Odrv4                        372              4619   +INF  FALL       1
I__545/I                             Span4Mux_s3_v                  0              4619   +INF  FALL       1
I__545/O                             Span4Mux_s3_v                337              4955   +INF  FALL       1
I__546/I                             LocalMux                       0              4955   +INF  FALL       1
I__546/O                             LocalMux                     309              5264   +INF  FALL       1
I__547/I                             IoInMux                        0              5264   +INF  FALL       1
I__547/O                             IoInMux                      217              5481   +INF  FALL       1
p_hLED_obuft_8_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5481   +INF  FALL       1
p_hLED_obuft_8_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5692   +INF  FALL       1
p_hLED_obuft_8_iopad/OE              IO_PAD                         0              5692   +INF  FALL       1
p_hLED_obuft_8_iopad/PACKAGEPIN:out  IO_PAD                      2088              7780   +INF  FALL       1
p_hLED[8]                            top                            0              7780   +INF  FALL       1


++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_7_i_0_LC_12_7_1/lcout
Path End         : p_hLED[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           7892
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_7_i_0_LC_12_7_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_7_i_0_LC_12_7_1/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__585/I                             Odrv4                          0              2921   +INF  RISE       1
I__585/O                             Odrv4                        351              3272   +INF  RISE       1
I__586/I                             Span4Mux_v                     0              3272   +INF  RISE       1
I__586/O                             Span4Mux_v                   351              3623   +INF  RISE       1
I__587/I                             LocalMux                       0              3623   +INF  RISE       1
I__587/O                             LocalMux                     330              3952   +INF  RISE       1
I__588/I                             InMux                          0              3952   +INF  RISE       1
I__588/O                             InMux                        259              4212   +INF  RISE       1
p_hLED_obuft_RNO_6_LC_11_2_1/in3     LogicCell40_SEQ_MODE_0000      0              4212   +INF  RISE       1
p_hLED_obuft_RNO_6_LC_11_2_1/lcout   LogicCell40_SEQ_MODE_0000    288              4499   +INF  FALL       1
I__464/I                             Odrv4                          0              4499   +INF  FALL       1
I__464/O                             Odrv4                        372              4871   +INF  FALL       1
I__465/I                             Span4Mux_s1_v                  0              4871   +INF  FALL       1
I__465/O                             Span4Mux_s1_v                196              5067   +INF  FALL       1
I__466/I                             LocalMux                       0              5067   +INF  FALL       1
I__466/O                             LocalMux                     309              5376   +INF  FALL       1
I__467/I                             IoInMux                        0              5376   +INF  FALL       1
I__467/O                             IoInMux                      217              5593   +INF  FALL       1
p_hLED_obuft_6_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5593   +INF  FALL       1
p_hLED_obuft_6_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5804   +INF  FALL       1
p_hLED_obuft_6_iopad/OE              IO_PAD                         0              5804   +INF  FALL       1
p_hLED_obuft_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              7892   +INF  FALL       1
p_hLED[6]                            top                            0              7892   +INF  FALL       1


++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_8_i_0_LC_11_9_7/lcout
Path End         : p_hLED[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6622
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_8_i_0_LC_11_9_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__617/I                             LocalMux                       0              2921   +INF  RISE       1
I__617/O                             LocalMux                     330              3251   +INF  RISE       1
I__618/I                             InMux                          0              3251   +INF  RISE       1
I__618/O                             InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_5_LC_12_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_5_LC_12_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3798   +INF  FALL       1
I__615/I                             LocalMux                       0              3798   +INF  FALL       1
I__615/O                             LocalMux                     309              4107   +INF  FALL       1
I__616/I                             IoInMux                        0              4107   +INF  FALL       1
I__616/O                             IoInMux                      217              4324   +INF  FALL       1
p_hLED_obuft_5_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4324   +INF  FALL       1
p_hLED_obuft_5_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              4534   +INF  FALL       1
p_hLED_obuft_5_iopad/OE              IO_PAD                         0              4534   +INF  FALL       1
p_hLED_obuft_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              6622   +INF  FALL       1
p_hLED[5]                            top                            0              6622   +INF  FALL       1


++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_12_i_0_LC_11_9_6/lcout
Path End         : p_hLED[9]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_12_i_0_LC_11_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__799/I                             Odrv4                          0              2921   +INF  RISE       1
I__799/O                             Odrv4                        351              3272   +INF  RISE       1
I__800/I                             Span4Mux_v                     0              3272   +INF  RISE       1
I__800/O                             Span4Mux_v                   351              3623   +INF  RISE       1
I__801/I                             LocalMux                       0              3623   +INF  RISE       1
I__801/O                             LocalMux                     330              3952   +INF  RISE       1
I__802/I                             InMux                          0              3952   +INF  RISE       1
I__802/O                             InMux                        259              4212   +INF  RISE       1
p_hLED_obuft_RNO_9_LC_12_13_5/in3    LogicCell40_SEQ_MODE_0000      0              4212   +INF  RISE       1
p_hLED_obuft_RNO_9_LC_12_13_5/lcout  LogicCell40_SEQ_MODE_0000    288              4499   +INF  FALL       1
I__797/I                             LocalMux                       0              4499   +INF  FALL       1
I__797/O                             LocalMux                     309              4808   +INF  FALL       1
I__798/I                             IoInMux                        0              4808   +INF  FALL       1
I__798/O                             IoInMux                      217              5025   +INF  FALL       1
p_hLED_obuft_9_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5025   +INF  FALL       1
p_hLED_obuft_9_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5236   +INF  FALL       1
p_hLED_obuft_9_iopad/OE              IO_PAD                         0              5236   +INF  FALL       1
p_hLED_obuft_9_iopad/PACKAGEPIN:out  IO_PAD                      2088              7324   +INF  FALL       1
p_hLED[9]                            top                            0              7324   +INF  FALL       1


++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_4_i_0_LC_11_9_2/lcout
Path End         : p_hLED[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6622
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_4_i_0_LC_11_9_2/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__571/I                             LocalMux                       0              2921   +INF  RISE       1
I__571/O                             LocalMux                     330              3251   +INF  RISE       1
I__572/I                             InMux                          0              3251   +INF  RISE       1
I__572/O                             InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_2_LC_12_8_2/in3     LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_2_LC_12_8_2/lcout   LogicCell40_SEQ_MODE_0000    288              3798   +INF  FALL       1
I__569/I                             LocalMux                       0              3798   +INF  FALL       1
I__569/O                             LocalMux                     309              4107   +INF  FALL       1
I__570/I                             IoInMux                        0              4107   +INF  FALL       1
I__570/O                             IoInMux                      217              4324   +INF  FALL       1
p_hLED_obuft_2_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4324   +INF  FALL       1
p_hLED_obuft_2_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              4534   +INF  FALL       1
p_hLED_obuft_2_iopad/OE              IO_PAD                         0              4534   +INF  FALL       1
p_hLED_obuft_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              6622   +INF  FALL       1
p_hLED[2]                            top                            0              6622   +INF  FALL       1


++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_6_i_0_LC_11_9_0/lcout
Path End         : p_hLED[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7583
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_6_i_0_LC_11_9_0/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__560/I                             LocalMux                       0              2921   +INF  RISE       1
I__560/O                             LocalMux                     330              3251   +INF  RISE       1
I__561/I                             InMux                          0              3251   +INF  RISE       1
I__561/O                             InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_4_LC_11_8_5/in0     LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_4_LC_11_8_5/lcout   LogicCell40_SEQ_MODE_0000    386              3896   +INF  FALL       1
I__562/I                             Odrv4                          0              3896   +INF  FALL       1
I__562/O                             Odrv4                        372              4268   +INF  FALL       1
I__563/I                             Span4Mux_s1_h                  0              4268   +INF  FALL       1
I__563/O                             Span4Mux_s1_h                168              4436   +INF  FALL       1
I__564/I                             IoSpan4Mux                     0              4436   +INF  FALL       1
I__564/O                             IoSpan4Mux                   323              4759   +INF  FALL       1
I__565/I                             LocalMux                       0              4759   +INF  FALL       1
I__565/O                             LocalMux                     309              5067   +INF  FALL       1
I__566/I                             IoInMux                        0              5067   +INF  FALL       1
I__566/O                             IoInMux                      217              5285   +INF  FALL       1
p_hLED_obuft_4_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5285   +INF  FALL       1
p_hLED_obuft_4_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5495   +INF  FALL       1
p_hLED_obuft_4_iopad/OE              IO_PAD                         0              5495   +INF  FALL       1
p_hLED_obuft_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              7583   +INF  FALL       1
p_hLED[4]                            top                            0              7583   +INF  FALL       1


++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_3_i_0_LC_9_5_6/lcout
Path End         : p_vLED[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_3_i_0_LC_9_5_6/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__441/I                             Odrv4                          0              2921   +INF  RISE       1
I__441/O                             Odrv4                        351              3272   +INF  RISE       1
I__442/I                             LocalMux                       0              3272   +INF  RISE       1
I__442/O                             LocalMux                     330              3602   +INF  RISE       1
I__443/I                             InMux                          0              3602   +INF  RISE       1
I__443/O                             InMux                        259              3861   +INF  RISE       1
p_vLED_obuft_RNO_1_LC_11_5_0/in3     LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
p_vLED_obuft_RNO_1_LC_11_5_0/lcout   LogicCell40_SEQ_MODE_0000    288              4149   +INF  FALL       1
I__437/I                             Odrv4                          0              4149   +INF  FALL       1
I__437/O                             Odrv4                        372              4520   +INF  FALL       1
I__438/I                             IoSpan4Mux                     0              4520   +INF  FALL       1
I__438/O                             IoSpan4Mux                   323              4843   +INF  FALL       1
I__439/I                             LocalMux                       0              4843   +INF  FALL       1
I__439/O                             LocalMux                     309              5152   +INF  FALL       1
I__440/I                             IoInMux                        0              5152   +INF  FALL       1
I__440/O                             IoInMux                      217              5369   +INF  FALL       1
p_vLED_obuft_1_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5369   +INF  FALL       1
p_vLED_obuft_1_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5579   +INF  FALL       1
p_vLED_obuft_1_iopad/OE              IO_PAD                         0              5579   +INF  FALL       1
p_vLED_obuft_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              7667   +INF  FALL       1
p_vLED[1]                            top                            0              7667   +INF  FALL       1


++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_5_i_0_LC_9_5_4/lcout
Path End         : p_vLED[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           8243
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_5_i_0_LC_9_5_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__541/I                             Odrv12                         0              2921   +INF  RISE       1
I__541/O                             Odrv12                       491              3412   +INF  RISE       1
I__542/I                             LocalMux                       0              3412   +INF  RISE       1
I__542/O                             LocalMux                     330              3742   +INF  RISE       1
I__543/I                             InMux                          0              3742   +INF  RISE       1
I__543/O                             InMux                        259              4001   +INF  RISE       1
p_vLED_obuft_RNO_0_LC_12_5_3/in3     LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
p_vLED_obuft_RNO_0_LC_12_5_3/lcout   LogicCell40_SEQ_MODE_0000    288              4289   +INF  FALL       1
I__536/I                             Odrv12                         0              4289   +INF  FALL       1
I__536/O                             Odrv12                       540              4829   +INF  FALL       1
I__537/I                             Sp12to4                        0              4829   +INF  FALL       1
I__537/O                             Sp12to4                      449              5278   +INF  FALL       1
I__538/I                             Span4Mux_s0_h                  0              5278   +INF  FALL       1
I__538/O                             Span4Mux_s0_h                140              5418   +INF  FALL       1
I__539/I                             LocalMux                       0              5418   +INF  FALL       1
I__539/O                             LocalMux                     309              5727   +INF  FALL       1
I__540/I                             IoInMux                        0              5727   +INF  FALL       1
I__540/O                             IoInMux                      217              5944   +INF  FALL       1
p_vLED_obuft_0_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5944   +INF  FALL       1
p_vLED_obuft_0_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              6155   +INF  FALL       1
p_vLED_obuft_0_iopad/OE              IO_PAD                         0              6155   +INF  FALL       1
p_vLED_obuft_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              8243   +INF  FALL       1
p_vLED[0]                            top                            0              8243   +INF  FALL       1


++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_9_i_0_LC_9_5_3/lcout
Path End         : p_vLED[9]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_9_i_0_LC_9_5_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_9_i_0_LC_9_5_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__317/I                             Odrv12                         0              2921   +INF  RISE       1
I__317/O                             Odrv12                       491              3412   +INF  RISE       1
I__318/I                             LocalMux                       0              3412   +INF  RISE       1
I__318/O                             LocalMux                     330              3742   +INF  RISE       1
I__319/I                             InMux                          0              3742   +INF  RISE       1
I__319/O                             InMux                        259              4001   +INF  RISE       1
p_vLED_obuft_RNO_9_LC_9_1_2/in3      LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
p_vLED_obuft_RNO_9_LC_9_1_2/lcout    LogicCell40_SEQ_MODE_0000    288              4289   +INF  FALL       1
I__215/I                             Odrv12                         0              4289   +INF  FALL       1
I__215/O                             Odrv12                       540              4829   +INF  FALL       1
I__216/I                             LocalMux                       0              4829   +INF  FALL       1
I__216/O                             LocalMux                     309              5138   +INF  FALL       1
I__217/I                             IoInMux                        0              5138   +INF  FALL       1
I__217/O                             IoInMux                      217              5355   +INF  FALL       1
p_vLED_obuft_9_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5355   +INF  FALL       1
p_vLED_obuft_9_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5565   +INF  FALL       1
p_vLED_obuft_9_iopad/OE              IO_PAD                         0              5565   +INF  FALL       1
p_vLED_obuft_9_iopad/PACKAGEPIN:out  IO_PAD                      2088              7653   +INF  FALL       1
p_vLED[9]                            top                            0              7653   +INF  FALL       1


++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_1_i_0_LC_9_5_1/lcout
Path End         : p_vLED[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           7864
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_1_i_0_LC_9_5_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__531/I                             Odrv4                          0              2921   +INF  RISE       1
I__531/O                             Odrv4                        351              3272   +INF  RISE       1
I__532/I                             Span4Mux_v                     0              3272   +INF  RISE       1
I__532/O                             Span4Mux_v                   351              3623   +INF  RISE       1
I__533/I                             LocalMux                       0              3623   +INF  RISE       1
I__533/O                             LocalMux                     330              3952   +INF  RISE       1
I__534/I                             InMux                          0              3952   +INF  RISE       1
I__534/O                             InMux                        259              4212   +INF  RISE       1
p_vLED_obuft_RNO_2_LC_11_6_5/in3     LogicCell40_SEQ_MODE_0000      0              4212   +INF  RISE       1
p_vLED_obuft_RNO_2_LC_11_6_5/lcout   LogicCell40_SEQ_MODE_0000    288              4499   +INF  FALL       1
I__528/I                             Odrv12                         0              4499   +INF  FALL       1
I__528/O                             Odrv12                       540              5039   +INF  FALL       1
I__529/I                             LocalMux                       0              5039   +INF  FALL       1
I__529/O                             LocalMux                     309              5348   +INF  FALL       1
I__530/I                             IoInMux                        0              5348   +INF  FALL       1
I__530/O                             IoInMux                      217              5565   +INF  FALL       1
p_vLED_obuft_2_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5565   +INF  FALL       1
p_vLED_obuft_2_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5776   +INF  FALL       1
p_vLED_obuft_2_iopad/OE              IO_PAD                         0              5776   +INF  FALL       1
p_vLED_obuft_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              7864   +INF  FALL       1
p_vLED[2]                            top                            0              7864   +INF  FALL       1


++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_6_i_0_LC_9_4_7/lcout
Path End         : p_vLED[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_6_i_0_LC_9_4_7/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__453/I                             Odrv4                          0              2921   +INF  RISE       1
I__453/O                             Odrv4                        351              3272   +INF  RISE       1
I__454/I                             LocalMux                       0              3272   +INF  RISE       1
I__454/O                             LocalMux                     330              3602   +INF  RISE       1
I__455/I                             InMux                          0              3602   +INF  RISE       1
I__455/O                             InMux                        259              3861   +INF  RISE       1
p_vLED_obuft_RNO_4_LC_11_4_3/in3     LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
p_vLED_obuft_RNO_4_LC_11_4_3/lcout   LogicCell40_SEQ_MODE_0000    288              4149   +INF  FALL       1
I__450/I                             Odrv4                          0              4149   +INF  FALL       1
I__450/O                             Odrv4                        372              4520   +INF  FALL       1
I__451/I                             LocalMux                       0              4520   +INF  FALL       1
I__451/O                             LocalMux                     309              4829   +INF  FALL       1
I__452/I                             IoInMux                        0              4829   +INF  FALL       1
I__452/O                             IoInMux                      217              5046   +INF  FALL       1
p_vLED_obuft_4_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5046   +INF  FALL       1
p_vLED_obuft_4_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5257   +INF  FALL       1
p_vLED_obuft_4_iopad/OE              IO_PAD                         0              5257   +INF  FALL       1
p_vLED_obuft_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              7345   +INF  FALL       1
p_vLED[4]                            top                            0              7345   +INF  FALL       1


++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_8_i_0_LC_9_4_6/lcout
Path End         : p_vLED[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_8_i_0_LC_9_4_6/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__447/I                             Odrv4                          0              2921   +INF  RISE       1
I__447/O                             Odrv4                        351              3272   +INF  RISE       1
I__448/I                             LocalMux                       0              3272   +INF  RISE       1
I__448/O                             LocalMux                     330              3602   +INF  RISE       1
I__449/I                             InMux                          0              3602   +INF  RISE       1
I__449/O                             InMux                        259              3861   +INF  RISE       1
p_vLED_obuft_RNO_3_LC_11_4_5/in0     LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
p_vLED_obuft_RNO_3_LC_11_4_5/lcout   LogicCell40_SEQ_MODE_0000    386              4247   +INF  FALL       1
I__444/I                             Odrv12                         0              4247   +INF  FALL       1
I__444/O                             Odrv12                       540              4787   +INF  FALL       1
I__445/I                             LocalMux                       0              4787   +INF  FALL       1
I__445/O                             LocalMux                     309              5096   +INF  FALL       1
I__446/I                             IoInMux                        0              5096   +INF  FALL       1
I__446/O                             IoInMux                      217              5313   +INF  FALL       1
p_vLED_obuft_3_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5313   +INF  FALL       1
p_vLED_obuft_3_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5523   +INF  FALL       1
p_vLED_obuft_3_iopad/OE              IO_PAD                         0              5523   +INF  FALL       1
p_vLED_obuft_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              7611   +INF  FALL       1
p_vLED[3]                            top                            0              7611   +INF  FALL       1


++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_2_i_0_LC_9_4_5/lcout
Path End         : p_vLED[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           7513
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_2_i_0_LC_9_4_5/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__320/I                             Odrv4                          0              2921   +INF  RISE       1
I__320/O                             Odrv4                        351              3272   +INF  RISE       1
I__321/I                             LocalMux                       0              3272   +INF  RISE       1
I__321/O                             LocalMux                     330              3602   +INF  RISE       1
I__322/I                             InMux                          0              3602   +INF  RISE       1
I__322/O                             InMux                        259              3861   +INF  RISE       1
p_vLED_obuft_RNO_7_LC_9_2_4/in3      LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
p_vLED_obuft_RNO_7_LC_9_2_4/lcout    LogicCell40_SEQ_MODE_0000    288              4149   +INF  FALL       1
I__212/I                             Odrv12                         0              4149   +INF  FALL       1
I__212/O                             Odrv12                       540              4689   +INF  FALL       1
I__213/I                             LocalMux                       0              4689   +INF  FALL       1
I__213/O                             LocalMux                     309              4997   +INF  FALL       1
I__214/I                             IoInMux                        0              4997   +INF  FALL       1
I__214/O                             IoInMux                      217              5215   +INF  FALL       1
p_vLED_obuft_7_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5215   +INF  FALL       1
p_vLED_obuft_7_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5425   +INF  FALL       1
p_vLED_obuft_7_iopad/OE              IO_PAD                         0              5425   +INF  FALL       1
p_vLED_obuft_7_iopad/PACKAGEPIN:out  IO_PAD                      2088              7513   +INF  FALL       1
p_vLED[7]                            top                            0              7513   +INF  FALL       1


++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_7_i_0_LC_9_4_4/lcout
Path End         : p_vLED[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7205
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_7_i_0_LC_9_4_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__550/I                             Odrv4                          0              2921   +INF  RISE       1
I__550/O                             Odrv4                        351              3272   +INF  RISE       1
I__551/I                             Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__551/O                             Span4Mux_s3_h                231              3503   +INF  RISE       1
I__552/I                             LocalMux                       0              3503   +INF  RISE       1
I__552/O                             LocalMux                     330              3833   +INF  RISE       1
I__553/I                             InMux                          0              3833   +INF  RISE       1
I__553/O                             InMux                        259              4093   +INF  RISE       1
p_vLED_obuft_RNO_5_LC_12_3_6/in3     LogicCell40_SEQ_MODE_0000      0              4093   +INF  RISE       1
p_vLED_obuft_RNO_5_LC_12_3_6/lcout   LogicCell40_SEQ_MODE_0000    288              4380   +INF  FALL       1
I__548/I                             LocalMux                       0              4380   +INF  FALL       1
I__548/O                             LocalMux                     309              4689   +INF  FALL       1
I__549/I                             IoInMux                        0              4689   +INF  FALL       1
I__549/O                             IoInMux                      217              4906   +INF  FALL       1
p_vLED_obuft_5_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4906   +INF  FALL       1
p_vLED_obuft_5_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5117   +INF  FALL       1
p_vLED_obuft_5_iopad/OE              IO_PAD                         0              5117   +INF  FALL       1
p_vLED_obuft_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              7205   +INF  FALL       1
p_vLED[5]                            top                            0              7205   +INF  FALL       1


++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_i_0_LC_9_4_2/lcout
Path End         : p_vLED[8]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           7927
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_i_0_LC_9_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_i_0_LC_9_4_2/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__460/I                             Odrv4                          0              2921   +INF  RISE       1
I__460/O                             Odrv4                        351              3272   +INF  RISE       1
I__461/I                             Span4Mux_s3_v                  0              3272   +INF  RISE       1
I__461/O                             Span4Mux_s3_v                316              3588   +INF  RISE       1
I__462/I                             LocalMux                       0              3588   +INF  RISE       1
I__462/O                             LocalMux                     330              3917   +INF  RISE       1
I__463/I                             InMux                          0              3917   +INF  RISE       1
I__463/O                             InMux                        259              4177   +INF  RISE       1
p_vLED_obuft_RNO_8_LC_11_2_7/in0     LogicCell40_SEQ_MODE_0000      0              4177   +INF  RISE       1
p_vLED_obuft_RNO_8_LC_11_2_7/lcout   LogicCell40_SEQ_MODE_0000    386              4563   +INF  FALL       1
I__456/I                             Odrv4                          0              4563   +INF  FALL       1
I__456/O                             Odrv4                        372              4934   +INF  FALL       1
I__457/I                             Span4Mux_s1_h                  0              4934   +INF  FALL       1
I__457/O                             Span4Mux_s1_h                168              5103   +INF  FALL       1
I__458/I                             LocalMux                       0              5103   +INF  FALL       1
I__458/O                             LocalMux                     309              5411   +INF  FALL       1
I__459/I                             IoInMux                        0              5411   +INF  FALL       1
I__459/O                             IoInMux                      217              5629   +INF  FALL       1
p_vLED_obuft_8_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5629   +INF  FALL       1
p_vLED_obuft_8_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5839   +INF  FALL       1
p_vLED_obuft_8_iopad/OE              IO_PAD                         0              5839   +INF  FALL       1
p_vLED_obuft_8_iopad/PACKAGEPIN:out  IO_PAD                      2088              7927   +INF  FALL       1
p_vLED[8]                            top                            0              7927   +INF  FALL       1


++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_4_i_0_LC_9_4_1/lcout
Path End         : p_vLED[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           7289
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_4_i_0_LC_9_4_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__556/I                             Odrv4                          0              2921   +INF  RISE       1
I__556/O                             Odrv4                        351              3272   +INF  RISE       1
I__557/I                             Span4Mux_s3_v                  0              3272   +INF  RISE       1
I__557/O                             Span4Mux_s3_v                316              3588   +INF  RISE       1
I__558/I                             LocalMux                       0              3588   +INF  RISE       1
I__558/O                             LocalMux                     330              3917   +INF  RISE       1
I__559/I                             InMux                          0              3917   +INF  RISE       1
I__559/O                             InMux                        259              4177   +INF  RISE       1
p_vLED_obuft_RNO_6_LC_12_2_3/in3     LogicCell40_SEQ_MODE_0000      0              4177   +INF  RISE       1
p_vLED_obuft_RNO_6_LC_12_2_3/lcout   LogicCell40_SEQ_MODE_0000    288              4464   +INF  FALL       1
I__554/I                             LocalMux                       0              4464   +INF  FALL       1
I__554/O                             LocalMux                     309              4773   +INF  FALL       1
I__555/I                             IoInMux                        0              4773   +INF  FALL       1
I__555/O                             IoInMux                      217              4990   +INF  FALL       1
p_vLED_obuft_6_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4990   +INF  FALL       1
p_vLED_obuft_6_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5201   +INF  FALL       1
p_vLED_obuft_6_iopad/OE              IO_PAD                         0              5201   +INF  FALL       1
p_vLED_obuft_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              7289   +INF  FALL       1
p_vLED[6]                            top                            0              7289   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : hIndex_1_LC_11_6_2/in1
Capture Clock    : hIndex_1_LC_11_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__730/I                  LocalMux                       0              2921   1066  FALL       1
I__730/O                  LocalMux                     309              3230   1066  FALL       1
I__737/I                  InMux                          0              3230   1066  FALL       1
I__737/O                  InMux                        217              3447   1066  FALL       1
hIndex_1_LC_11_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_7_i_0_LC_12_7_1/in0
Capture Clock    : p_hLED_cl_7_i_0_LC_12_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__758/I                       LocalMux                       0              2921   1066  FALL       1
I__758/O                       LocalMux                     309              3230   1066  FALL       1
I__764/I                       InMux                          0              3230   1066  FALL       1
I__764/O                       InMux                        217              3447   1066  FALL       1
p_hLED_cl_7_i_0_LC_12_7_1/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_7_i_0_LC_12_7_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : hIndex_1_LC_11_6_2/in2
Capture Clock    : hIndex_1_LC_11_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__693/I                  LocalMux                       0              2921   1066  FALL       1
I__693/O                  LocalMux                     309              3230   1066  FALL       1
I__701/I                  InMux                          0              3230   1066  FALL       1
I__701/O                  InMux                        217              3447   1066  FALL       1
I__717/I                  CascadeMux                     0              3447   1066  FALL       1
I__717/O                  CascadeMux                     0              3447   1066  FALL       1
hIndex_1_LC_11_6_2/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : hIndex_0_LC_11_6_1/in1
Capture Clock    : hIndex_0_LC_11_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__654/I                  LocalMux                       0              2921   1066  FALL       1
I__654/O                  LocalMux                     309              3230   1066  FALL       1
I__662/I                  InMux                          0              3230   1066  FALL       1
I__662/O                  InMux                        217              3447   1066  FALL       1
hIndex_0_LC_11_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_18_LC_9_9_2/lcout
Path End         : ctr_18_LC_9_9_2/in1
Capture Clock    : ctr_18_LC_9_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_18_LC_9_9_2/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_18_LC_9_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__469/I               LocalMux                       0              2921   1066  FALL       1
I__469/O               LocalMux                     309              3230   1066  FALL       1
I__471/I               InMux                          0              3230   1066  FALL       1
I__471/O               InMux                        217              3447   1066  FALL       1
ctr_18_LC_9_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_18_LC_9_9_2/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_17_LC_9_9_1/lcout
Path End         : ctr_17_LC_9_9_1/in1
Capture Clock    : ctr_17_LC_9_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_17_LC_9_9_1/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_17_LC_9_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__476/I               LocalMux                       0              2921   1066  FALL       1
I__476/O               LocalMux                     309              3230   1066  FALL       1
I__478/I               InMux                          0              3230   1066  FALL       1
I__478/O               InMux                        217              3447   1066  FALL       1
ctr_17_LC_9_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_17_LC_9_9_1/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_16_LC_9_9_0/lcout
Path End         : ctr_16_LC_9_9_0/in1
Capture Clock    : ctr_16_LC_9_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_16_LC_9_9_0/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_16_LC_9_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__483/I               LocalMux                       0              2921   1066  FALL       1
I__483/O               LocalMux                     309              3230   1066  FALL       1
I__485/I               InMux                          0              3230   1066  FALL       1
I__485/O               InMux                        217              3447   1066  FALL       1
ctr_16_LC_9_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_16_LC_9_9_0/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_15_LC_9_8_7/lcout
Path End         : ctr_15_LC_9_8_7/in1
Capture Clock    : ctr_15_LC_9_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_15_LC_9_8_7/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_15_LC_9_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__490/I               LocalMux                       0              2921   1066  FALL       1
I__490/O               LocalMux                     309              3230   1066  FALL       1
I__492/I               InMux                          0              3230   1066  FALL       1
I__492/O               InMux                        217              3447   1066  FALL       1
ctr_15_LC_9_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_15_LC_9_8_7/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_14_LC_9_8_6/lcout
Path End         : ctr_14_LC_9_8_6/in1
Capture Clock    : ctr_14_LC_9_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_14_LC_9_8_6/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_14_LC_9_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__395/I               LocalMux                       0              2921   1066  FALL       1
I__395/O               LocalMux                     309              3230   1066  FALL       1
I__397/I               InMux                          0              3230   1066  FALL       1
I__397/O               InMux                        217              3447   1066  FALL       1
ctr_14_LC_9_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_14_LC_9_8_6/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_13_LC_9_8_5/lcout
Path End         : ctr_13_LC_9_8_5/in1
Capture Clock    : ctr_13_LC_9_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_13_LC_9_8_5/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_13_LC_9_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__401/I               LocalMux                       0              2921   1066  FALL       1
I__401/O               LocalMux                     309              3230   1066  FALL       1
I__403/I               InMux                          0              3230   1066  FALL       1
I__403/O               InMux                        217              3447   1066  FALL       1
ctr_13_LC_9_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_13_LC_9_8_5/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_12_LC_9_8_4/lcout
Path End         : ctr_12_LC_9_8_4/in1
Capture Clock    : ctr_12_LC_9_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_12_LC_9_8_4/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_12_LC_9_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__406/I               LocalMux                       0              2921   1066  FALL       1
I__406/O               LocalMux                     309              3230   1066  FALL       1
I__408/I               InMux                          0              3230   1066  FALL       1
I__408/O               InMux                        217              3447   1066  FALL       1
ctr_12_LC_9_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_12_LC_9_8_4/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_11_LC_9_8_3/lcout
Path End         : ctr_11_LC_9_8_3/in1
Capture Clock    : ctr_11_LC_9_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_11_LC_9_8_3/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_11_LC_9_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__411/I               LocalMux                       0              2921   1066  FALL       1
I__411/O               LocalMux                     309              3230   1066  FALL       1
I__413/I               InMux                          0              3230   1066  FALL       1
I__413/O               InMux                        217              3447   1066  FALL       1
ctr_11_LC_9_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_11_LC_9_8_3/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_10_LC_9_8_2/lcout
Path End         : ctr_10_LC_9_8_2/in1
Capture Clock    : ctr_10_LC_9_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_10_LC_9_8_2/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_10_LC_9_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__416/I               LocalMux                       0              2921   1066  FALL       1
I__416/O               LocalMux                     309              3230   1066  FALL       1
I__418/I               InMux                          0              3230   1066  FALL       1
I__418/O               InMux                        217              3447   1066  FALL       1
ctr_10_LC_9_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_10_LC_9_8_2/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ctr_9_LC_9_8_1/in1
Capture Clock    : ctr_9_LC_9_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__421/I              LocalMux                       0              2921   1066  FALL       1
I__421/O              LocalMux                     309              3230   1066  FALL       1
I__423/I              InMux                          0              3230   1066  FALL       1
I__423/O              InMux                        217              3447   1066  FALL       1
ctr_9_LC_9_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_8_LC_9_8_0/lcout
Path End         : ctr_8_LC_9_8_0/in1
Capture Clock    : ctr_8_LC_9_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_8_LC_9_8_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_8_LC_9_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__427/I              LocalMux                       0              2921   1066  FALL       1
I__427/O              LocalMux                     309              3230   1066  FALL       1
I__429/I              InMux                          0              3230   1066  FALL       1
I__429/O              InMux                        217              3447   1066  FALL       1
ctr_8_LC_9_8_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_8_LC_9_8_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_6_LC_9_7_6/lcout
Path End         : ctr_6_LC_9_7_6/in1
Capture Clock    : ctr_6_LC_9_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_6_LC_9_7_6/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_6_LC_9_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__325/I              LocalMux                       0              2921   1066  FALL       1
I__325/O              LocalMux                     309              3230   1066  FALL       1
I__327/I              InMux                          0              3230   1066  FALL       1
I__327/O              InMux                        217              3447   1066  FALL       1
ctr_6_LC_9_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_6_LC_9_7_6/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_5_LC_9_7_5/lcout
Path End         : ctr_5_LC_9_7_5/in1
Capture Clock    : ctr_5_LC_9_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_5_LC_9_7_5/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_5_LC_9_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__331/I              LocalMux                       0              2921   1066  FALL       1
I__331/O              LocalMux                     309              3230   1066  FALL       1
I__333/I              InMux                          0              3230   1066  FALL       1
I__333/O              InMux                        217              3447   1066  FALL       1
ctr_5_LC_9_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_5_LC_9_7_5/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_4_LC_9_7_4/lcout
Path End         : ctr_4_LC_9_7_4/in1
Capture Clock    : ctr_4_LC_9_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_4_LC_9_7_4/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_4_LC_9_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__336/I              LocalMux                       0              2921   1066  FALL       1
I__336/O              LocalMux                     309              3230   1066  FALL       1
I__338/I              InMux                          0              3230   1066  FALL       1
I__338/O              InMux                        217              3447   1066  FALL       1
ctr_4_LC_9_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_4_LC_9_7_4/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_3_LC_9_7_3/lcout
Path End         : ctr_3_LC_9_7_3/in1
Capture Clock    : ctr_3_LC_9_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_3_LC_9_7_3/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_3_LC_9_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__341/I              LocalMux                       0              2921   1066  FALL       1
I__341/O              LocalMux                     309              3230   1066  FALL       1
I__343/I              InMux                          0              3230   1066  FALL       1
I__343/O              InMux                        217              3447   1066  FALL       1
ctr_3_LC_9_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_3_LC_9_7_3/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_2_LC_9_7_2/lcout
Path End         : ctr_2_LC_9_7_2/in1
Capture Clock    : ctr_2_LC_9_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_2_LC_9_7_2/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_2_LC_9_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__346/I              LocalMux                       0              2921   1066  FALL       1
I__346/O              LocalMux                     309              3230   1066  FALL       1
I__348/I              InMux                          0              3230   1066  FALL       1
I__348/O              InMux                        217              3447   1066  FALL       1
ctr_2_LC_9_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_2_LC_9_7_2/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_1_LC_9_7_1/lcout
Path End         : ctr_1_LC_9_7_1/in1
Capture Clock    : ctr_1_LC_9_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_1_LC_9_7_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_1_LC_9_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__351/I              LocalMux                       0              2921   1066  FALL       1
I__351/O              LocalMux                     309              3230   1066  FALL       1
I__353/I              InMux                          0              3230   1066  FALL       1
I__353/O              InMux                        217              3447   1066  FALL       1
ctr_1_LC_9_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_1_LC_9_7_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : vIndex_0_LC_9_6_3/in0
Capture Clock    : vIndex_0_LC_9_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__361/I                 LocalMux                       0              2921   1066  FALL       1
I__361/O                 LocalMux                     309              3230   1066  FALL       1
I__366/I                 InMux                          0              3230   1066  FALL       1
I__366/O                 InMux                        217              3447   1066  FALL       1
vIndex_0_LC_9_6_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballYVel_0_LC_8_6_6/lcout
Path End         : ballYVel_0_LC_8_6_6/in0
Capture Clock    : ballYVel_0_LC_8_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
ballYVel_0_LC_8_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballYVel_0_LC_8_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__187/I                   LocalMux                       0              2921   1066  FALL       1
I__187/O                   LocalMux                     309              3230   1066  FALL       1
I__192/I                   InMux                          0              3230   1066  FALL       1
I__192/O                   InMux                        217              3447   1066  FALL       1
ballYVel_0_LC_8_6_6/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
ballYVel_0_LC_8_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : vIndex_3_LC_8_6_3/in0
Capture Clock    : vIndex_3_LC_8_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__248/I                 LocalMux                       0              2921   1066  FALL       1
I__248/O                 LocalMux                     309              3230   1066  FALL       1
I__253/I                 InMux                          0              3230   1066  FALL       1
I__253/O                 InMux                        217              3447   1066  FALL       1
vIndex_3_LC_8_6_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : vIndex_2_LC_8_6_2/in2
Capture Clock    : vIndex_2_LC_8_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__293/I                 LocalMux                       0              2921   1066  FALL       1
I__293/O                 LocalMux                     309              3230   1066  FALL       1
I__298/I                 InMux                          0              3230   1066  FALL       1
I__298/O                 InMux                        217              3447   1066  FALL       1
I__304/I                 CascadeMux                     0              3447   1066  FALL       1
I__304/O                 CascadeMux                     0              3447   1066  FALL       1
vIndex_2_LC_8_6_2/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : vIndex_1_LC_8_6_1/in1
Capture Clock    : vIndex_1_LC_8_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__271/I                 LocalMux                       0              2921   1066  FALL       1
I__271/O                 LocalMux                     309              3230   1066  FALL       1
I__276/I                 InMux                          0              3230   1066  FALL       1
I__276/O                 InMux                        217              3447   1066  FALL       1
vIndex_1_LC_8_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballXVel_0_LC_7_7_5/lcout
Path End         : ballXVel_0_LC_7_7_5/in1
Capture Clock    : ballXVel_0_LC_7_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballXVel_0_LC_7_7_5/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballXVel_0_LC_7_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__157/I                   LocalMux                       0              2921   1066  FALL       1
I__157/O                   LocalMux                     309              3230   1066  FALL       1
I__161/I                   InMux                          0              3230   1066  FALL       1
I__161/O                   InMux                        217              3447   1066  FALL       1
ballXVel_0_LC_7_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballXVel_0_LC_7_7_5/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_3_LC_7_7_3/lcout
Path End         : ballX_3_LC_7_7_3/in0
Capture Clock    : ballX_3_LC_7_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_3_LC_7_7_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_3_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__495/I                LocalMux                       0              2921   1066  FALL       1
I__495/O                LocalMux                     309              3230   1066  FALL       1
I__497/I                InMux                          0              3230   1066  FALL       1
I__497/O                InMux                        217              3447   1066  FALL       1
ballX_3_LC_7_7_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_3_LC_7_7_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_2_LC_7_7_2/lcout
Path End         : ballX_2_LC_7_7_2/in1
Capture Clock    : ballX_2_LC_7_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_2_LC_7_7_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_2_LC_7_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__514/I                LocalMux                       0              2921   1066  FALL       1
I__514/O                LocalMux                     309              3230   1066  FALL       1
I__517/I                InMux                          0              3230   1066  FALL       1
I__517/O                InMux                        217              3447   1066  FALL       1
ballX_2_LC_7_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_2_LC_7_7_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : ballX_1_LC_7_7_1/in1
Capture Clock    : ballX_1_LC_7_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__523/I                LocalMux                       0              2921   1066  FALL       1
I__523/O                LocalMux                     309              3230   1066  FALL       1
I__526/I                InMux                          0              3230   1066  FALL       1
I__526/O                InMux                        217              3447   1066  FALL       1
ballX_1_LC_7_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_0_LC_7_7_0/lcout
Path End         : ballX_0_LC_7_7_0/in1
Capture Clock    : ballX_0_LC_7_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_0_LC_7_7_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_0_LC_7_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__507/I                LocalMux                       0              2921   1066  FALL       1
I__507/O                LocalMux                     309              3230   1066  FALL       1
I__509/I                InMux                          0              3230   1066  FALL       1
I__509/O                InMux                        217              3447   1066  FALL       1
ballX_0_LC_7_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_0_LC_7_7_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_2_LC_7_6_2/lcout
Path End         : ballY_2_LC_7_6_2/in1
Capture Clock    : ballY_2_LC_7_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_2_LC_7_6_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_2_LC_7_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__181/I                LocalMux                       0              2921   1066  FALL       1
I__181/O                LocalMux                     309              3230   1066  FALL       1
I__184/I                InMux                          0              3230   1066  FALL       1
I__184/O                InMux                        217              3447   1066  FALL       1
ballY_2_LC_7_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_2_LC_7_6_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_1_LC_7_6_1/lcout
Path End         : ballY_1_LC_7_6_1/in1
Capture Clock    : ballY_1_LC_7_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_1_LC_7_6_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_1_LC_7_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__196/I                LocalMux                       0              2921   1066  FALL       1
I__196/O                LocalMux                     309              3230   1066  FALL       1
I__199/I                InMux                          0              3230   1066  FALL       1
I__199/O                InMux                        217              3447   1066  FALL       1
ballY_1_LC_7_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_1_LC_7_6_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_0_LC_7_6_0/lcout
Path End         : ballY_0_LC_7_6_0/in1
Capture Clock    : ballY_0_LC_7_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_0_LC_7_6_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_0_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__203/I                LocalMux                       0              2921   1066  FALL       1
I__203/O                LocalMux                     309              3230   1066  FALL       1
I__206/I                InMux                          0              3230   1066  FALL       1
I__206/O                InMux                        217              3447   1066  FALL       1
ballY_0_LC_7_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_0_LC_7_6_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballXVel_0_LC_7_7_5/lcout
Path End         : ballX_3_LC_7_7_3/in1
Capture Clock    : ballX_3_LC_7_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballXVel_0_LC_7_7_5/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballXVel_0_LC_7_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__157/I                   LocalMux                       0              2921   1066  FALL       1
I__157/O                   LocalMux                     309              3230   1066  FALL       1
I__162/I                   InMux                          0              3230   1066  FALL       1
I__162/O                   InMux                        217              3447   1066  FALL       1
ballX_3_LC_7_7_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_3_LC_7_7_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballYVel_0_LC_8_6_6/lcout
Path End         : ballY_3_LC_7_6_3/in0
Capture Clock    : ballY_3_LC_7_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
ballYVel_0_LC_8_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballYVel_0_LC_8_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__188/I                   LocalMux                       0              2921   1066  FALL       1
I__188/O                   LocalMux                     309              3230   1066  FALL       1
I__193/I                   InMux                          0              3230   1066  FALL       1
I__193/O                   InMux                        217              3447   1066  FALL       1
ballY_3_LC_7_6_3/in0       LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_1_i_0_LC_9_5_1/in2
Capture Clock    : p_vLED_cl_1_i_0_LC_9_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__249/I                      LocalMux                       0              2921   1066  FALL       1
I__249/O                      LocalMux                     309              3230   1066  FALL       1
I__254/I                      InMux                          0              3230   1066  FALL       1
I__254/O                      InMux                        217              3447   1066  FALL       1
I__259/I                      CascadeMux                     0              3447   1066  FALL       1
I__259/O                      CascadeMux                     0              3447   1066  FALL       1
p_vLED_cl_1_i_0_LC_9_5_1/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_3_i_0_LC_9_5_6/in3
Capture Clock    : p_vLED_cl_3_i_0_LC_9_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__249/I                      LocalMux                       0              2921   1066  FALL       1
I__249/O                      LocalMux                     309              3230   1066  FALL       1
I__255/I                      InMux                          0              3230   1066  FALL       1
I__255/O                      InMux                        217              3447   1066  FALL       1
p_vLED_cl_3_i_0_LC_9_5_6/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_5_i_0_LC_9_5_4/in3
Capture Clock    : p_vLED_cl_5_i_0_LC_9_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__249/I                      LocalMux                       0              2921   1066  FALL       1
I__249/O                      LocalMux                     309              3230   1066  FALL       1
I__256/I                      InMux                          0              3230   1066  FALL       1
I__256/O                      InMux                        217              3447   1066  FALL       1
p_vLED_cl_5_i_0_LC_9_5_4/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_1_i_0_LC_9_5_1/in1
Capture Clock    : p_vLED_cl_1_i_0_LC_9_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__273/I                      LocalMux                       0              2921   1066  FALL       1
I__273/O                      LocalMux                     309              3230   1066  FALL       1
I__278/I                      InMux                          0              3230   1066  FALL       1
I__278/O                      InMux                        217              3447   1066  FALL       1
p_vLED_cl_1_i_0_LC_9_5_1/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_3_i_0_LC_9_5_6/in2
Capture Clock    : p_vLED_cl_3_i_0_LC_9_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__273/I                      LocalMux                       0              2921   1066  FALL       1
I__273/O                      LocalMux                     309              3230   1066  FALL       1
I__279/I                      InMux                          0              3230   1066  FALL       1
I__279/O                      InMux                        217              3447   1066  FALL       1
I__287/I                      CascadeMux                     0              3447   1066  FALL       1
I__287/O                      CascadeMux                     0              3447   1066  FALL       1
p_vLED_cl_3_i_0_LC_9_5_6/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_5_i_0_LC_9_5_4/in2
Capture Clock    : p_vLED_cl_5_i_0_LC_9_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__273/I                      LocalMux                       0              2921   1066  FALL       1
I__273/O                      LocalMux                     309              3230   1066  FALL       1
I__280/I                      InMux                          0              3230   1066  FALL       1
I__280/O                      InMux                        217              3447   1066  FALL       1
I__288/I                      CascadeMux                     0              3447   1066  FALL       1
I__288/O                      CascadeMux                     0              3447   1066  FALL       1
p_vLED_cl_5_i_0_LC_9_5_4/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_1_i_0_LC_9_5_1/in0
Capture Clock    : p_vLED_cl_1_i_0_LC_9_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__294/I                      LocalMux                       0              2921   1066  FALL       1
I__294/O                      LocalMux                     309              3230   1066  FALL       1
I__299/I                      InMux                          0              3230   1066  FALL       1
I__299/O                      InMux                        217              3447   1066  FALL       1
p_vLED_cl_1_i_0_LC_9_5_1/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_3_i_0_LC_9_5_6/in1
Capture Clock    : p_vLED_cl_3_i_0_LC_9_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__294/I                      LocalMux                       0              2921   1066  FALL       1
I__294/O                      LocalMux                     309              3230   1066  FALL       1
I__300/I                      InMux                          0              3230   1066  FALL       1
I__300/O                      InMux                        217              3447   1066  FALL       1
p_vLED_cl_3_i_0_LC_9_5_6/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_5_i_0_LC_9_5_4/in1
Capture Clock    : p_vLED_cl_5_i_0_LC_9_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__294/I                      LocalMux                       0              2921   1066  FALL       1
I__294/O                      LocalMux                     309              3230   1066  FALL       1
I__301/I                      InMux                          0              3230   1066  FALL       1
I__301/O                      InMux                        217              3447   1066  FALL       1
p_vLED_cl_5_i_0_LC_9_5_4/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_1_i_0_LC_9_5_1/in3
Capture Clock    : p_vLED_cl_1_i_0_LC_9_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__363/I                      LocalMux                       0              2921   1066  FALL       1
I__363/O                      LocalMux                     309              3230   1066  FALL       1
I__368/I                      InMux                          0              3230   1066  FALL       1
I__368/O                      InMux                        217              3447   1066  FALL       1
p_vLED_cl_1_i_0_LC_9_5_1/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_3_i_0_LC_9_5_6/in0
Capture Clock    : p_vLED_cl_3_i_0_LC_9_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__363/I                      LocalMux                       0              2921   1066  FALL       1
I__363/O                      LocalMux                     309              3230   1066  FALL       1
I__369/I                      InMux                          0              3230   1066  FALL       1
I__369/O                      InMux                        217              3447   1066  FALL       1
p_vLED_cl_3_i_0_LC_9_5_6/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_5_i_0_LC_9_5_4/in0
Capture Clock    : p_vLED_cl_5_i_0_LC_9_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__363/I                      LocalMux                       0              2921   1066  FALL       1
I__363/O                      LocalMux                     309              3230   1066  FALL       1
I__370/I                      InMux                          0              3230   1066  FALL       1
I__370/O                      InMux                        217              3447   1066  FALL       1
p_vLED_cl_5_i_0_LC_9_5_4/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_3_LC_7_7_3/lcout
Path End         : ballXVel_0_LC_7_7_5/in0
Capture Clock    : ballXVel_0_LC_7_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_3_LC_7_7_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_3_LC_7_7_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__495/I                 LocalMux                       0              2921   1066  FALL       1
I__495/O                 LocalMux                     309              3230   1066  FALL       1
I__498/I                 InMux                          0              3230   1066  FALL       1
I__498/O                 InMux                        217              3447   1066  FALL       1
ballXVel_0_LC_7_7_5/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballXVel_0_LC_7_7_5/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : hIndex_3_LC_11_6_3/in0
Capture Clock    : hIndex_3_LC_11_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__655/I                  LocalMux                       0              2921   1066  FALL       1
I__655/O                  LocalMux                     309              3230   1066  FALL       1
I__663/I                  InMux                          0              3230   1066  FALL       1
I__663/O                  InMux                        217              3447   1066  FALL       1
hIndex_3_LC_11_6_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_14_i_0_LC_12_7_6/in1
Capture Clock    : p_hLED_cl_14_i_0_LC_12_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__656/I                        LocalMux                       0              2921   1066  FALL       1
I__656/O                        LocalMux                     309              3230   1066  FALL       1
I__664/I                        InMux                          0              3230   1066  FALL       1
I__664/O                        InMux                        217              3447   1066  FALL       1
p_hLED_cl_14_i_0_LC_12_7_6/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : hIndex_1_LC_11_6_2/in3
Capture Clock    : hIndex_1_LC_11_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__657/I                  LocalMux                       0              2921   1066  FALL       1
I__657/O                  LocalMux                     309              3230   1066  FALL       1
I__667/I                  InMux                          0              3230   1066  FALL       1
I__667/O                  InMux                        217              3447   1066  FALL       1
hIndex_1_LC_11_6_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_2_i_0_LC_12_7_3/in3
Capture Clock    : p_hLED_cl_2_i_0_LC_12_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__658/I                       LocalMux                       0              2921   1066  FALL       1
I__658/O                       LocalMux                     309              3230   1066  FALL       1
I__669/I                       InMux                          0              3230   1066  FALL       1
I__669/O                       InMux                        217              3447   1066  FALL       1
p_hLED_cl_2_i_0_LC_12_7_3/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_i_0_LC_12_7_2/in1
Capture Clock    : p_hLED_cl_i_0_LC_12_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__656/I                     LocalMux                       0              2921   1066  FALL       1
I__656/O                     LocalMux                     309              3230   1066  FALL       1
I__665/I                     InMux                          0              3230   1066  FALL       1
I__665/O                     InMux                        217              3447   1066  FALL       1
p_hLED_cl_i_0_LC_12_7_2/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_i_0_LC_12_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_1_i_0_LC_12_7_4/in1
Capture Clock    : p_hLED_cl_1_i_0_LC_12_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__656/I                       LocalMux                       0              2921   1066  FALL       1
I__656/O                       LocalMux                     309              3230   1066  FALL       1
I__666/I                       InMux                          0              3230   1066  FALL       1
I__666/O                       InMux                        217              3447   1066  FALL       1
p_hLED_cl_1_i_0_LC_12_7_4/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_1_i_0_LC_12_7_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : hIndex_2_LC_11_6_4/in3
Capture Clock    : hIndex_2_LC_11_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__657/I                  LocalMux                       0              2921   1066  FALL       1
I__657/O                  LocalMux                     309              3230   1066  FALL       1
I__668/I                  InMux                          0              3230   1066  FALL       1
I__668/O                  InMux                        217              3447   1066  FALL       1
hIndex_2_LC_11_6_4/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_7_i_0_LC_12_7_1/in3
Capture Clock    : p_hLED_cl_7_i_0_LC_12_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__658/I                       LocalMux                       0              2921   1066  FALL       1
I__658/O                       LocalMux                     309              3230   1066  FALL       1
I__670/I                       InMux                          0              3230   1066  FALL       1
I__670/O                       InMux                        217              3447   1066  FALL       1
p_hLED_cl_7_i_0_LC_12_7_1/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_7_i_0_LC_12_7_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_14_i_0_LC_12_7_6/in2
Capture Clock    : p_hLED_cl_14_i_0_LC_12_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__694/I                        LocalMux                       0              2921   1066  FALL       1
I__694/O                        LocalMux                     309              3230   1066  FALL       1
I__703/I                        InMux                          0              3230   1066  FALL       1
I__703/O                        InMux                        217              3447   1066  FALL       1
I__719/I                        CascadeMux                     0              3447   1066  FALL       1
I__719/O                        CascadeMux                     0              3447   1066  FALL       1
p_hLED_cl_14_i_0_LC_12_7_6/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_2_i_0_LC_12_7_3/in2
Capture Clock    : p_hLED_cl_2_i_0_LC_12_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__695/I                       LocalMux                       0              2921   1066  FALL       1
I__695/O                       LocalMux                     309              3230   1066  FALL       1
I__705/I                       InMux                          0              3230   1066  FALL       1
I__705/O                       InMux                        217              3447   1066  FALL       1
I__721/I                       CascadeMux                     0              3447   1066  FALL       1
I__721/O                       CascadeMux                     0              3447   1066  FALL       1
p_hLED_cl_2_i_0_LC_12_7_3/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : hIndex_2_LC_11_6_4/in2
Capture Clock    : hIndex_2_LC_11_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__693/I                  LocalMux                       0              2921   1066  FALL       1
I__693/O                  LocalMux                     309              3230   1066  FALL       1
I__702/I                  InMux                          0              3230   1066  FALL       1
I__702/O                  InMux                        217              3447   1066  FALL       1
I__718/I                  CascadeMux                     0              3447   1066  FALL       1
I__718/O                  CascadeMux                     0              3447   1066  FALL       1
hIndex_2_LC_11_6_4/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_i_0_LC_12_7_2/in2
Capture Clock    : p_hLED_cl_i_0_LC_12_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__694/I                     LocalMux                       0              2921   1066  FALL       1
I__694/O                     LocalMux                     309              3230   1066  FALL       1
I__704/I                     InMux                          0              3230   1066  FALL       1
I__704/O                     InMux                        217              3447   1066  FALL       1
I__720/I                     CascadeMux                     0              3447   1066  FALL       1
I__720/O                     CascadeMux                     0              3447   1066  FALL       1
p_hLED_cl_i_0_LC_12_7_2/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_i_0_LC_12_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_14_i_0_LC_12_7_6/in0
Capture Clock    : p_hLED_cl_14_i_0_LC_12_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__733/I                        LocalMux                       0              2921   1066  FALL       1
I__733/O                        LocalMux                     309              3230   1066  FALL       1
I__741/I                        InMux                          0              3230   1066  FALL       1
I__741/O                        InMux                        217              3447   1066  FALL       1
p_hLED_cl_14_i_0_LC_12_7_6/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : hIndex_2_LC_11_6_4/in1
Capture Clock    : hIndex_2_LC_11_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__730/I                  LocalMux                       0              2921   1066  FALL       1
I__730/O                  LocalMux                     309              3230   1066  FALL       1
I__738/I                  InMux                          0              3230   1066  FALL       1
I__738/O                  InMux                        217              3447   1066  FALL       1
hIndex_2_LC_11_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_i_0_LC_12_7_2/in0
Capture Clock    : p_hLED_cl_i_0_LC_12_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__733/I                     LocalMux                       0              2921   1066  FALL       1
I__733/O                     LocalMux                     309              3230   1066  FALL       1
I__742/I                     InMux                          0              3230   1066  FALL       1
I__742/O                     InMux                        217              3447   1066  FALL       1
p_hLED_cl_i_0_LC_12_7_2/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_i_0_LC_12_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_2_i_0_LC_12_7_3/in1
Capture Clock    : p_hLED_cl_2_i_0_LC_12_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__733/I                       LocalMux                       0              2921   1066  FALL       1
I__733/O                       LocalMux                     309              3230   1066  FALL       1
I__743/I                       InMux                          0              3230   1066  FALL       1
I__743/O                       InMux                        217              3447   1066  FALL       1
p_hLED_cl_2_i_0_LC_12_7_3/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : hIndex_1_LC_11_6_2/in0
Capture Clock    : hIndex_1_LC_11_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__759/I                  LocalMux                       0              2921   1066  FALL       1
I__759/O                  LocalMux                     309              3230   1066  FALL       1
I__769/I                  InMux                          0              3230   1066  FALL       1
I__769/O                  InMux                        217              3447   1066  FALL       1
hIndex_1_LC_11_6_2/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_2_i_0_LC_12_7_3/in0
Capture Clock    : p_hLED_cl_2_i_0_LC_12_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__758/I                       LocalMux                       0              2921   1066  FALL       1
I__758/O                       LocalMux                     309              3230   1066  FALL       1
I__765/I                       InMux                          0              3230   1066  FALL       1
I__765/O                       InMux                        217              3447   1066  FALL       1
p_hLED_cl_2_i_0_LC_12_7_3/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_1_i_0_LC_12_7_4/in3
Capture Clock    : p_hLED_cl_1_i_0_LC_12_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__758/I                       LocalMux                       0              2921   1066  FALL       1
I__758/O                       LocalMux                     309              3230   1066  FALL       1
I__766/I                       InMux                          0              3230   1066  FALL       1
I__766/O                       InMux                        217              3447   1066  FALL       1
p_hLED_cl_1_i_0_LC_12_7_4/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_1_i_0_LC_12_7_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_14_i_0_LC_12_7_6/in3
Capture Clock    : p_hLED_cl_14_i_0_LC_12_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__758/I                        LocalMux                       0              2921   1066  FALL       1
I__758/O                        LocalMux                     309              3230   1066  FALL       1
I__767/I                        InMux                          0              3230   1066  FALL       1
I__767/O                        InMux                        217              3447   1066  FALL       1
p_hLED_cl_14_i_0_LC_12_7_6/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_i_0_LC_12_7_2/in3
Capture Clock    : p_hLED_cl_i_0_LC_12_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__758/I                     LocalMux                       0              2921   1066  FALL       1
I__758/O                     LocalMux                     309              3230   1066  FALL       1
I__768/I                     InMux                          0              3230   1066  FALL       1
I__768/O                     InMux                        217              3447   1066  FALL       1
p_hLED_cl_i_0_LC_12_7_2/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_i_0_LC_12_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : hIndex_2_LC_11_6_4/in0
Capture Clock    : hIndex_2_LC_11_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__759/I                  LocalMux                       0              2921   1066  FALL       1
I__759/O                  LocalMux                     309              3230   1066  FALL       1
I__770/I                  InMux                          0              3230   1066  FALL       1
I__770/O                  InMux                        217              3447   1066  FALL       1
hIndex_2_LC_11_6_4/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : hIndex_0_LC_11_6_1/in3
Capture Clock    : hIndex_0_LC_11_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__759/I                  LocalMux                       0              2921   1066  FALL       1
I__759/O                  LocalMux                     309              3230   1066  FALL       1
I__771/I                  InMux                          0              3230   1066  FALL       1
I__771/O                  InMux                        217              3447   1066  FALL       1
hIndex_0_LC_11_6_1/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : hIndex_3_LC_11_6_3/in3
Capture Clock    : hIndex_3_LC_11_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__759/I                  LocalMux                       0              2921   1066  FALL       1
I__759/O                  LocalMux                     309              3230   1066  FALL       1
I__772/I                  InMux                          0              3230   1066  FALL       1
I__772/O                  InMux                        217              3447   1066  FALL       1
hIndex_3_LC_11_6_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballYVel_0_LC_8_6_6/lcout
Path End         : ballYVel_0_LC_8_6_6/in2
Capture Clock    : ballYVel_0_LC_8_6_6/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
ballYVel_0_LC_8_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballYVel_0_LC_8_6_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__187/I                         LocalMux                       0              2921   1066  FALL       1
I__187/O                         LocalMux                     309              3230   1066  FALL       1
I__191/I                         InMux                          0              3230   1333  FALL       1
I__191/O                         InMux                        217              3447   1333  FALL       1
ballYVel_RNO_0_0_LC_8_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
ballYVel_RNO_0_0_LC_8_6_5/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__194/I                         CascadeMux                     0              3714   1333  RISE       1
I__194/O                         CascadeMux                     0              3714   1333  RISE       1
ballYVel_0_LC_8_6_6/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
ballYVel_0_LC_8_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_0_LC_7_7_0/lcout
Path End         : ballXVel_0_LC_7_7_5/in2
Capture Clock    : ballXVel_0_LC_7_7_5/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_0_LC_7_7_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_0_LC_7_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__507/I                         LocalMux                       0              2921   1066  FALL       1
I__507/O                         LocalMux                     309              3230   1066  FALL       1
I__510/I                         InMux                          0              3230   1333  FALL       1
I__510/O                         InMux                        217              3447   1333  FALL       1
ballXVel_RNO_0_0_LC_7_7_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
ballXVel_RNO_0_0_LC_7_7_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__166/I                         CascadeMux                     0              3714   1333  RISE       1
I__166/O                         CascadeMux                     0              3714   1333  RISE       1
ballXVel_0_LC_7_7_5/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballXVel_0_LC_7_7_5/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : hIndex_0_LC_11_6_1/in2
Capture Clock    : hIndex_0_LC_11_6_1/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__730/I                          LocalMux                       0              2921   1066  FALL       1
I__730/O                          LocalMux                     309              3230   1066  FALL       1
I__736/I                          InMux                          0              3230   1333  FALL       1
I__736/O                          InMux                        217              3447   1333  FALL       1
hIndex_RNIJ9CI_1_LC_11_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
hIndex_RNIJ9CI_1_LC_11_6_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__535/I                          CascadeMux                     0              3714   1333  RISE       1
I__535/O                          CascadeMux                     0              3714   1333  RISE       1
hIndex_0_LC_11_6_1/in2            LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : vIndex_1_LC_8_6_1/in3
Capture Clock    : vIndex_1_LC_8_6_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__362/I                           LocalMux                       0              2921   1417  FALL       1
I__362/O                           LocalMux                     309              3230   1417  FALL       1
I__367/I                           InMux                          0              3230   1417  FALL       1
I__367/O                           InMux                        217              3447   1417  FALL       1
I__372/I                           CascadeMux                     0              3447   1417  FALL       1
I__372/O                           CascadeMux                     0              3447   1417  FALL       1
ballY_RNIIR6I_0_LC_8_6_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
ballY_RNIIR6I_0_LC_8_6_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__209/I                           InMux                          0              3581   1417  FALL       1
I__209/O                           InMux                        217              3798   1417  FALL       1
vIndex_1_LC_8_6_1/in3              LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : vIndex_3_LC_8_6_3/in3
Capture Clock    : vIndex_3_LC_8_6_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__293/I                    LocalMux                       0              2921   1066  FALL       1
I__293/O                    LocalMux                     309              3230   1066  FALL       1
I__298/I                    InMux                          0              3230   1066  FALL       1
I__298/O                    InMux                        217              3447   1066  FALL       1
I__304/I                    CascadeMux                     0              3447   1066  FALL       1
I__304/O                    CascadeMux                     0              3447   1066  FALL       1
vIndex_2_LC_8_6_2/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
vIndex_2_LC_8_6_2/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       1
I__207/I                    InMux                          0              3581   1417  FALL       1
I__207/O                    InMux                        217              3798   1417  FALL       1
vIndex_3_LC_8_6_3/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_7_LC_9_7_7/lcout
Path End         : ctr_7_LC_9_7_7/in1
Capture Clock    : ctr_7_LC_9_7_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_7_LC_9_7_7/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_7_LC_9_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       2
I__431/I              Odrv4                          0              2921   1438  FALL       1
I__431/O              Odrv4                        372              3293   1438  FALL       1
I__433/I              LocalMux                       0              3293   1438  FALL       1
I__433/O              LocalMux                     309              3602   1438  FALL       1
I__435/I              InMux                          0              3602   1438  FALL       1
I__435/O              InMux                        217              3819   1438  FALL       1
ctr_7_LC_9_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_7_LC_9_7_7/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_0_LC_9_7_0/in1
Capture Clock    : ctr_0_LC_9_7_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       2
I__356/I              Odrv4                          0              2921   1438  FALL       1
I__356/O              Odrv4                        372              3293   1438  FALL       1
I__358/I              LocalMux                       0              3293   1438  FALL       1
I__358/O              LocalMux                     309              3602   1438  FALL       1
I__360/I              InMux                          0              3602   1438  FALL       1
I__360/O              InMux                        217              3819   1438  FALL       1
ctr_0_LC_9_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_3_LC_7_6_3/lcout
Path End         : ballYVel_0_LC_8_6_6/in1
Capture Clock    : ballYVel_0_LC_8_6_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_3_LC_7_6_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       3
I__172/I                 Odrv4                          0              2921   1438  FALL       1
I__172/O                 Odrv4                        372              3293   1438  FALL       1
I__173/I                 LocalMux                       0              3293   1438  FALL       1
I__173/O                 LocalMux                     309              3602   1438  FALL       1
I__176/I                 InMux                          0              3602   1438  FALL       1
I__176/O                 InMux                        217              3819   1438  FALL       1
ballYVel_0_LC_8_6_6/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
ballYVel_0_LC_8_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_3_LC_7_6_3/lcout
Path End         : ballY_3_LC_7_6_3/in2
Capture Clock    : ballY_3_LC_7_6_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_3_LC_7_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       3
I__172/I                Odrv4                          0              2921   1438  FALL       1
I__172/O                Odrv4                        372              3293   1438  FALL       1
I__174/I                LocalMux                       0              3293   1438  FALL       1
I__174/O                LocalMux                     309              3602   1438  FALL       1
I__177/I                InMux                          0              3602   1438  FALL       1
I__177/O                InMux                        217              3819   1438  FALL       1
I__179/I                CascadeMux                     0              3819   1438  FALL       1
I__179/O                CascadeMux                     0              3819   1438  FALL       1
ballY_3_LC_7_6_3/in2    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_2_i_0_LC_9_4_5/in2
Capture Clock    : p_vLED_cl_2_i_0_LC_9_4_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__250/I                      Odrv4                          0              2921   1438  FALL       1
I__250/O                      Odrv4                        372              3293   1438  FALL       1
I__257/I                      LocalMux                       0              3293   1438  FALL       1
I__257/O                      LocalMux                     309              3602   1438  FALL       1
I__260/I                      InMux                          0              3602   1438  FALL       1
I__260/O                      InMux                        217              3819   1438  FALL       1
I__266/I                      CascadeMux                     0              3819   1438  FALL       1
I__266/O                      CascadeMux                     0              3819   1438  FALL       1
p_vLED_cl_2_i_0_LC_9_4_5/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_4_i_0_LC_9_4_1/in2
Capture Clock    : p_vLED_cl_4_i_0_LC_9_4_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__250/I                      Odrv4                          0              2921   1438  FALL       1
I__250/O                      Odrv4                        372              3293   1438  FALL       1
I__257/I                      LocalMux                       0              3293   1438  FALL       1
I__257/O                      LocalMux                     309              3602   1438  FALL       1
I__261/I                      InMux                          0              3602   1438  FALL       1
I__261/O                      InMux                        217              3819   1438  FALL       1
I__267/I                      CascadeMux                     0              3819   1438  FALL       1
I__267/O                      CascadeMux                     0              3819   1438  FALL       1
p_vLED_cl_4_i_0_LC_9_4_1/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_6_i_0_LC_9_4_7/in2
Capture Clock    : p_vLED_cl_6_i_0_LC_9_4_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__250/I                      Odrv4                          0              2921   1438  FALL       1
I__250/O                      Odrv4                        372              3293   1438  FALL       1
I__257/I                      LocalMux                       0              3293   1438  FALL       1
I__257/O                      LocalMux                     309              3602   1438  FALL       1
I__262/I                      InMux                          0              3602   1438  FALL       1
I__262/O                      InMux                        217              3819   1438  FALL       1
I__268/I                      CascadeMux                     0              3819   1438  FALL       1
I__268/O                      CascadeMux                     0              3819   1438  FALL       1
p_vLED_cl_6_i_0_LC_9_4_7/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_7_i_0_LC_9_4_4/in1
Capture Clock    : p_vLED_cl_7_i_0_LC_9_4_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__250/I                      Odrv4                          0              2921   1438  FALL       1
I__250/O                      Odrv4                        372              3293   1438  FALL       1
I__257/I                      LocalMux                       0              3293   1438  FALL       1
I__257/O                      LocalMux                     309              3602   1438  FALL       1
I__263/I                      InMux                          0              3602   1438  FALL       1
I__263/O                      InMux                        217              3819   1438  FALL       1
p_vLED_cl_7_i_0_LC_9_4_4/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_8_i_0_LC_9_4_6/in1
Capture Clock    : p_vLED_cl_8_i_0_LC_9_4_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__250/I                      Odrv4                          0              2921   1438  FALL       1
I__250/O                      Odrv4                        372              3293   1438  FALL       1
I__257/I                      LocalMux                       0              3293   1438  FALL       1
I__257/O                      LocalMux                     309              3602   1438  FALL       1
I__264/I                      InMux                          0              3602   1438  FALL       1
I__264/O                      InMux                        217              3819   1438  FALL       1
p_vLED_cl_8_i_0_LC_9_4_6/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_3_LC_8_6_3/lcout
Path End         : p_vLED_cl_i_0_LC_9_4_2/in1
Capture Clock    : p_vLED_cl_i_0_LC_9_4_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_3_LC_8_6_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__250/I                    Odrv4                          0              2921   1438  FALL       1
I__250/O                    Odrv4                        372              3293   1438  FALL       1
I__257/I                    LocalMux                       0              3293   1438  FALL       1
I__257/O                    LocalMux                     309              3602   1438  FALL       1
I__265/I                    InMux                          0              3602   1438  FALL       1
I__265/O                    InMux                        217              3819   1438  FALL       1
p_vLED_cl_i_0_LC_9_4_2/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_i_0_LC_9_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_2_i_0_LC_9_4_5/in1
Capture Clock    : p_vLED_cl_2_i_0_LC_9_4_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__272/I                      Odrv4                          0              2921   1438  FALL       1
I__272/O                      Odrv4                        372              3293   1438  FALL       1
I__277/I                      LocalMux                       0              3293   1438  FALL       1
I__277/O                      LocalMux                     309              3602   1438  FALL       1
I__281/I                      InMux                          0              3602   1438  FALL       1
I__281/O                      InMux                        217              3819   1438  FALL       1
p_vLED_cl_2_i_0_LC_9_4_5/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_4_i_0_LC_9_4_1/in1
Capture Clock    : p_vLED_cl_4_i_0_LC_9_4_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__272/I                      Odrv4                          0              2921   1438  FALL       1
I__272/O                      Odrv4                        372              3293   1438  FALL       1
I__277/I                      LocalMux                       0              3293   1438  FALL       1
I__277/O                      LocalMux                     309              3602   1438  FALL       1
I__282/I                      InMux                          0              3602   1438  FALL       1
I__282/O                      InMux                        217              3819   1438  FALL       1
p_vLED_cl_4_i_0_LC_9_4_1/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_6_i_0_LC_9_4_7/in1
Capture Clock    : p_vLED_cl_6_i_0_LC_9_4_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__272/I                      Odrv4                          0              2921   1438  FALL       1
I__272/O                      Odrv4                        372              3293   1438  FALL       1
I__277/I                      LocalMux                       0              3293   1438  FALL       1
I__277/O                      LocalMux                     309              3602   1438  FALL       1
I__283/I                      InMux                          0              3602   1438  FALL       1
I__283/O                      InMux                        217              3819   1438  FALL       1
p_vLED_cl_6_i_0_LC_9_4_7/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_7_i_0_LC_9_4_4/in2
Capture Clock    : p_vLED_cl_7_i_0_LC_9_4_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__272/I                      Odrv4                          0              2921   1438  FALL       1
I__272/O                      Odrv4                        372              3293   1438  FALL       1
I__277/I                      LocalMux                       0              3293   1438  FALL       1
I__277/O                      LocalMux                     309              3602   1438  FALL       1
I__284/I                      InMux                          0              3602   1438  FALL       1
I__284/O                      InMux                        217              3819   1438  FALL       1
I__289/I                      CascadeMux                     0              3819   1438  FALL       1
I__289/O                      CascadeMux                     0              3819   1438  FALL       1
p_vLED_cl_7_i_0_LC_9_4_4/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_8_i_0_LC_9_4_6/in2
Capture Clock    : p_vLED_cl_8_i_0_LC_9_4_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__272/I                      Odrv4                          0              2921   1438  FALL       1
I__272/O                      Odrv4                        372              3293   1438  FALL       1
I__277/I                      LocalMux                       0              3293   1438  FALL       1
I__277/O                      LocalMux                     309              3602   1438  FALL       1
I__285/I                      InMux                          0              3602   1438  FALL       1
I__285/O                      InMux                        217              3819   1438  FALL       1
I__290/I                      CascadeMux                     0              3819   1438  FALL       1
I__290/O                      CascadeMux                     0              3819   1438  FALL       1
p_vLED_cl_8_i_0_LC_9_4_6/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_i_0_LC_9_4_2/in2
Capture Clock    : p_vLED_cl_i_0_LC_9_4_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__272/I                    Odrv4                          0              2921   1438  FALL       1
I__272/O                    Odrv4                        372              3293   1438  FALL       1
I__277/I                    LocalMux                       0              3293   1438  FALL       1
I__277/O                    LocalMux                     309              3602   1438  FALL       1
I__286/I                    InMux                          0              3602   1438  FALL       1
I__286/O                    InMux                        217              3819   1438  FALL       1
I__291/I                    CascadeMux                     0              3819   1438  FALL       1
I__291/O                    CascadeMux                     0              3819   1438  FALL       1
p_vLED_cl_i_0_LC_9_4_2/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_i_0_LC_9_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_2_i_0_LC_9_4_5/in0
Capture Clock    : p_vLED_cl_2_i_0_LC_9_4_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__295/I                      Odrv4                          0              2921   1438  FALL       1
I__295/O                      Odrv4                        372              3293   1438  FALL       1
I__302/I                      LocalMux                       0              3293   1438  FALL       1
I__302/O                      LocalMux                     309              3602   1438  FALL       1
I__305/I                      InMux                          0              3602   1438  FALL       1
I__305/O                      InMux                        217              3819   1438  FALL       1
p_vLED_cl_2_i_0_LC_9_4_5/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_4_i_0_LC_9_4_1/in0
Capture Clock    : p_vLED_cl_4_i_0_LC_9_4_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__295/I                      Odrv4                          0              2921   1438  FALL       1
I__295/O                      Odrv4                        372              3293   1438  FALL       1
I__302/I                      LocalMux                       0              3293   1438  FALL       1
I__302/O                      LocalMux                     309              3602   1438  FALL       1
I__306/I                      InMux                          0              3602   1438  FALL       1
I__306/O                      InMux                        217              3819   1438  FALL       1
p_vLED_cl_4_i_0_LC_9_4_1/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_6_i_0_LC_9_4_7/in0
Capture Clock    : p_vLED_cl_6_i_0_LC_9_4_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__295/I                      Odrv4                          0              2921   1438  FALL       1
I__295/O                      Odrv4                        372              3293   1438  FALL       1
I__302/I                      LocalMux                       0              3293   1438  FALL       1
I__302/O                      LocalMux                     309              3602   1438  FALL       1
I__307/I                      InMux                          0              3602   1438  FALL       1
I__307/O                      InMux                        217              3819   1438  FALL       1
p_vLED_cl_6_i_0_LC_9_4_7/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_7_i_0_LC_9_4_4/in3
Capture Clock    : p_vLED_cl_7_i_0_LC_9_4_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__295/I                      Odrv4                          0              2921   1438  FALL       1
I__295/O                      Odrv4                        372              3293   1438  FALL       1
I__302/I                      LocalMux                       0              3293   1438  FALL       1
I__302/O                      LocalMux                     309              3602   1438  FALL       1
I__308/I                      InMux                          0              3602   1438  FALL       1
I__308/O                      InMux                        217              3819   1438  FALL       1
p_vLED_cl_7_i_0_LC_9_4_4/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_8_i_0_LC_9_4_6/in3
Capture Clock    : p_vLED_cl_8_i_0_LC_9_4_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__295/I                      Odrv4                          0              2921   1438  FALL       1
I__295/O                      Odrv4                        372              3293   1438  FALL       1
I__302/I                      LocalMux                       0              3293   1438  FALL       1
I__302/O                      LocalMux                     309              3602   1438  FALL       1
I__309/I                      InMux                          0              3602   1438  FALL       1
I__309/O                      InMux                        217              3819   1438  FALL       1
p_vLED_cl_8_i_0_LC_9_4_6/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_2_LC_8_6_2/lcout
Path End         : p_vLED_cl_i_0_LC_9_4_2/in3
Capture Clock    : p_vLED_cl_i_0_LC_9_4_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_2_LC_8_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__295/I                    Odrv4                          0              2921   1438  FALL       1
I__295/O                    Odrv4                        372              3293   1438  FALL       1
I__302/I                    LocalMux                       0              3293   1438  FALL       1
I__302/O                    LocalMux                     309              3602   1438  FALL       1
I__310/I                    InMux                          0              3602   1438  FALL       1
I__310/O                    InMux                        217              3819   1438  FALL       1
p_vLED_cl_i_0_LC_9_4_2/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_i_0_LC_9_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_2_i_0_LC_9_4_5/in3
Capture Clock    : p_vLED_cl_2_i_0_LC_9_4_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__364/I                      Odrv4                          0              2921   1438  FALL       1
I__364/O                      Odrv4                        372              3293   1438  FALL       1
I__371/I                      LocalMux                       0              3293   1438  FALL       1
I__371/O                      LocalMux                     309              3602   1438  FALL       1
I__373/I                      InMux                          0              3602   1438  FALL       1
I__373/O                      InMux                        217              3819   1438  FALL       1
p_vLED_cl_2_i_0_LC_9_4_5/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_4_i_0_LC_9_4_1/in3
Capture Clock    : p_vLED_cl_4_i_0_LC_9_4_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__364/I                      Odrv4                          0              2921   1438  FALL       1
I__364/O                      Odrv4                        372              3293   1438  FALL       1
I__371/I                      LocalMux                       0              3293   1438  FALL       1
I__371/O                      LocalMux                     309              3602   1438  FALL       1
I__374/I                      InMux                          0              3602   1438  FALL       1
I__374/O                      InMux                        217              3819   1438  FALL       1
p_vLED_cl_4_i_0_LC_9_4_1/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_6_i_0_LC_9_4_7/in3
Capture Clock    : p_vLED_cl_6_i_0_LC_9_4_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__364/I                      Odrv4                          0              2921   1438  FALL       1
I__364/O                      Odrv4                        372              3293   1438  FALL       1
I__371/I                      LocalMux                       0              3293   1438  FALL       1
I__371/O                      LocalMux                     309              3602   1438  FALL       1
I__375/I                      InMux                          0              3602   1438  FALL       1
I__375/O                      InMux                        217              3819   1438  FALL       1
p_vLED_cl_6_i_0_LC_9_4_7/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_7_i_0_LC_9_4_4/in0
Capture Clock    : p_vLED_cl_7_i_0_LC_9_4_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__364/I                      Odrv4                          0              2921   1438  FALL       1
I__364/O                      Odrv4                        372              3293   1438  FALL       1
I__371/I                      LocalMux                       0              3293   1438  FALL       1
I__371/O                      LocalMux                     309              3602   1438  FALL       1
I__376/I                      InMux                          0              3602   1438  FALL       1
I__376/O                      InMux                        217              3819   1438  FALL       1
p_vLED_cl_7_i_0_LC_9_4_4/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_8_i_0_LC_9_4_6/in0
Capture Clock    : p_vLED_cl_8_i_0_LC_9_4_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__364/I                      Odrv4                          0              2921   1438  FALL       1
I__364/O                      Odrv4                        372              3293   1438  FALL       1
I__371/I                      LocalMux                       0              3293   1438  FALL       1
I__371/O                      LocalMux                     309              3602   1438  FALL       1
I__377/I                      InMux                          0              3602   1438  FALL       1
I__377/O                      InMux                        217              3819   1438  FALL       1
p_vLED_cl_8_i_0_LC_9_4_6/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_i_0_LC_9_4_2/in0
Capture Clock    : p_vLED_cl_i_0_LC_9_4_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__364/I                    Odrv4                          0              2921   1438  FALL       1
I__364/O                    Odrv4                        372              3293   1438  FALL       1
I__371/I                    LocalMux                       0              3293   1438  FALL       1
I__371/O                    LocalMux                     309              3602   1438  FALL       1
I__378/I                    InMux                          0              3602   1438  FALL       1
I__378/O                    InMux                        217              3819   1438  FALL       1
p_vLED_cl_i_0_LC_9_4_2/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_i_0_LC_9_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_8_i_0_LC_11_9_7/in1
Capture Clock    : p_hLED_cl_8_i_0_LC_11_9_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__691/I                       Odrv4                          0              2921   1438  FALL       1
I__691/O                       Odrv4                        372              3293   1438  FALL       1
I__699/I                       LocalMux                       0              3293   1438  FALL       1
I__699/O                       LocalMux                     309              3602   1438  FALL       1
I__707/I                       InMux                          0              3602   1438  FALL       1
I__707/O                       InMux                        217              3819   1438  FALL       1
p_hLED_cl_8_i_0_LC_11_9_7/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_13_i_0_LC_12_9_7/in2
Capture Clock    : p_hLED_cl_13_i_0_LC_12_9_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__692/I                        Odrv4                          0              2921   1438  FALL       1
I__692/O                        Odrv4                        372              3293   1438  FALL       1
I__700/I                        LocalMux                       0              3293   1438  FALL       1
I__700/O                        LocalMux                     309              3602   1438  FALL       1
I__711/I                        InMux                          0              3602   1438  FALL       1
I__711/O                        InMux                        217              3819   1438  FALL       1
I__725/I                        CascadeMux                     0              3819   1438  FALL       1
I__725/O                        CascadeMux                     0              3819   1438  FALL       1
p_hLED_cl_13_i_0_LC_12_9_7/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_12_i_0_LC_11_9_6/in2
Capture Clock    : p_hLED_cl_12_i_0_LC_11_9_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__691/I                        Odrv4                          0              2921   1438  FALL       1
I__691/O                        Odrv4                        372              3293   1438  FALL       1
I__699/I                        LocalMux                       0              3293   1438  FALL       1
I__699/O                        LocalMux                     309              3602   1438  FALL       1
I__708/I                        InMux                          0              3602   1438  FALL       1
I__708/O                        InMux                        217              3819   1438  FALL       1
I__722/I                        CascadeMux                     0              3819   1438  FALL       1
I__722/O                        CascadeMux                     0              3819   1438  FALL       1
p_hLED_cl_12_i_0_LC_11_9_6/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_4_i_0_LC_11_9_2/in2
Capture Clock    : p_hLED_cl_4_i_0_LC_11_9_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__691/I                       Odrv4                          0              2921   1438  FALL       1
I__691/O                       Odrv4                        372              3293   1438  FALL       1
I__699/I                       LocalMux                       0              3293   1438  FALL       1
I__699/O                       LocalMux                     309              3602   1438  FALL       1
I__709/I                       InMux                          0              3602   1438  FALL       1
I__709/O                       InMux                        217              3819   1438  FALL       1
I__723/I                       CascadeMux                     0              3819   1438  FALL       1
I__723/O                       CascadeMux                     0              3819   1438  FALL       1
p_hLED_cl_4_i_0_LC_11_9_2/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_6_i_0_LC_11_9_0/in2
Capture Clock    : p_hLED_cl_6_i_0_LC_11_9_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__691/I                       Odrv4                          0              2921   1438  FALL       1
I__691/O                       Odrv4                        372              3293   1438  FALL       1
I__699/I                       LocalMux                       0              3293   1438  FALL       1
I__699/O                       LocalMux                     309              3602   1438  FALL       1
I__710/I                       InMux                          0              3602   1438  FALL       1
I__710/O                       InMux                        217              3819   1438  FALL       1
I__724/I                       CascadeMux                     0              3819   1438  FALL       1
I__724/O                       CascadeMux                     0              3819   1438  FALL       1
p_hLED_cl_6_i_0_LC_11_9_0/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_3_i_0_LC_12_9_3/in2
Capture Clock    : p_hLED_cl_3_i_0_LC_12_9_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__692/I                       Odrv4                          0              2921   1438  FALL       1
I__692/O                       Odrv4                        372              3293   1438  FALL       1
I__700/I                       LocalMux                       0              3293   1438  FALL       1
I__700/O                       LocalMux                     309              3602   1438  FALL       1
I__712/I                       InMux                          0              3602   1438  FALL       1
I__712/O                       InMux                        217              3819   1438  FALL       1
I__726/I                       CascadeMux                     0              3819   1438  FALL       1
I__726/O                       CascadeMux                     0              3819   1438  FALL       1
p_hLED_cl_3_i_0_LC_12_9_3/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_9_i_0_LC_12_9_1/in2
Capture Clock    : p_hLED_cl_9_i_0_LC_12_9_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__692/I                       Odrv4                          0              2921   1438  FALL       1
I__692/O                       Odrv4                        372              3293   1438  FALL       1
I__700/I                       LocalMux                       0              3293   1438  FALL       1
I__700/O                       LocalMux                     309              3602   1438  FALL       1
I__713/I                       InMux                          0              3602   1438  FALL       1
I__713/O                       InMux                        217              3819   1438  FALL       1
I__727/I                       CascadeMux                     0              3819   1438  FALL       1
I__727/O                       CascadeMux                     0              3819   1438  FALL       1
p_hLED_cl_9_i_0_LC_12_9_1/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_10_i_0_LC_12_9_0/in3
Capture Clock    : p_hLED_cl_10_i_0_LC_12_9_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__692/I                        Odrv4                          0              2921   1438  FALL       1
I__692/O                        Odrv4                        372              3293   1438  FALL       1
I__700/I                        LocalMux                       0              3293   1438  FALL       1
I__700/O                        LocalMux                     309              3602   1438  FALL       1
I__714/I                        InMux                          0              3602   1438  FALL       1
I__714/O                        InMux                        217              3819   1438  FALL       1
p_hLED_cl_10_i_0_LC_12_9_0/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_5_i_0_LC_12_9_6/in3
Capture Clock    : p_hLED_cl_5_i_0_LC_12_9_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__692/I                       Odrv4                          0              2921   1438  FALL       1
I__692/O                       Odrv4                        372              3293   1438  FALL       1
I__700/I                       LocalMux                       0              3293   1438  FALL       1
I__700/O                       LocalMux                     309              3602   1438  FALL       1
I__715/I                       InMux                          0              3602   1438  FALL       1
I__715/O                       InMux                        217              3819   1438  FALL       1
p_hLED_cl_5_i_0_LC_12_9_6/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : p_hLED_cl_11_i_0_LC_12_9_4/in3
Capture Clock    : p_hLED_cl_11_i_0_LC_12_9_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__692/I                        Odrv4                          0              2921   1438  FALL       1
I__692/O                        Odrv4                        372              3293   1438  FALL       1
I__700/I                        LocalMux                       0              3293   1438  FALL       1
I__700/O                        LocalMux                     309              3602   1438  FALL       1
I__716/I                        InMux                          0              3602   1438  FALL       1
I__716/O                        InMux                        217              3819   1438  FALL       1
p_hLED_cl_11_i_0_LC_12_9_4/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_12_i_0_LC_11_9_6/in0
Capture Clock    : p_hLED_cl_12_i_0_LC_11_9_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__731/I                        Odrv4                          0              2921   1438  FALL       1
I__731/O                        Odrv4                        372              3293   1438  FALL       1
I__739/I                        LocalMux                       0              3293   1438  FALL       1
I__739/O                        LocalMux                     309              3602   1438  FALL       1
I__745/I                        InMux                          0              3602   1438  FALL       1
I__745/O                        InMux                        217              3819   1438  FALL       1
p_hLED_cl_12_i_0_LC_11_9_6/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_10_i_0_LC_12_9_0/in0
Capture Clock    : p_hLED_cl_10_i_0_LC_12_9_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__732/I                        Odrv4                          0              2921   1438  FALL       1
I__732/O                        Odrv4                        372              3293   1438  FALL       1
I__740/I                        LocalMux                       0              3293   1438  FALL       1
I__740/O                        LocalMux                     309              3602   1438  FALL       1
I__749/I                        InMux                          0              3602   1438  FALL       1
I__749/O                        InMux                        217              3819   1438  FALL       1
p_hLED_cl_10_i_0_LC_12_9_0/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_4_i_0_LC_11_9_2/in0
Capture Clock    : p_hLED_cl_4_i_0_LC_11_9_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__731/I                       Odrv4                          0              2921   1438  FALL       1
I__731/O                       Odrv4                        372              3293   1438  FALL       1
I__739/I                       LocalMux                       0              3293   1438  FALL       1
I__739/O                       LocalMux                     309              3602   1438  FALL       1
I__746/I                       InMux                          0              3602   1438  FALL       1
I__746/O                       InMux                        217              3819   1438  FALL       1
p_hLED_cl_4_i_0_LC_11_9_2/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_6_i_0_LC_11_9_0/in0
Capture Clock    : p_hLED_cl_6_i_0_LC_11_9_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__731/I                       Odrv4                          0              2921   1438  FALL       1
I__731/O                       Odrv4                        372              3293   1438  FALL       1
I__739/I                       LocalMux                       0              3293   1438  FALL       1
I__739/O                       LocalMux                     309              3602   1438  FALL       1
I__747/I                       InMux                          0              3602   1438  FALL       1
I__747/O                       InMux                        217              3819   1438  FALL       1
p_hLED_cl_6_i_0_LC_11_9_0/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_8_i_0_LC_11_9_7/in3
Capture Clock    : p_hLED_cl_8_i_0_LC_11_9_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__731/I                       Odrv4                          0              2921   1438  FALL       1
I__731/O                       Odrv4                        372              3293   1438  FALL       1
I__739/I                       LocalMux                       0              3293   1438  FALL       1
I__739/O                       LocalMux                     309              3602   1438  FALL       1
I__748/I                       InMux                          0              3602   1438  FALL       1
I__748/O                       InMux                        217              3819   1438  FALL       1
p_hLED_cl_8_i_0_LC_11_9_7/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_11_i_0_LC_12_9_4/in0
Capture Clock    : p_hLED_cl_11_i_0_LC_12_9_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__732/I                        Odrv4                          0              2921   1438  FALL       1
I__732/O                        Odrv4                        372              3293   1438  FALL       1
I__740/I                        LocalMux                       0              3293   1438  FALL       1
I__740/O                        LocalMux                     309              3602   1438  FALL       1
I__750/I                        InMux                          0              3602   1438  FALL       1
I__750/O                        InMux                        217              3819   1438  FALL       1
p_hLED_cl_11_i_0_LC_12_9_4/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_5_i_0_LC_12_9_6/in0
Capture Clock    : p_hLED_cl_5_i_0_LC_12_9_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__732/I                       Odrv4                          0              2921   1438  FALL       1
I__732/O                       Odrv4                        372              3293   1438  FALL       1
I__740/I                       LocalMux                       0              3293   1438  FALL       1
I__740/O                       LocalMux                     309              3602   1438  FALL       1
I__751/I                       InMux                          0              3602   1438  FALL       1
I__751/O                       InMux                        217              3819   1438  FALL       1
p_hLED_cl_5_i_0_LC_12_9_6/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_13_i_0_LC_12_9_7/in1
Capture Clock    : p_hLED_cl_13_i_0_LC_12_9_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__732/I                        Odrv4                          0              2921   1438  FALL       1
I__732/O                        Odrv4                        372              3293   1438  FALL       1
I__740/I                        LocalMux                       0              3293   1438  FALL       1
I__740/O                        LocalMux                     309              3602   1438  FALL       1
I__752/I                        InMux                          0              3602   1438  FALL       1
I__752/O                        InMux                        217              3819   1438  FALL       1
p_hLED_cl_13_i_0_LC_12_9_7/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_3_i_0_LC_12_9_3/in1
Capture Clock    : p_hLED_cl_3_i_0_LC_12_9_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__732/I                       Odrv4                          0              2921   1438  FALL       1
I__732/O                       Odrv4                        372              3293   1438  FALL       1
I__740/I                       LocalMux                       0              3293   1438  FALL       1
I__740/O                       LocalMux                     309              3602   1438  FALL       1
I__753/I                       InMux                          0              3602   1438  FALL       1
I__753/O                       InMux                        217              3819   1438  FALL       1
p_hLED_cl_3_i_0_LC_12_9_3/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_9_i_0_LC_12_9_1/in1
Capture Clock    : p_hLED_cl_9_i_0_LC_12_9_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__732/I                       Odrv4                          0              2921   1438  FALL       1
I__732/O                       Odrv4                        372              3293   1438  FALL       1
I__740/I                       LocalMux                       0              3293   1438  FALL       1
I__740/O                       LocalMux                     309              3602   1438  FALL       1
I__754/I                       InMux                          0              3602   1438  FALL       1
I__754/O                       InMux                        217              3819   1438  FALL       1
p_hLED_cl_9_i_0_LC_12_9_1/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_8_i_0_LC_11_9_7/in0
Capture Clock    : p_hLED_cl_8_i_0_LC_11_9_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                       Odrv4                          0              2921   1438  FALL       1
I__755/O                       Odrv4                        372              3293   1438  FALL       1
I__761/I                       LocalMux                       0              3293   1438  FALL       1
I__761/O                       LocalMux                     309              3602   1438  FALL       1
I__774/I                       InMux                          0              3602   1438  FALL       1
I__774/O                       InMux                        217              3819   1438  FALL       1
p_hLED_cl_8_i_0_LC_11_9_7/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_13_i_0_LC_12_9_7/in0
Capture Clock    : p_hLED_cl_13_i_0_LC_12_9_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__757/I                        Odrv4                          0              2921   1438  FALL       1
I__757/O                        Odrv4                        372              3293   1438  FALL       1
I__763/I                        LocalMux                       0              3293   1438  FALL       1
I__763/O                        LocalMux                     309              3602   1438  FALL       1
I__779/I                        InMux                          0              3602   1438  FALL       1
I__779/O                        InMux                        217              3819   1438  FALL       1
p_hLED_cl_13_i_0_LC_12_9_7/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_12_i_0_LC_11_9_6/in3
Capture Clock    : p_hLED_cl_12_i_0_LC_11_9_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                        Odrv4                          0              2921   1438  FALL       1
I__755/O                        Odrv4                        372              3293   1438  FALL       1
I__761/I                        LocalMux                       0              3293   1438  FALL       1
I__761/O                        LocalMux                     309              3602   1438  FALL       1
I__775/I                        InMux                          0              3602   1438  FALL       1
I__775/O                        InMux                        217              3819   1438  FALL       1
p_hLED_cl_12_i_0_LC_11_9_6/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_4_i_0_LC_11_9_2/in3
Capture Clock    : p_hLED_cl_4_i_0_LC_11_9_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                       Odrv4                          0              2921   1438  FALL       1
I__755/O                       Odrv4                        372              3293   1438  FALL       1
I__761/I                       LocalMux                       0              3293   1438  FALL       1
I__761/O                       LocalMux                     309              3602   1438  FALL       1
I__776/I                       InMux                          0              3602   1438  FALL       1
I__776/O                       InMux                        217              3819   1438  FALL       1
p_hLED_cl_4_i_0_LC_11_9_2/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_6_i_0_LC_11_9_0/in3
Capture Clock    : p_hLED_cl_6_i_0_LC_11_9_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                       Odrv4                          0              2921   1438  FALL       1
I__755/O                       Odrv4                        372              3293   1438  FALL       1
I__761/I                       LocalMux                       0              3293   1438  FALL       1
I__761/O                       LocalMux                     309              3602   1438  FALL       1
I__777/I                       InMux                          0              3602   1438  FALL       1
I__777/O                       InMux                        217              3819   1438  FALL       1
p_hLED_cl_6_i_0_LC_11_9_0/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_3_i_0_LC_12_9_3/in0
Capture Clock    : p_hLED_cl_3_i_0_LC_12_9_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__757/I                       Odrv4                          0              2921   1438  FALL       1
I__757/O                       Odrv4                        372              3293   1438  FALL       1
I__763/I                       LocalMux                       0              3293   1438  FALL       1
I__763/O                       LocalMux                     309              3602   1438  FALL       1
I__780/I                       InMux                          0              3602   1438  FALL       1
I__780/O                       InMux                        217              3819   1438  FALL       1
p_hLED_cl_3_i_0_LC_12_9_3/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_9_i_0_LC_12_9_1/in0
Capture Clock    : p_hLED_cl_9_i_0_LC_12_9_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__757/I                       Odrv4                          0              2921   1438  FALL       1
I__757/O                       Odrv4                        372              3293   1438  FALL       1
I__763/I                       LocalMux                       0              3293   1438  FALL       1
I__763/O                       LocalMux                     309              3602   1438  FALL       1
I__781/I                       InMux                          0              3602   1438  FALL       1
I__781/O                       InMux                        217              3819   1438  FALL       1
p_hLED_cl_9_i_0_LC_12_9_1/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_11_i_0_LC_12_9_4/in1
Capture Clock    : p_hLED_cl_11_i_0_LC_12_9_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__757/I                        Odrv4                          0              2921   1438  FALL       1
I__757/O                        Odrv4                        372              3293   1438  FALL       1
I__763/I                        LocalMux                       0              3293   1438  FALL       1
I__763/O                        LocalMux                     309              3602   1438  FALL       1
I__782/I                        InMux                          0              3602   1438  FALL       1
I__782/O                        InMux                        217              3819   1438  FALL       1
p_hLED_cl_11_i_0_LC_12_9_4/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_10_i_0_LC_12_9_0/in1
Capture Clock    : p_hLED_cl_10_i_0_LC_12_9_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__757/I                        Odrv4                          0              2921   1438  FALL       1
I__757/O                        Odrv4                        372              3293   1438  FALL       1
I__763/I                        LocalMux                       0              3293   1438  FALL       1
I__763/O                        LocalMux                     309              3602   1438  FALL       1
I__783/I                        InMux                          0              3602   1438  FALL       1
I__783/O                        InMux                        217              3819   1438  FALL       1
p_hLED_cl_10_i_0_LC_12_9_0/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_5_i_0_LC_12_9_6/in1
Capture Clock    : p_hLED_cl_5_i_0_LC_12_9_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__757/I                       Odrv4                          0              2921   1438  FALL       1
I__757/O                       Odrv4                        372              3293   1438  FALL       1
I__763/I                       LocalMux                       0              3293   1438  FALL       1
I__763/O                       LocalMux                     309              3602   1438  FALL       1
I__784/I                       InMux                          0              3602   1438  FALL       1
I__784/O                       InMux                        217              3819   1438  FALL       1
p_hLED_cl_5_i_0_LC_12_9_6/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : vIndex_2_LC_8_6_2/in3
Capture Clock    : vIndex_2_LC_8_6_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__362/I                           LocalMux                       0              2921   1417  FALL       1
I__362/O                           LocalMux                     309              3230   1417  FALL       1
I__367/I                           InMux                          0              3230   1417  FALL       1
I__367/O                           InMux                        217              3447   1417  FALL       1
I__372/I                           CascadeMux                     0              3447   1417  FALL       1
I__372/O                           CascadeMux                     0              3447   1417  FALL       1
ballY_RNIIR6I_0_LC_8_6_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
ballY_RNIIR6I_0_LC_8_6_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
vIndex_1_LC_8_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
vIndex_1_LC_8_6_1/carryout         LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__208/I                           InMux                          0              3686   1522  FALL       1
I__208/O                           InMux                        217              3903   1522  FALL       1
vIndex_2_LC_8_6_2/in3              LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_2_LC_8_6_2/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_17_LC_9_9_1/lcout
Path End         : ctr_18_LC_9_9_2/in3
Capture Clock    : ctr_18_LC_9_9_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_17_LC_9_9_1/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_17_LC_9_9_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__476/I                  LocalMux                       0              2921   1066  FALL       1
I__476/O                  LocalMux                     309              3230   1066  FALL       1
I__478/I                  InMux                          0              3230   1066  FALL       1
I__478/O                  InMux                        217              3447   1066  FALL       1
ctr_17_LC_9_9_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_17_LC_9_9_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       1
I__473/I                  InMux                          0              3693   1529  FALL       1
I__473/O                  InMux                        217              3910   1529  FALL       1
ctr_18_LC_9_9_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_18_LC_9_9_2/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_16_LC_9_9_0/lcout
Path End         : ctr_17_LC_9_9_1/in3
Capture Clock    : ctr_17_LC_9_9_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_16_LC_9_9_0/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_16_LC_9_9_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__483/I                  LocalMux                       0              2921   1066  FALL       1
I__483/O                  LocalMux                     309              3230   1066  FALL       1
I__485/I                  InMux                          0              3230   1066  FALL       1
I__485/O                  InMux                        217              3447   1066  FALL       1
ctr_16_LC_9_9_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_16_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__474/I                  InMux                          0              3693   1529  FALL       1
I__474/O                  InMux                        217              3910   1529  FALL       1
ctr_17_LC_9_9_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_17_LC_9_9_1/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_14_LC_9_8_6/lcout
Path End         : ctr_15_LC_9_8_7/in3
Capture Clock    : ctr_15_LC_9_8_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_14_LC_9_8_6/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_14_LC_9_8_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__395/I                  LocalMux                       0              2921   1066  FALL       1
I__395/O                  LocalMux                     309              3230   1066  FALL       1
I__397/I                  InMux                          0              3230   1066  FALL       1
I__397/O                  InMux                        217              3447   1066  FALL       1
ctr_14_LC_9_8_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_14_LC_9_8_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__488/I                  InMux                          0              3693   1529  FALL       1
I__488/O                  InMux                        217              3910   1529  FALL       1
ctr_15_LC_9_8_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_15_LC_9_8_7/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_13_LC_9_8_5/lcout
Path End         : ctr_14_LC_9_8_6/in3
Capture Clock    : ctr_14_LC_9_8_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_13_LC_9_8_5/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_13_LC_9_8_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__401/I                  LocalMux                       0              2921   1066  FALL       1
I__401/O                  LocalMux                     309              3230   1066  FALL       1
I__403/I                  InMux                          0              3230   1066  FALL       1
I__403/O                  InMux                        217              3447   1066  FALL       1
ctr_13_LC_9_8_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_13_LC_9_8_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__393/I                  InMux                          0              3693   1529  FALL       1
I__393/O                  InMux                        217              3910   1529  FALL       1
ctr_14_LC_9_8_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_14_LC_9_8_6/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_12_LC_9_8_4/lcout
Path End         : ctr_13_LC_9_8_5/in3
Capture Clock    : ctr_13_LC_9_8_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_12_LC_9_8_4/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_12_LC_9_8_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__406/I                  LocalMux                       0              2921   1066  FALL       1
I__406/O                  LocalMux                     309              3230   1066  FALL       1
I__408/I                  InMux                          0              3230   1066  FALL       1
I__408/O                  InMux                        217              3447   1066  FALL       1
ctr_12_LC_9_8_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_12_LC_9_8_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__399/I                  InMux                          0              3693   1529  FALL       1
I__399/O                  InMux                        217              3910   1529  FALL       1
ctr_13_LC_9_8_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_13_LC_9_8_5/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_11_LC_9_8_3/lcout
Path End         : ctr_12_LC_9_8_4/in3
Capture Clock    : ctr_12_LC_9_8_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_11_LC_9_8_3/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_11_LC_9_8_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__411/I                  LocalMux                       0              2921   1066  FALL       1
I__411/O                  LocalMux                     309              3230   1066  FALL       1
I__413/I                  InMux                          0              3230   1066  FALL       1
I__413/O                  InMux                        217              3447   1066  FALL       1
ctr_11_LC_9_8_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_11_LC_9_8_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__404/I                  InMux                          0              3693   1529  FALL       1
I__404/O                  InMux                        217              3910   1529  FALL       1
ctr_12_LC_9_8_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_12_LC_9_8_4/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_10_LC_9_8_2/lcout
Path End         : ctr_11_LC_9_8_3/in3
Capture Clock    : ctr_11_LC_9_8_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_10_LC_9_8_2/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_10_LC_9_8_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__416/I                  LocalMux                       0              2921   1066  FALL       1
I__416/O                  LocalMux                     309              3230   1066  FALL       1
I__418/I                  InMux                          0              3230   1066  FALL       1
I__418/O                  InMux                        217              3447   1066  FALL       1
ctr_10_LC_9_8_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_10_LC_9_8_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__409/I                  InMux                          0              3693   1529  FALL       1
I__409/O                  InMux                        217              3910   1529  FALL       1
ctr_11_LC_9_8_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_11_LC_9_8_3/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_9_LC_9_8_1/lcout
Path End         : ctr_10_LC_9_8_2/in3
Capture Clock    : ctr_10_LC_9_8_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_9_LC_9_8_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__421/I                 LocalMux                       0              2921   1066  FALL       1
I__421/O                 LocalMux                     309              3230   1066  FALL       1
I__423/I                 InMux                          0              3230   1066  FALL       1
I__423/O                 InMux                        217              3447   1066  FALL       1
ctr_9_LC_9_8_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_9_LC_9_8_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__414/I                 InMux                          0              3693   1529  FALL       1
I__414/O                 InMux                        217              3910   1529  FALL       1
ctr_10_LC_9_8_2/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_10_LC_9_8_2/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_8_LC_9_8_0/lcout
Path End         : ctr_9_LC_9_8_1/in3
Capture Clock    : ctr_9_LC_9_8_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_8_LC_9_8_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_8_LC_9_8_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__427/I                 LocalMux                       0              2921   1066  FALL       1
I__427/O                 LocalMux                     309              3230   1066  FALL       1
I__429/I                 InMux                          0              3230   1066  FALL       1
I__429/O                 InMux                        217              3447   1066  FALL       1
ctr_8_LC_9_8_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_8_LC_9_8_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__419/I                 InMux                          0              3693   1529  FALL       1
I__419/O                 InMux                        217              3910   1529  FALL       1
ctr_9_LC_9_8_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_9_LC_9_8_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_6_LC_9_7_6/lcout
Path End         : ctr_7_LC_9_7_7/in3
Capture Clock    : ctr_7_LC_9_7_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_6_LC_9_7_6/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_6_LC_9_7_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__325/I                 LocalMux                       0              2921   1066  FALL       1
I__325/O                 LocalMux                     309              3230   1066  FALL       1
I__327/I                 InMux                          0              3230   1066  FALL       1
I__327/O                 InMux                        217              3447   1066  FALL       1
ctr_6_LC_9_7_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_6_LC_9_7_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__430/I                 InMux                          0              3693   1529  FALL       1
I__430/O                 InMux                        217              3910   1529  FALL       1
ctr_7_LC_9_7_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_7_LC_9_7_7/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_5_LC_9_7_5/lcout
Path End         : ctr_6_LC_9_7_6/in3
Capture Clock    : ctr_6_LC_9_7_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_5_LC_9_7_5/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_5_LC_9_7_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__331/I                 LocalMux                       0              2921   1066  FALL       1
I__331/O                 LocalMux                     309              3230   1066  FALL       1
I__333/I                 InMux                          0              3230   1066  FALL       1
I__333/O                 InMux                        217              3447   1066  FALL       1
ctr_5_LC_9_7_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_5_LC_9_7_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__323/I                 InMux                          0              3693   1529  FALL       1
I__323/O                 InMux                        217              3910   1529  FALL       1
ctr_6_LC_9_7_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_6_LC_9_7_6/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_4_LC_9_7_4/lcout
Path End         : ctr_5_LC_9_7_5/in3
Capture Clock    : ctr_5_LC_9_7_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_4_LC_9_7_4/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_4_LC_9_7_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__336/I                 LocalMux                       0              2921   1066  FALL       1
I__336/O                 LocalMux                     309              3230   1066  FALL       1
I__338/I                 InMux                          0              3230   1066  FALL       1
I__338/O                 InMux                        217              3447   1066  FALL       1
ctr_4_LC_9_7_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_4_LC_9_7_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__329/I                 InMux                          0              3693   1529  FALL       1
I__329/O                 InMux                        217              3910   1529  FALL       1
ctr_5_LC_9_7_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_5_LC_9_7_5/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_3_LC_9_7_3/lcout
Path End         : ctr_4_LC_9_7_4/in3
Capture Clock    : ctr_4_LC_9_7_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_3_LC_9_7_3/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_3_LC_9_7_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__341/I                 LocalMux                       0              2921   1066  FALL       1
I__341/O                 LocalMux                     309              3230   1066  FALL       1
I__343/I                 InMux                          0              3230   1066  FALL       1
I__343/O                 InMux                        217              3447   1066  FALL       1
ctr_3_LC_9_7_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_3_LC_9_7_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__334/I                 InMux                          0              3693   1529  FALL       1
I__334/O                 InMux                        217              3910   1529  FALL       1
ctr_4_LC_9_7_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_4_LC_9_7_4/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_2_LC_9_7_2/lcout
Path End         : ctr_3_LC_9_7_3/in3
Capture Clock    : ctr_3_LC_9_7_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_2_LC_9_7_2/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_2_LC_9_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__346/I                 LocalMux                       0              2921   1066  FALL       1
I__346/O                 LocalMux                     309              3230   1066  FALL       1
I__348/I                 InMux                          0              3230   1066  FALL       1
I__348/O                 InMux                        217              3447   1066  FALL       1
ctr_2_LC_9_7_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_2_LC_9_7_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__339/I                 InMux                          0              3693   1529  FALL       1
I__339/O                 InMux                        217              3910   1529  FALL       1
ctr_3_LC_9_7_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_3_LC_9_7_3/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_1_LC_9_7_1/lcout
Path End         : ctr_2_LC_9_7_2/in3
Capture Clock    : ctr_2_LC_9_7_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_1_LC_9_7_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_1_LC_9_7_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__351/I                 LocalMux                       0              2921   1066  FALL       1
I__351/O                 LocalMux                     309              3230   1066  FALL       1
I__353/I                 InMux                          0              3230   1066  FALL       1
I__353/O                 InMux                        217              3447   1066  FALL       1
ctr_1_LC_9_7_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_1_LC_9_7_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__344/I                 InMux                          0              3693   1529  FALL       1
I__344/O                 InMux                        217              3910   1529  FALL       1
ctr_2_LC_9_7_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_2_LC_9_7_2/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_2_LC_7_7_2/lcout
Path End         : ballX_3_LC_7_7_3/in3
Capture Clock    : ballX_3_LC_7_7_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_2_LC_7_7_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_2_LC_7_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__514/I                   LocalMux                       0              2921   1066  FALL       1
I__514/O                   LocalMux                     309              3230   1066  FALL       1
I__517/I                   InMux                          0              3230   1066  FALL       1
I__517/O                   InMux                        217              3447   1066  FALL       1
ballX_2_LC_7_7_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ballX_2_LC_7_7_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       1
I__167/I                   InMux                          0              3693   1529  FALL       1
I__167/O                   InMux                        217              3910   1529  FALL       1
ballX_3_LC_7_7_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_3_LC_7_7_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_1_LC_7_7_1/lcout
Path End         : ballX_2_LC_7_7_2/in3
Capture Clock    : ballX_2_LC_7_7_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_1_LC_7_7_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__523/I                   LocalMux                       0              2921   1066  FALL       1
I__523/O                   LocalMux                     309              3230   1066  FALL       1
I__526/I                   InMux                          0              3230   1066  FALL       1
I__526/O                   InMux                        217              3447   1066  FALL       1
ballX_1_LC_7_7_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ballX_1_LC_7_7_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__168/I                   InMux                          0              3693   1529  FALL       1
I__168/O                   InMux                        217              3910   1529  FALL       1
ballX_2_LC_7_7_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_2_LC_7_7_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballX_0_LC_7_7_0/lcout
Path End         : ballX_1_LC_7_7_1/in3
Capture Clock    : ballX_1_LC_7_7_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_0_LC_7_7_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballX_0_LC_7_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__507/I                   LocalMux                       0              2921   1066  FALL       1
I__507/O                   LocalMux                     309              3230   1066  FALL       1
I__509/I                   InMux                          0              3230   1066  FALL       1
I__509/O                   InMux                        217              3447   1066  FALL       1
ballX_0_LC_7_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ballX_0_LC_7_7_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__169/I                   InMux                          0              3693   1529  FALL       1
I__169/O                   InMux                        217              3910   1529  FALL       1
ballX_1_LC_7_7_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_2_LC_7_6_2/lcout
Path End         : ballY_3_LC_7_6_3/in3
Capture Clock    : ballY_3_LC_7_6_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_2_LC_7_6_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_2_LC_7_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__181/I                   LocalMux                       0              2921   1066  FALL       1
I__181/O                   LocalMux                     309              3230   1066  FALL       1
I__184/I                   InMux                          0              3230   1066  FALL       1
I__184/O                   InMux                        217              3447   1066  FALL       1
ballY_2_LC_7_6_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ballY_2_LC_7_6_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       1
I__151/I                   InMux                          0              3693   1529  FALL       1
I__151/O                   InMux                        217              3910   1529  FALL       1
ballY_3_LC_7_6_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_1_LC_7_6_1/lcout
Path End         : ballY_2_LC_7_6_2/in3
Capture Clock    : ballY_2_LC_7_6_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_1_LC_7_6_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_1_LC_7_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__196/I                   LocalMux                       0              2921   1066  FALL       1
I__196/O                   LocalMux                     309              3230   1066  FALL       1
I__199/I                   InMux                          0              3230   1066  FALL       1
I__199/O                   InMux                        217              3447   1066  FALL       1
ballY_1_LC_7_6_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ballY_1_LC_7_6_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__152/I                   InMux                          0              3693   1529  FALL       1
I__152/O                   InMux                        217              3910   1529  FALL       1
ballY_2_LC_7_6_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_2_LC_7_6_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballY_0_LC_7_6_0/lcout
Path End         : ballY_1_LC_7_6_1/in3
Capture Clock    : ballY_1_LC_7_6_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_0_LC_7_6_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballY_0_LC_7_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__203/I                   LocalMux                       0              2921   1066  FALL       1
I__203/O                   LocalMux                     309              3230   1066  FALL       1
I__206/I                   InMux                          0              3230   1066  FALL       1
I__206/O                   InMux                        217              3447   1066  FALL       1
ballY_0_LC_7_6_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ballY_0_LC_7_6_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__153/I                   InMux                          0              3693   1529  FALL       1
I__153/O                   InMux                        217              3910   1529  FALL       1
ballY_1_LC_7_6_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_1_LC_7_6_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_15_LC_9_8_7/lcout
Path End         : ctr_16_LC_9_9_0/in3
Capture Clock    : ctr_16_LC_9_9_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_15_LC_9_8_7/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_15_LC_9_8_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__490/I                        LocalMux                       0              2921   1066  FALL       1
I__490/O                        LocalMux                     309              3230   1066  FALL       1
I__492/I                        InMux                          0              3230   1066  FALL       1
I__492/O                        InMux                        217              3447   1066  FALL       1
ctr_15_LC_9_8_7/in1             LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
ctr_15_LC_9_8_7/carryout        LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_9_9_0_/carryinitin   ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_9_9_0_/carryinitout  ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__481/I                        InMux                          0              3868   1704  FALL       1
I__481/O                        InMux                        217              4086   1704  FALL       1
ctr_16_LC_9_9_0/in3             LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__643/I                                              ClkMux                         0              2073  RISE       1
I__643/O                                              ClkMux                       309              2381  RISE       1
ctr_16_LC_9_9_0/clk                                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_6_LC_9_7_6/lcout
Path End         : ctr_8_LC_9_8_0/in3
Capture Clock    : ctr_8_LC_9_8_0/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_6_LC_9_7_6/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_6_LC_9_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__325/I                        LocalMux                       0              2921   1066  FALL       1
I__325/O                        LocalMux                     309              3230   1066  FALL       1
I__327/I                        InMux                          0              3230   1066  FALL       1
I__327/O                        InMux                        217              3447   1066  FALL       1
ctr_6_LC_9_7_6/in1              LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ctr_6_LC_9_7_6/carryout         LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
ctr_7_LC_9_7_7/carryin          LogicCell40_SEQ_MODE_1000      0              3693   1809  FALL       1
ctr_7_LC_9_7_7/carryout         LogicCell40_SEQ_MODE_1000    105              3798   1809  FALL       1
IN_MUX_bfv_9_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              3798   1809  FALL       1
IN_MUX_bfv_9_8_0_/carryinitout  ICE_CARRY_IN_MUX             175              3973   1809  FALL       2
I__425/I                        InMux                          0              3973   1809  FALL       1
I__425/O                        InMux                        217              4191   1809  FALL       1
ctr_8_LC_9_8_0/in3              LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__639/I                                              ClkMux                         0              2073  RISE       1
I__639/O                                              ClkMux                       309              2381  RISE       1
ctr_8_LC_9_8_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_10_i_0_LC_12_9_0/in2
Capture Clock    : p_hLED_cl_10_i_0_LC_12_9_0/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__653/I                        Odrv4                          0              2921   1809  FALL       1
I__653/O                        Odrv4                        372              3293   1809  FALL       1
I__661/I                        Span4Mux_v                     0              3293   1809  FALL       1
I__661/O                        Span4Mux_v                   372              3665   1809  FALL       1
I__672/I                        LocalMux                       0              3665   1809  FALL       1
I__672/O                        LocalMux                     309              3973   1809  FALL       1
I__674/I                        InMux                          0              3973   1809  FALL       1
I__674/O                        InMux                        217              4191   1809  FALL       1
I__684/I                        CascadeMux                     0              4191   1809  FALL       1
I__684/O                        CascadeMux                     0              4191   1809  FALL       1
p_hLED_cl_10_i_0_LC_12_9_0/in2  LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_12_i_0_LC_11_9_6/in1
Capture Clock    : p_hLED_cl_12_i_0_LC_11_9_6/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__653/I                        Odrv4                          0              2921   1809  FALL       1
I__653/O                        Odrv4                        372              3293   1809  FALL       1
I__661/I                        Span4Mux_v                     0              3293   1809  FALL       1
I__661/O                        Span4Mux_v                   372              3665   1809  FALL       1
I__673/I                        LocalMux                       0              3665   1809  FALL       1
I__673/O                        LocalMux                     309              3973   1809  FALL       1
I__680/I                        InMux                          0              3973   1809  FALL       1
I__680/O                        InMux                        217              4191   1809  FALL       1
p_hLED_cl_12_i_0_LC_11_9_6/in1  LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_5_i_0_LC_12_9_6/in2
Capture Clock    : p_hLED_cl_5_i_0_LC_12_9_6/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__653/I                       Odrv4                          0              2921   1809  FALL       1
I__653/O                       Odrv4                        372              3293   1809  FALL       1
I__661/I                       Span4Mux_v                     0              3293   1809  FALL       1
I__661/O                       Span4Mux_v                   372              3665   1809  FALL       1
I__672/I                       LocalMux                       0              3665   1809  FALL       1
I__672/O                       LocalMux                     309              3973   1809  FALL       1
I__675/I                       InMux                          0              3973   1809  FALL       1
I__675/O                       InMux                        217              4191   1809  FALL       1
I__685/I                       CascadeMux                     0              4191   1809  FALL       1
I__685/O                       CascadeMux                     0              4191   1809  FALL       1
p_hLED_cl_5_i_0_LC_12_9_6/in2  LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_11_i_0_LC_12_9_4/in2
Capture Clock    : p_hLED_cl_11_i_0_LC_12_9_4/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__653/I                        Odrv4                          0              2921   1809  FALL       1
I__653/O                        Odrv4                        372              3293   1809  FALL       1
I__661/I                        Span4Mux_v                     0              3293   1809  FALL       1
I__661/O                        Span4Mux_v                   372              3665   1809  FALL       1
I__672/I                        LocalMux                       0              3665   1809  FALL       1
I__672/O                        LocalMux                     309              3973   1809  FALL       1
I__676/I                        InMux                          0              3973   1809  FALL       1
I__676/O                        InMux                        217              4191   1809  FALL       1
I__686/I                        CascadeMux                     0              4191   1809  FALL       1
I__686/O                        CascadeMux                     0              4191   1809  FALL       1
p_hLED_cl_11_i_0_LC_12_9_4/in2  LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_13_i_0_LC_12_9_7/in3
Capture Clock    : p_hLED_cl_13_i_0_LC_12_9_7/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__653/I                        Odrv4                          0              2921   1809  FALL       1
I__653/O                        Odrv4                        372              3293   1809  FALL       1
I__661/I                        Span4Mux_v                     0              3293   1809  FALL       1
I__661/O                        Span4Mux_v                   372              3665   1809  FALL       1
I__672/I                        LocalMux                       0              3665   1809  FALL       1
I__672/O                        LocalMux                     309              3973   1809  FALL       1
I__677/I                        InMux                          0              3973   1809  FALL       1
I__677/O                        InMux                        217              4191   1809  FALL       1
p_hLED_cl_13_i_0_LC_12_9_7/in3  LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_3_i_0_LC_12_9_3/in3
Capture Clock    : p_hLED_cl_3_i_0_LC_12_9_3/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__653/I                       Odrv4                          0              2921   1809  FALL       1
I__653/O                       Odrv4                        372              3293   1809  FALL       1
I__661/I                       Span4Mux_v                     0              3293   1809  FALL       1
I__661/O                       Span4Mux_v                   372              3665   1809  FALL       1
I__672/I                       LocalMux                       0              3665   1809  FALL       1
I__672/O                       LocalMux                     309              3973   1809  FALL       1
I__678/I                       InMux                          0              3973   1809  FALL       1
I__678/O                       InMux                        217              4191   1809  FALL       1
p_hLED_cl_3_i_0_LC_12_9_3/in3  LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_9_i_0_LC_12_9_1/in3
Capture Clock    : p_hLED_cl_9_i_0_LC_12_9_1/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__653/I                       Odrv4                          0              2921   1809  FALL       1
I__653/O                       Odrv4                        372              3293   1809  FALL       1
I__661/I                       Span4Mux_v                     0              3293   1809  FALL       1
I__661/O                       Span4Mux_v                   372              3665   1809  FALL       1
I__672/I                       LocalMux                       0              3665   1809  FALL       1
I__672/O                       LocalMux                     309              3973   1809  FALL       1
I__679/I                       InMux                          0              3973   1809  FALL       1
I__679/O                       InMux                        217              4191   1809  FALL       1
p_hLED_cl_9_i_0_LC_12_9_1/in3  LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_4_i_0_LC_11_9_2/in1
Capture Clock    : p_hLED_cl_4_i_0_LC_11_9_2/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__653/I                       Odrv4                          0              2921   1809  FALL       1
I__653/O                       Odrv4                        372              3293   1809  FALL       1
I__661/I                       Span4Mux_v                     0              3293   1809  FALL       1
I__661/O                       Span4Mux_v                   372              3665   1809  FALL       1
I__673/I                       LocalMux                       0              3665   1809  FALL       1
I__673/O                       LocalMux                     309              3973   1809  FALL       1
I__681/I                       InMux                          0              3973   1809  FALL       1
I__681/O                       InMux                        217              4191   1809  FALL       1
p_hLED_cl_4_i_0_LC_11_9_2/in1  LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_6_i_0_LC_11_9_0/in1
Capture Clock    : p_hLED_cl_6_i_0_LC_11_9_0/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__653/I                       Odrv4                          0              2921   1809  FALL       1
I__653/O                       Odrv4                        372              3293   1809  FALL       1
I__661/I                       Span4Mux_v                     0              3293   1809  FALL       1
I__661/O                       Span4Mux_v                   372              3665   1809  FALL       1
I__673/I                       LocalMux                       0              3665   1809  FALL       1
I__673/O                       LocalMux                     309              3973   1809  FALL       1
I__682/I                       InMux                          0              3973   1809  FALL       1
I__682/O                       InMux                        217              4191   1809  FALL       1
p_hLED_cl_6_i_0_LC_11_9_0/in1  LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_0_LC_11_6_1/lcout
Path End         : p_hLED_cl_8_i_0_LC_11_9_7/in2
Capture Clock    : p_hLED_cl_8_i_0_LC_11_9_7/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_0_LC_11_6_1/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_0_LC_11_6_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__653/I                       Odrv4                          0              2921   1809  FALL       1
I__653/O                       Odrv4                        372              3293   1809  FALL       1
I__661/I                       Span4Mux_v                     0              3293   1809  FALL       1
I__661/O                       Span4Mux_v                   372              3665   1809  FALL       1
I__673/I                       LocalMux                       0              3665   1809  FALL       1
I__673/O                       LocalMux                     309              3973   1809  FALL       1
I__683/I                       InMux                          0              3973   1809  FALL       1
I__683/O                       InMux                        217              4191   1809  FALL       1
I__687/I                       CascadeMux                     0              4191   1809  FALL       1
I__687/O                       CascadeMux                     0              4191   1809  FALL       1
p_hLED_cl_8_i_0_LC_11_9_7/in2  LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : hIndex_3_LC_11_6_3/in1
Capture Clock    : hIndex_3_LC_11_6_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__730/I                          LocalMux                       0              2921   1066  FALL       1
I__730/O                          LocalMux                     309              3230   1066  FALL       1
I__736/I                          InMux                          0              3230   1333  FALL       1
I__736/O                          InMux                        217              3447   1333  FALL       1
hIndex_RNIJ9CI_1_LC_11_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
hIndex_RNIJ9CI_1_LC_11_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__577/I                          LocalMux                       0              3735   1880  FALL       1
I__577/O                          LocalMux                     309              4044   1880  FALL       1
I__579/I                          InMux                          0              4044   1880  FALL       1
I__579/O                          InMux                        217              4261   1880  FALL       1
hIndex_3_LC_11_6_3/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_1_i_0_LC_12_7_4/in0
Capture Clock    : p_hLED_cl_1_i_0_LC_12_7_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__730/I                          LocalMux                       0              2921   1066  FALL       1
I__730/O                          LocalMux                     309              3230   1066  FALL       1
I__736/I                          InMux                          0              3230   1333  FALL       1
I__736/O                          InMux                        217              3447   1333  FALL       1
hIndex_RNIJ9CI_1_LC_11_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
hIndex_RNIJ9CI_1_LC_11_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__578/I                          LocalMux                       0              3735   1880  FALL       1
I__578/O                          LocalMux                     309              4044   1880  FALL       1
I__580/I                          InMux                          0              4044   1880  FALL       1
I__580/O                          InMux                        217              4261   1880  FALL       1
p_hLED_cl_1_i_0_LC_12_7_4/in0     LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_1_i_0_LC_12_7_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_2_LC_11_6_4/lcout
Path End         : p_hLED_cl_7_i_0_LC_12_7_1/in1
Capture Clock    : p_hLED_cl_7_i_0_LC_12_7_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_2_LC_11_6_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_2_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__730/I                          LocalMux                       0              2921   1066  FALL       1
I__730/O                          LocalMux                     309              3230   1066  FALL       1
I__736/I                          InMux                          0              3230   1333  FALL       1
I__736/O                          InMux                        217              3447   1333  FALL       1
hIndex_RNIJ9CI_1_LC_11_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
hIndex_RNIJ9CI_1_LC_11_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__578/I                          LocalMux                       0              3735   1880  FALL       1
I__578/O                          LocalMux                     309              4044   1880  FALL       1
I__581/I                          InMux                          0              4044   1880  FALL       1
I__581/O                          InMux                        217              4261   1880  FALL       1
p_hLED_cl_7_i_0_LC_12_7_1/in1     LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_7_i_0_LC_12_7_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : p_vLED_cl_9_i_0_LC_9_5_3/in1
Capture Clock    : p_vLED_cl_9_i_0_LC_9_5_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__361/I                         LocalMux                       0              2921   1066  FALL       1
I__361/O                         LocalMux                     309              3230   1066  FALL       1
I__365/I                         InMux                          0              3230   1880  FALL       1
I__365/O                         InMux                        217              3447   1880  FALL       1
vIndex_RNIUK6M_3_LC_9_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vIndex_RNIUK6M_3_LC_9_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__386/I                         LocalMux                       0              3735   1880  FALL       1
I__386/O                         LocalMux                     309              4044   1880  FALL       1
I__390/I                         InMux                          0              4044   1880  FALL       1
I__390/O                         InMux                        217              4261   1880  FALL       1
p_vLED_cl_9_i_0_LC_9_5_3/in1     LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_9_i_0_LC_9_5_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : vIndex_3_LC_8_6_3/in1
Capture Clock    : vIndex_3_LC_8_6_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__361/I                         LocalMux                       0              2921   1066  FALL       1
I__361/O                         LocalMux                     309              3230   1066  FALL       1
I__365/I                         InMux                          0              3230   1880  FALL       1
I__365/O                         InMux                        217              3447   1880  FALL       1
vIndex_RNIUK6M_3_LC_9_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vIndex_RNIUK6M_3_LC_9_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__387/I                         LocalMux                       0              3735   1880  FALL       1
I__387/O                         LocalMux                     309              4044   1880  FALL       1
I__391/I                         InMux                          0              4044   1880  FALL       1
I__391/O                         InMux                        217              4261   1880  FALL       1
vIndex_3_LC_8_6_3/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_0_LC_9_6_3/lcout
Path End         : vIndex_0_LC_9_6_3/in1
Capture Clock    : vIndex_0_LC_9_6_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_0_LC_9_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__361/I                         LocalMux                       0              2921   1066  FALL       1
I__361/O                         LocalMux                     309              3230   1066  FALL       1
I__365/I                         InMux                          0              3230   1880  FALL       1
I__365/O                         InMux                        217              3447   1880  FALL       1
vIndex_RNIUK6M_3_LC_9_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
vIndex_RNIUK6M_3_LC_9_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__388/I                         LocalMux                       0              3735   1880  FALL       1
I__388/O                         LocalMux                     309              4044   1880  FALL       1
I__392/I                         InMux                          0              4044   1880  FALL       1
I__392/O                         InMux                        217              4261   1880  FALL       1
vIndex_0_LC_9_6_3/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_0_LC_9_7_0/lcout
Path End         : ctr_1_LC_9_7_1/in3
Capture Clock    : ctr_1_LC_9_7_1/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_0_LC_9_7_0/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_0_LC_9_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       2
I__356/I                 Odrv4                          0              2921   1438  FALL       1
I__356/O                 Odrv4                        372              3293   1438  FALL       1
I__358/I                 LocalMux                       0              3293   1438  FALL       1
I__358/O                 LocalMux                     309              3602   1438  FALL       1
I__360/I                 InMux                          0              3602   1438  FALL       1
I__360/O                 InMux                        217              3819   1438  FALL       1
ctr_0_LC_9_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3819   1901  FALL       1
ctr_0_LC_9_7_0/carryout  LogicCell40_SEQ_MODE_1000    245              4065   1901  FALL       2
I__349/I                 InMux                          0              4065   1901  FALL       1
I__349/O                 InMux                        217              4282   1901  FALL       1
ctr_1_LC_9_7_1/in3       LogicCell40_SEQ_MODE_1000      0              4282   1901  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_1_LC_9_7_1/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballXVel_0_LC_7_7_5/lcout
Path End         : ballX_1_LC_7_7_1/in2
Capture Clock    : ballX_1_LC_7_7_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballXVel_0_LC_7_7_5/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballXVel_0_LC_7_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__157/I                            LocalMux                       0              2921   1066  FALL       1
I__157/O                            LocalMux                     309              3230   1066  FALL       1
I__158/I                            InMux                          0              3230   1971  FALL       1
I__158/O                            InMux                        217              3447   1971  FALL       1
ballXVel_RNIFI1J4_0_LC_7_7_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
ballXVel_RNIFI1J4_0_LC_7_7_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__154/I                            LocalMux                       0              3826   1971  FALL       1
I__154/O                            LocalMux                     309              4135   1971  FALL       1
I__155/I                            InMux                          0              4135   1971  FALL       1
I__155/O                            InMux                        217              4352   1971  FALL       1
I__156/I                            CascadeMux                     0              4352   1971  FALL       1
I__156/O                            CascadeMux                     0              4352   1971  FALL       1
ballX_1_LC_7_7_1/in2                LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_1_LC_7_7_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballYVel_0_LC_8_6_6/lcout
Path End         : ballY_1_LC_7_6_1/in2
Capture Clock    : ballY_1_LC_7_6_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
ballYVel_0_LC_8_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballYVel_0_LC_8_6_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__186/I                            LocalMux                       0              2921   1971  FALL       1
I__186/O                            LocalMux                     309              3230   1971  FALL       1
I__189/I                            InMux                          0              3230   1971  FALL       1
I__189/O                            InMux                        217              3447   1971  FALL       1
ballYVel_RNIGOGN4_0_LC_7_6_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
ballYVel_RNIGOGN4_0_LC_7_6_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__145/I                            LocalMux                       0              3826   1971  FALL       1
I__145/O                            LocalMux                     309              4135   1971  FALL       1
I__146/I                            InMux                          0              4135   1971  FALL       1
I__146/O                            InMux                        217              4352   1971  FALL       1
I__147/I                            CascadeMux                     0              4352   1971  FALL       1
I__147/O                            CascadeMux                     0              4352   1971  FALL       1
ballY_1_LC_7_6_1/in2                LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_1_LC_7_6_1/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballYVel_0_LC_8_6_6/lcout
Path End         : ballY_2_LC_7_6_2/in2
Capture Clock    : ballY_2_LC_7_6_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
ballYVel_0_LC_8_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballYVel_0_LC_8_6_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__186/I                              LocalMux                       0              2921   1971  FALL       1
I__186/O                              LocalMux                     309              3230   1971  FALL       1
I__190/I                              InMux                          0              3230   1971  FALL       1
I__190/O                              InMux                        217              3447   1971  FALL       1
ballYVel_RNIGOGN4_0_0_LC_7_6_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
ballYVel_RNIGOGN4_0_0_LC_7_6_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__148/I                              LocalMux                       0              3826   1971  FALL       1
I__148/O                              LocalMux                     309              4135   1971  FALL       1
I__149/I                              InMux                          0              4135   1971  FALL       1
I__149/O                              InMux                        217              4352   1971  FALL       1
I__150/I                              CascadeMux                     0              4352   1971  FALL       1
I__150/O                              CascadeMux                     0              4352   1971  FALL       1
ballY_2_LC_7_6_2/in2                  LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_2_LC_7_6_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ballXVel_0_LC_7_7_5/lcout
Path End         : ballX_2_LC_7_7_2/in2
Capture Clock    : ballX_2_LC_7_7_2/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballXVel_0_LC_7_7_5/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ballXVel_0_LC_7_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__157/I                              LocalMux                       0              2921   1066  FALL       1
I__157/O                              LocalMux                     309              3230   1066  FALL       1
I__159/I                              InMux                          0              3230   1978  FALL       1
I__159/O                              InMux                        217              3447   1978  FALL       1
ballXVel_RNIFI1J4_0_0_LC_7_7_6/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
ballXVel_RNIFI1J4_0_0_LC_7_7_6/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       1
I__163/I                              LocalMux                       0              3833   1978  FALL       1
I__163/O                              LocalMux                     309              4142   1978  FALL       1
I__164/I                              InMux                          0              4142   1978  FALL       1
I__164/O                              InMux                        217              4359   1978  FALL       1
I__165/I                              CascadeMux                     0              4359   1978  FALL       1
I__165/O                              CascadeMux                     0              4359   1978  FALL       1
ballX_2_LC_7_7_2/in2                  LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_2_LC_7_7_2/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : vIndex_0_LC_9_6_3/in2
Capture Clock    : vIndex_0_LC_9_6_3/clk
Hold Constraint  : 0p
Path slack       : 2013p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__689/I                          Odrv4                          0              2921   2013  FALL       1
I__689/O                          Odrv4                        372              3293   2013  FALL       1
I__697/I                          LocalMux                       0              3293   2013  FALL       1
I__697/O                          LocalMux                     309              3602   2013  FALL       1
I__706/I                          InMux                          0              3602   2013  FALL       1
I__706/O                          InMux                        217              3819   2013  FALL       1
hIndex_RNI6JO41_1_LC_9_6_1/in3    LogicCell40_SEQ_MODE_0000      0              3819   2013  FALL       1
hIndex_RNI6JO41_1_LC_9_6_1/ltout  LogicCell40_SEQ_MODE_0000    267              4086   2013  RISE       1
I__245/I                          CascadeMux                     0              4086   2013  RISE       1
I__245/O                          CascadeMux                     0              4086   2013  RISE       1
vIndex_RNI48VQ1_3_LC_9_6_2/in2    LogicCell40_SEQ_MODE_0000      0              4086   2013  RISE       1
vIndex_RNI48VQ1_3_LC_9_6_2/ltout  LogicCell40_SEQ_MODE_0000    309              4394   2013  RISE       1
I__384/I                          CascadeMux                     0              4394   2013  RISE       1
I__384/O                          CascadeMux                     0              4394   2013  RISE       1
vIndex_0_LC_9_6_3/in2             LogicCell40_SEQ_MODE_1000      0              4394   2013  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : vIndex_0_LC_9_6_3/in3
Capture Clock    : vIndex_0_LC_9_6_3/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__689/I                          Odrv4                          0              2921   2013  FALL       1
I__689/O                          Odrv4                        372              3293   2013  FALL       1
I__697/I                          LocalMux                       0              3293   2013  FALL       1
I__697/O                          LocalMux                     309              3602   2013  FALL       1
I__706/I                          InMux                          0              3602   2013  FALL       1
I__706/O                          InMux                        217              3819   2013  FALL       1
hIndex_RNI6JO41_1_LC_9_6_1/in3    LogicCell40_SEQ_MODE_0000      0              3819   2013  FALL       1
hIndex_RNI6JO41_1_LC_9_6_1/lcout  LogicCell40_SEQ_MODE_0000    288              4107   2251  FALL       2
I__379/I                          LocalMux                       0              4107   2251  FALL       1
I__379/O                          LocalMux                     309              4415   2251  FALL       1
I__381/I                          InMux                          0              4415   2251  FALL       1
I__381/O                          InMux                        217              4633   2251  FALL       1
vIndex_0_LC_9_6_3/in3             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__644/I                                              ClkMux                         0              2073  RISE       1
I__644/O                                              ClkMux                       309              2381  RISE       1
vIndex_0_LC_9_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_1_LC_11_6_2/lcout
Path End         : vIndex_3_LC_8_6_3/in2
Capture Clock    : vIndex_3_LC_8_6_3/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_1_LC_11_6_2/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_1_LC_11_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__689/I                          Odrv4                          0              2921   2013  FALL       1
I__689/O                          Odrv4                        372              3293   2013  FALL       1
I__697/I                          LocalMux                       0              3293   2013  FALL       1
I__697/O                          LocalMux                     309              3602   2013  FALL       1
I__706/I                          InMux                          0              3602   2013  FALL       1
I__706/O                          InMux                        217              3819   2013  FALL       1
hIndex_RNI6JO41_1_LC_9_6_1/in3    LogicCell40_SEQ_MODE_0000      0              3819   2013  FALL       1
hIndex_RNI6JO41_1_LC_9_6_1/lcout  LogicCell40_SEQ_MODE_0000    288              4107   2251  FALL       2
I__380/I                          LocalMux                       0              4107   2251  FALL       1
I__380/O                          LocalMux                     309              4415   2251  FALL       1
I__382/I                          InMux                          0              4415   2251  FALL       1
I__382/O                          InMux                        217              4633   2251  FALL       1
I__383/I                          CascadeMux                     0              4633   2251  FALL       1
I__383/O                          CascadeMux                     0              4633   2251  FALL       1
vIndex_3_LC_8_6_3/in2             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_3_LC_8_6_3/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_2_LC_9_7_2/lcout
Path End         : ballX_0_LC_7_7_0/in2
Capture Clock    : ballX_0_LC_7_7_0/clk
Hold Constraint  : 0p
Path slack       : 2518p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_2_LC_9_7_2/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_2_LC_9_7_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__345/I                        LocalMux                       0              2921   2518  FALL       1
I__345/O                        LocalMux                     309              3230   2518  FALL       1
I__347/I                        InMux                          0              3230   2518  FALL       1
I__347/O                        InMux                        217              3447   2518  FALL       1
ctr_RNI05AM_18_LC_8_7_3/in3     LogicCell40_SEQ_MODE_0000      0              3447   2518  FALL       1
ctr_RNI05AM_18_LC_8_7_3/ltout   LogicCell40_SEQ_MODE_0000    267              3714   2518  RISE       1
I__242/I                        CascadeMux                     0              3714   2518  RISE       1
I__242/O                        CascadeMux                     0              3714   2518  RISE       1
ctr_RNIOJLN1_15_LC_8_7_4/in2    LogicCell40_SEQ_MODE_0000      0              3714   2518  RISE       1
ctr_RNIOJLN1_15_LC_8_7_4/ltout  LogicCell40_SEQ_MODE_0000    309              4022   2518  RISE       1
I__239/I                        CascadeMux                     0              4022   2518  RISE       1
I__239/O                        CascadeMux                     0              4022   2518  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in2     LogicCell40_SEQ_MODE_0000      0              4022   2518  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout   LogicCell40_SEQ_MODE_0000    351              4373   2518  FALL      10
I__220/I                        LocalMux                       0              4373   2518  FALL       1
I__220/O                        LocalMux                     309              4682   2518  FALL       1
I__225/I                        InMux                          0              4682   2518  FALL       1
I__225/O                        InMux                        217              4899   2518  FALL       1
I__234/I                        CascadeMux                     0              4899   2518  FALL       1
I__234/O                        CascadeMux                     0              4899   2518  FALL       1
ballX_0_LC_7_7_0/in2            LogicCell40_SEQ_MODE_1000      0              4899   2518  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_0_LC_7_7_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_2_LC_9_7_2/lcout
Path End         : ballY_0_LC_7_6_0/in2
Capture Clock    : ballY_0_LC_7_6_0/clk
Hold Constraint  : 0p
Path slack       : 2518p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_2_LC_9_7_2/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_2_LC_9_7_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__345/I                        LocalMux                       0              2921   2518  FALL       1
I__345/O                        LocalMux                     309              3230   2518  FALL       1
I__347/I                        InMux                          0              3230   2518  FALL       1
I__347/O                        InMux                        217              3447   2518  FALL       1
ctr_RNI05AM_18_LC_8_7_3/in3     LogicCell40_SEQ_MODE_0000      0              3447   2518  FALL       1
ctr_RNI05AM_18_LC_8_7_3/ltout   LogicCell40_SEQ_MODE_0000    267              3714   2518  RISE       1
I__242/I                        CascadeMux                     0              3714   2518  RISE       1
I__242/O                        CascadeMux                     0              3714   2518  RISE       1
ctr_RNIOJLN1_15_LC_8_7_4/in2    LogicCell40_SEQ_MODE_0000      0              3714   2518  RISE       1
ctr_RNIOJLN1_15_LC_8_7_4/ltout  LogicCell40_SEQ_MODE_0000    309              4022   2518  RISE       1
I__239/I                        CascadeMux                     0              4022   2518  RISE       1
I__239/O                        CascadeMux                     0              4022   2518  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in2     LogicCell40_SEQ_MODE_0000      0              4022   2518  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout   LogicCell40_SEQ_MODE_0000    351              4373   2518  FALL      10
I__221/I                        LocalMux                       0              4373   2518  FALL       1
I__221/O                        LocalMux                     309              4682   2518  FALL       1
I__229/I                        InMux                          0              4682   2518  FALL       1
I__229/O                        InMux                        217              4899   2518  FALL       1
I__235/I                        CascadeMux                     0              4899   2518  FALL       1
I__235/O                        CascadeMux                     0              4899   2518  FALL       1
ballY_0_LC_7_6_0/in2            LogicCell40_SEQ_MODE_1000      0              4899   2518  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_0_LC_7_6_0/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_2_LC_9_7_2/lcout
Path End         : ballX_3_LC_7_7_3/in2
Capture Clock    : ballX_3_LC_7_7_3/clk
Hold Constraint  : 0p
Path slack       : 2518p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_2_LC_9_7_2/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_2_LC_9_7_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__345/I                        LocalMux                       0              2921   2518  FALL       1
I__345/O                        LocalMux                     309              3230   2518  FALL       1
I__347/I                        InMux                          0              3230   2518  FALL       1
I__347/O                        InMux                        217              3447   2518  FALL       1
ctr_RNI05AM_18_LC_8_7_3/in3     LogicCell40_SEQ_MODE_0000      0              3447   2518  FALL       1
ctr_RNI05AM_18_LC_8_7_3/ltout   LogicCell40_SEQ_MODE_0000    267              3714   2518  RISE       1
I__242/I                        CascadeMux                     0              3714   2518  RISE       1
I__242/O                        CascadeMux                     0              3714   2518  RISE       1
ctr_RNIOJLN1_15_LC_8_7_4/in2    LogicCell40_SEQ_MODE_0000      0              3714   2518  RISE       1
ctr_RNIOJLN1_15_LC_8_7_4/ltout  LogicCell40_SEQ_MODE_0000    309              4022   2518  RISE       1
I__239/I                        CascadeMux                     0              4022   2518  RISE       1
I__239/O                        CascadeMux                     0              4022   2518  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in2     LogicCell40_SEQ_MODE_0000      0              4022   2518  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout   LogicCell40_SEQ_MODE_0000    351              4373   2518  FALL      10
I__222/I                        LocalMux                       0              4373   2518  FALL       1
I__222/O                        LocalMux                     309              4682   2518  FALL       1
I__232/I                        InMux                          0              4682   2518  FALL       1
I__232/O                        InMux                        217              4899   2518  FALL       1
I__236/I                        CascadeMux                     0              4899   2518  FALL       1
I__236/O                        CascadeMux                     0              4899   2518  FALL       1
ballX_3_LC_7_7_3/in2            LogicCell40_SEQ_MODE_1000      0              4899   2518  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballX_3_LC_7_7_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_2_LC_9_7_2/lcout
Path End         : ballYVel_0_LC_8_6_6/in3
Capture Clock    : ballYVel_0_LC_8_6_6/clk
Hold Constraint  : 0p
Path slack       : 2518p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_2_LC_9_7_2/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_2_LC_9_7_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__345/I                        LocalMux                       0              2921   2518  FALL       1
I__345/O                        LocalMux                     309              3230   2518  FALL       1
I__347/I                        InMux                          0              3230   2518  FALL       1
I__347/O                        InMux                        217              3447   2518  FALL       1
ctr_RNI05AM_18_LC_8_7_3/in3     LogicCell40_SEQ_MODE_0000      0              3447   2518  FALL       1
ctr_RNI05AM_18_LC_8_7_3/ltout   LogicCell40_SEQ_MODE_0000    267              3714   2518  RISE       1
I__242/I                        CascadeMux                     0              3714   2518  RISE       1
I__242/O                        CascadeMux                     0              3714   2518  RISE       1
ctr_RNIOJLN1_15_LC_8_7_4/in2    LogicCell40_SEQ_MODE_0000      0              3714   2518  RISE       1
ctr_RNIOJLN1_15_LC_8_7_4/ltout  LogicCell40_SEQ_MODE_0000    309              4022   2518  RISE       1
I__239/I                        CascadeMux                     0              4022   2518  RISE       1
I__239/O                        CascadeMux                     0              4022   2518  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in2     LogicCell40_SEQ_MODE_0000      0              4022   2518  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout   LogicCell40_SEQ_MODE_0000    351              4373   2518  FALL      10
I__223/I                        LocalMux                       0              4373   2518  FALL       1
I__223/O                        LocalMux                     309              4682   2518  FALL       1
I__233/I                        InMux                          0              4682   2518  FALL       1
I__233/O                        InMux                        217              4899   2518  FALL       1
ballYVel_0_LC_8_6_6/in3         LogicCell40_SEQ_MODE_1000      0              4899   2518  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
ballYVel_0_LC_8_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_2_LC_9_7_2/lcout
Path End         : ballXVel_0_LC_7_7_5/in3
Capture Clock    : ballXVel_0_LC_7_7_5/clk
Hold Constraint  : 0p
Path slack       : 2518p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_2_LC_9_7_2/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_2_LC_9_7_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__345/I                        LocalMux                       0              2921   2518  FALL       1
I__345/O                        LocalMux                     309              3230   2518  FALL       1
I__347/I                        InMux                          0              3230   2518  FALL       1
I__347/O                        InMux                        217              3447   2518  FALL       1
ctr_RNI05AM_18_LC_8_7_3/in3     LogicCell40_SEQ_MODE_0000      0              3447   2518  FALL       1
ctr_RNI05AM_18_LC_8_7_3/ltout   LogicCell40_SEQ_MODE_0000    267              3714   2518  RISE       1
I__242/I                        CascadeMux                     0              3714   2518  RISE       1
I__242/O                        CascadeMux                     0              3714   2518  RISE       1
ctr_RNIOJLN1_15_LC_8_7_4/in2    LogicCell40_SEQ_MODE_0000      0              3714   2518  RISE       1
ctr_RNIOJLN1_15_LC_8_7_4/ltout  LogicCell40_SEQ_MODE_0000    309              4022   2518  RISE       1
I__239/I                        CascadeMux                     0              4022   2518  RISE       1
I__239/O                        CascadeMux                     0              4022   2518  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in2     LogicCell40_SEQ_MODE_0000      0              4022   2518  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout   LogicCell40_SEQ_MODE_0000    351              4373   2518  FALL      10
I__220/I                        LocalMux                       0              4373   2518  FALL       1
I__220/O                        LocalMux                     309              4682   2518  FALL       1
I__226/I                        InMux                          0              4682   2518  FALL       1
I__226/O                        InMux                        217              4899   2518  FALL       1
ballXVel_0_LC_7_7_5/in3         LogicCell40_SEQ_MODE_1000      0              4899   2518  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__638/I                                              ClkMux                         0              2073  RISE       1
I__638/O                                              ClkMux                       309              2381  RISE       1
ballXVel_0_LC_7_7_5/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ctr_2_LC_9_7_2/lcout
Path End         : ballY_3_LC_7_6_3/in1
Capture Clock    : ballY_3_LC_7_6_3/clk
Hold Constraint  : 0p
Path slack       : 2518p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__642/I                                              ClkMux                         0              2073  RISE       1
I__642/O                                              ClkMux                       309              2381  RISE       1
ctr_2_LC_9_7_2/clk                                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ctr_2_LC_9_7_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__345/I                        LocalMux                       0              2921   2518  FALL       1
I__345/O                        LocalMux                     309              3230   2518  FALL       1
I__347/I                        InMux                          0              3230   2518  FALL       1
I__347/O                        InMux                        217              3447   2518  FALL       1
ctr_RNI05AM_18_LC_8_7_3/in3     LogicCell40_SEQ_MODE_0000      0              3447   2518  FALL       1
ctr_RNI05AM_18_LC_8_7_3/ltout   LogicCell40_SEQ_MODE_0000    267              3714   2518  RISE       1
I__242/I                        CascadeMux                     0              3714   2518  RISE       1
I__242/O                        CascadeMux                     0              3714   2518  RISE       1
ctr_RNIOJLN1_15_LC_8_7_4/in2    LogicCell40_SEQ_MODE_0000      0              3714   2518  RISE       1
ctr_RNIOJLN1_15_LC_8_7_4/ltout  LogicCell40_SEQ_MODE_0000    309              4022   2518  RISE       1
I__239/I                        CascadeMux                     0              4022   2518  RISE       1
I__239/O                        CascadeMux                     0              4022   2518  RISE       1
ctr_RNID5D94_3_LC_8_7_5/in2     LogicCell40_SEQ_MODE_0000      0              4022   2518  RISE       1
ctr_RNID5D94_3_LC_8_7_5/lcout   LogicCell40_SEQ_MODE_0000    351              4373   2518  FALL      10
I__221/I                        LocalMux                       0              4373   2518  FALL       1
I__221/O                        LocalMux                     309              4682   2518  FALL       1
I__230/I                        InMux                          0              4682   2518  FALL       1
I__230/O                        InMux                        217              4899   2518  FALL       1
ballY_3_LC_7_6_3/in1            LogicCell40_SEQ_MODE_1000      0              4899   2518  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__640/I                                              ClkMux                         0              2073  RISE       1
I__640/O                                              ClkMux                       309              2381  RISE       1
ballY_3_LC_7_6_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_3_i_0_LC_9_5_6/ce
Capture Clock    : p_vLED_cl_3_i_0_LC_9_5_6/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__270/I                         LocalMux                       0              2921   2588  FALL       1
I__270/O                         LocalMux                     309              3230   2588  FALL       1
I__275/I                         InMux                          0              3230   2588  FALL       1
I__275/O                         InMux                        217              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL      10
I__311/I                         Odrv4                          0              3735   2588  FALL       1
I__311/O                         Odrv4                        372              4107   2588  FALL       1
I__313/I                         LocalMux                       0              4107   2588  FALL       1
I__313/O                         LocalMux                     309              4415   2588  FALL       1
I__315/I                         CEMux                          0              4415   2588  FALL       1
I__315/O                         CEMux                        554              4969   2588  FALL       1
p_vLED_cl_3_i_0_LC_9_5_6/ce      LogicCell40_SEQ_MODE_1000      0              4969   2588  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_5_i_0_LC_9_5_4/ce
Capture Clock    : p_vLED_cl_5_i_0_LC_9_5_4/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__270/I                         LocalMux                       0              2921   2588  FALL       1
I__270/O                         LocalMux                     309              3230   2588  FALL       1
I__275/I                         InMux                          0              3230   2588  FALL       1
I__275/O                         InMux                        217              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL      10
I__311/I                         Odrv4                          0              3735   2588  FALL       1
I__311/O                         Odrv4                        372              4107   2588  FALL       1
I__313/I                         LocalMux                       0              4107   2588  FALL       1
I__313/O                         LocalMux                     309              4415   2588  FALL       1
I__315/I                         CEMux                          0              4415   2588  FALL       1
I__315/O                         CEMux                        554              4969   2588  FALL       1
p_vLED_cl_5_i_0_LC_9_5_4/ce      LogicCell40_SEQ_MODE_1000      0              4969   2588  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_9_i_0_LC_9_5_3/ce
Capture Clock    : p_vLED_cl_9_i_0_LC_9_5_3/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__270/I                         LocalMux                       0              2921   2588  FALL       1
I__270/O                         LocalMux                     309              3230   2588  FALL       1
I__275/I                         InMux                          0              3230   2588  FALL       1
I__275/O                         InMux                        217              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL      10
I__311/I                         Odrv4                          0              3735   2588  FALL       1
I__311/O                         Odrv4                        372              4107   2588  FALL       1
I__313/I                         LocalMux                       0              4107   2588  FALL       1
I__313/O                         LocalMux                     309              4415   2588  FALL       1
I__315/I                         CEMux                          0              4415   2588  FALL       1
I__315/O                         CEMux                        554              4969   2588  FALL       1
p_vLED_cl_9_i_0_LC_9_5_3/ce      LogicCell40_SEQ_MODE_1000      0              4969   2588  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_9_i_0_LC_9_5_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_1_i_0_LC_9_5_1/ce
Capture Clock    : p_vLED_cl_1_i_0_LC_9_5_1/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__270/I                         LocalMux                       0              2921   2588  FALL       1
I__270/O                         LocalMux                     309              3230   2588  FALL       1
I__275/I                         InMux                          0              3230   2588  FALL       1
I__275/O                         InMux                        217              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL      10
I__311/I                         Odrv4                          0              3735   2588  FALL       1
I__311/O                         Odrv4                        372              4107   2588  FALL       1
I__313/I                         LocalMux                       0              4107   2588  FALL       1
I__313/O                         LocalMux                     309              4415   2588  FALL       1
I__315/I                         CEMux                          0              4415   2588  FALL       1
I__315/O                         CEMux                        554              4969   2588  FALL       1
p_vLED_cl_1_i_0_LC_9_5_1/ce      LogicCell40_SEQ_MODE_1000      0              4969   2588  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_6_i_0_LC_9_4_7/ce
Capture Clock    : p_vLED_cl_6_i_0_LC_9_4_7/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__270/I                         LocalMux                       0              2921   2588  FALL       1
I__270/O                         LocalMux                     309              3230   2588  FALL       1
I__275/I                         InMux                          0              3230   2588  FALL       1
I__275/O                         InMux                        217              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL      10
I__312/I                         Odrv4                          0              3735   2588  FALL       1
I__312/O                         Odrv4                        372              4107   2588  FALL       1
I__314/I                         LocalMux                       0              4107   2588  FALL       1
I__314/O                         LocalMux                     309              4415   2588  FALL       1
I__316/I                         CEMux                          0              4415   2588  FALL       1
I__316/O                         CEMux                        554              4969   2588  FALL       1
p_vLED_cl_6_i_0_LC_9_4_7/ce      LogicCell40_SEQ_MODE_1000      0              4969   2588  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_8_i_0_LC_9_4_6/ce
Capture Clock    : p_vLED_cl_8_i_0_LC_9_4_6/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__270/I                         LocalMux                       0              2921   2588  FALL       1
I__270/O                         LocalMux                     309              3230   2588  FALL       1
I__275/I                         InMux                          0              3230   2588  FALL       1
I__275/O                         InMux                        217              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL      10
I__312/I                         Odrv4                          0              3735   2588  FALL       1
I__312/O                         Odrv4                        372              4107   2588  FALL       1
I__314/I                         LocalMux                       0              4107   2588  FALL       1
I__314/O                         LocalMux                     309              4415   2588  FALL       1
I__316/I                         CEMux                          0              4415   2588  FALL       1
I__316/O                         CEMux                        554              4969   2588  FALL       1
p_vLED_cl_8_i_0_LC_9_4_6/ce      LogicCell40_SEQ_MODE_1000      0              4969   2588  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_2_i_0_LC_9_4_5/ce
Capture Clock    : p_vLED_cl_2_i_0_LC_9_4_5/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__270/I                         LocalMux                       0              2921   2588  FALL       1
I__270/O                         LocalMux                     309              3230   2588  FALL       1
I__275/I                         InMux                          0              3230   2588  FALL       1
I__275/O                         InMux                        217              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL      10
I__312/I                         Odrv4                          0              3735   2588  FALL       1
I__312/O                         Odrv4                        372              4107   2588  FALL       1
I__314/I                         LocalMux                       0              4107   2588  FALL       1
I__314/O                         LocalMux                     309              4415   2588  FALL       1
I__316/I                         CEMux                          0              4415   2588  FALL       1
I__316/O                         CEMux                        554              4969   2588  FALL       1
p_vLED_cl_2_i_0_LC_9_4_5/ce      LogicCell40_SEQ_MODE_1000      0              4969   2588  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_7_i_0_LC_9_4_4/ce
Capture Clock    : p_vLED_cl_7_i_0_LC_9_4_4/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__270/I                         LocalMux                       0              2921   2588  FALL       1
I__270/O                         LocalMux                     309              3230   2588  FALL       1
I__275/I                         InMux                          0              3230   2588  FALL       1
I__275/O                         InMux                        217              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL      10
I__312/I                         Odrv4                          0              3735   2588  FALL       1
I__312/O                         Odrv4                        372              4107   2588  FALL       1
I__314/I                         LocalMux                       0              4107   2588  FALL       1
I__314/O                         LocalMux                     309              4415   2588  FALL       1
I__316/I                         CEMux                          0              4415   2588  FALL       1
I__316/O                         CEMux                        554              4969   2588  FALL       1
p_vLED_cl_7_i_0_LC_9_4_4/ce      LogicCell40_SEQ_MODE_1000      0              4969   2588  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_i_0_LC_9_4_2/ce
Capture Clock    : p_vLED_cl_i_0_LC_9_4_2/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__270/I                         LocalMux                       0              2921   2588  FALL       1
I__270/O                         LocalMux                     309              3230   2588  FALL       1
I__275/I                         InMux                          0              3230   2588  FALL       1
I__275/O                         InMux                        217              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL      10
I__312/I                         Odrv4                          0              3735   2588  FALL       1
I__312/O                         Odrv4                        372              4107   2588  FALL       1
I__314/I                         LocalMux                       0              4107   2588  FALL       1
I__314/O                         LocalMux                     309              4415   2588  FALL       1
I__316/I                         CEMux                          0              4415   2588  FALL       1
I__316/O                         CEMux                        554              4969   2588  FALL       1
p_vLED_cl_i_0_LC_9_4_2/ce        LogicCell40_SEQ_MODE_1000      0              4969   2588  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_i_0_LC_9_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vIndex_1_LC_8_6_1/lcout
Path End         : p_vLED_cl_4_i_0_LC_9_4_1/ce
Capture Clock    : p_vLED_cl_4_i_0_LC_9_4_1/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__641/I                                              ClkMux                         0              2073  RISE       1
I__641/O                                              ClkMux                       309              2381  RISE       1
vIndex_1_LC_8_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
vIndex_1_LC_8_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__270/I                         LocalMux                       0              2921   2588  FALL       1
I__270/O                         LocalMux                     309              3230   2588  FALL       1
I__275/I                         InMux                          0              3230   2588  FALL       1
I__275/O                         InMux                        217              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
ballY_RNIKQR82_1_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL      10
I__312/I                         Odrv4                          0              3735   2588  FALL       1
I__312/O                         Odrv4                        372              4107   2588  FALL       1
I__314/I                         LocalMux                       0              4107   2588  FALL       1
I__314/O                         LocalMux                     309              4415   2588  FALL       1
I__316/I                         CEMux                          0              4415   2588  FALL       1
I__316/O                         CEMux                        554              4969   2588  FALL       1
p_vLED_cl_4_i_0_LC_9_4_1/ce      LogicCell40_SEQ_MODE_1000      0              4969   2588  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_14_i_0_LC_12_7_6/ce
Capture Clock    : p_hLED_cl_14_i_0_LC_12_7_6/clk
Hold Constraint  : 0p
Path slack       : 3416p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                          Odrv4                          0              2921   1438  FALL       1
I__755/O                          Odrv4                        372              3293   1438  FALL       1
I__760/I                          LocalMux                       0              3293   3416  FALL       1
I__760/O                          LocalMux                     309              3602   3416  FALL       1
I__773/I                          InMux                          0              3602   3416  FALL       1
I__773/O                          InMux                        217              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3416  FALL      15
I__625/I                          Odrv4                          0              4107   3416  FALL       1
I__625/O                          Odrv4                        372              4478   3416  FALL       1
I__626/I                          Span4Mux_h                     0              4478   3416  FALL       1
I__626/O                          Span4Mux_h                   316              4794   3416  FALL       1
I__627/I                          Span4Mux_s0_h                  0              4794   3416  FALL       1
I__627/O                          Span4Mux_s0_h                140              4934   3416  FALL       1
I__629/I                          LocalMux                       0              4934   3416  FALL       1
I__629/O                          LocalMux                     309              5243   3416  FALL       1
I__632/I                          CEMux                          0              5243   3416  FALL       1
I__632/O                          CEMux                        554              5797   3416  FALL       1
p_hLED_cl_14_i_0_LC_12_7_6/ce     LogicCell40_SEQ_MODE_1000      0              5797   3416  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_1_i_0_LC_12_7_4/ce
Capture Clock    : p_hLED_cl_1_i_0_LC_12_7_4/clk
Hold Constraint  : 0p
Path slack       : 3416p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                          Odrv4                          0              2921   1438  FALL       1
I__755/O                          Odrv4                        372              3293   1438  FALL       1
I__760/I                          LocalMux                       0              3293   3416  FALL       1
I__760/O                          LocalMux                     309              3602   3416  FALL       1
I__773/I                          InMux                          0              3602   3416  FALL       1
I__773/O                          InMux                        217              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3416  FALL      15
I__625/I                          Odrv4                          0              4107   3416  FALL       1
I__625/O                          Odrv4                        372              4478   3416  FALL       1
I__626/I                          Span4Mux_h                     0              4478   3416  FALL       1
I__626/O                          Span4Mux_h                   316              4794   3416  FALL       1
I__627/I                          Span4Mux_s0_h                  0              4794   3416  FALL       1
I__627/O                          Span4Mux_s0_h                140              4934   3416  FALL       1
I__629/I                          LocalMux                       0              4934   3416  FALL       1
I__629/O                          LocalMux                     309              5243   3416  FALL       1
I__632/I                          CEMux                          0              5243   3416  FALL       1
I__632/O                          CEMux                        554              5797   3416  FALL       1
p_hLED_cl_1_i_0_LC_12_7_4/ce      LogicCell40_SEQ_MODE_1000      0              5797   3416  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_1_i_0_LC_12_7_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_2_i_0_LC_12_7_3/ce
Capture Clock    : p_hLED_cl_2_i_0_LC_12_7_3/clk
Hold Constraint  : 0p
Path slack       : 3416p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                          Odrv4                          0              2921   1438  FALL       1
I__755/O                          Odrv4                        372              3293   1438  FALL       1
I__760/I                          LocalMux                       0              3293   3416  FALL       1
I__760/O                          LocalMux                     309              3602   3416  FALL       1
I__773/I                          InMux                          0              3602   3416  FALL       1
I__773/O                          InMux                        217              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3416  FALL      15
I__625/I                          Odrv4                          0              4107   3416  FALL       1
I__625/O                          Odrv4                        372              4478   3416  FALL       1
I__626/I                          Span4Mux_h                     0              4478   3416  FALL       1
I__626/O                          Span4Mux_h                   316              4794   3416  FALL       1
I__627/I                          Span4Mux_s0_h                  0              4794   3416  FALL       1
I__627/O                          Span4Mux_s0_h                140              4934   3416  FALL       1
I__629/I                          LocalMux                       0              4934   3416  FALL       1
I__629/O                          LocalMux                     309              5243   3416  FALL       1
I__632/I                          CEMux                          0              5243   3416  FALL       1
I__632/O                          CEMux                        554              5797   3416  FALL       1
p_hLED_cl_2_i_0_LC_12_7_3/ce      LogicCell40_SEQ_MODE_1000      0              5797   3416  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_i_0_LC_12_7_2/ce
Capture Clock    : p_hLED_cl_i_0_LC_12_7_2/clk
Hold Constraint  : 0p
Path slack       : 3416p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                          Odrv4                          0              2921   1438  FALL       1
I__755/O                          Odrv4                        372              3293   1438  FALL       1
I__760/I                          LocalMux                       0              3293   3416  FALL       1
I__760/O                          LocalMux                     309              3602   3416  FALL       1
I__773/I                          InMux                          0              3602   3416  FALL       1
I__773/O                          InMux                        217              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3416  FALL      15
I__625/I                          Odrv4                          0              4107   3416  FALL       1
I__625/O                          Odrv4                        372              4478   3416  FALL       1
I__626/I                          Span4Mux_h                     0              4478   3416  FALL       1
I__626/O                          Span4Mux_h                   316              4794   3416  FALL       1
I__627/I                          Span4Mux_s0_h                  0              4794   3416  FALL       1
I__627/O                          Span4Mux_s0_h                140              4934   3416  FALL       1
I__629/I                          LocalMux                       0              4934   3416  FALL       1
I__629/O                          LocalMux                     309              5243   3416  FALL       1
I__632/I                          CEMux                          0              5243   3416  FALL       1
I__632/O                          CEMux                        554              5797   3416  FALL       1
p_hLED_cl_i_0_LC_12_7_2/ce        LogicCell40_SEQ_MODE_1000      0              5797   3416  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_i_0_LC_12_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_7_i_0_LC_12_7_1/ce
Capture Clock    : p_hLED_cl_7_i_0_LC_12_7_1/clk
Hold Constraint  : 0p
Path slack       : 3416p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                          Odrv4                          0              2921   1438  FALL       1
I__755/O                          Odrv4                        372              3293   1438  FALL       1
I__760/I                          LocalMux                       0              3293   3416  FALL       1
I__760/O                          LocalMux                     309              3602   3416  FALL       1
I__773/I                          InMux                          0              3602   3416  FALL       1
I__773/O                          InMux                        217              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3416  FALL      15
I__625/I                          Odrv4                          0              4107   3416  FALL       1
I__625/O                          Odrv4                        372              4478   3416  FALL       1
I__626/I                          Span4Mux_h                     0              4478   3416  FALL       1
I__626/O                          Span4Mux_h                   316              4794   3416  FALL       1
I__627/I                          Span4Mux_s0_h                  0              4794   3416  FALL       1
I__627/O                          Span4Mux_s0_h                140              4934   3416  FALL       1
I__629/I                          LocalMux                       0              4934   3416  FALL       1
I__629/O                          LocalMux                     309              5243   3416  FALL       1
I__632/I                          CEMux                          0              5243   3416  FALL       1
I__632/O                          CEMux                        554              5797   3416  FALL       1
p_hLED_cl_7_i_0_LC_12_7_1/ce      LogicCell40_SEQ_MODE_1000      0              5797   3416  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_7_i_0_LC_12_7_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_13_i_0_LC_12_9_7/ce
Capture Clock    : p_hLED_cl_13_i_0_LC_12_9_7/clk
Hold Constraint  : 0p
Path slack       : 3647p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                          Odrv4                          0              2921   1438  FALL       1
I__755/O                          Odrv4                        372              3293   1438  FALL       1
I__760/I                          LocalMux                       0              3293   3416  FALL       1
I__760/O                          LocalMux                     309              3602   3416  FALL       1
I__773/I                          InMux                          0              3602   3416  FALL       1
I__773/O                          InMux                        217              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3416  FALL      15
I__625/I                          Odrv4                          0              4107   3416  FALL       1
I__625/O                          Odrv4                        372              4478   3416  FALL       1
I__626/I                          Span4Mux_h                     0              4478   3416  FALL       1
I__626/O                          Span4Mux_h                   316              4794   3416  FALL       1
I__628/I                          Span4Mux_v                     0              4794   3647  FALL       1
I__628/O                          Span4Mux_v                   372              5166   3647  FALL       1
I__631/I                          LocalMux                       0              5166   3647  FALL       1
I__631/O                          LocalMux                     309              5474   3647  FALL       1
I__634/I                          CEMux                          0              5474   3647  FALL       1
I__634/O                          CEMux                        554              6028   3647  FALL       1
p_hLED_cl_13_i_0_LC_12_9_7/ce     LogicCell40_SEQ_MODE_1000      0              6028   3647  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_5_i_0_LC_12_9_6/ce
Capture Clock    : p_hLED_cl_5_i_0_LC_12_9_6/clk
Hold Constraint  : 0p
Path slack       : 3647p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                          Odrv4                          0              2921   1438  FALL       1
I__755/O                          Odrv4                        372              3293   1438  FALL       1
I__760/I                          LocalMux                       0              3293   3416  FALL       1
I__760/O                          LocalMux                     309              3602   3416  FALL       1
I__773/I                          InMux                          0              3602   3416  FALL       1
I__773/O                          InMux                        217              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3416  FALL      15
I__625/I                          Odrv4                          0              4107   3416  FALL       1
I__625/O                          Odrv4                        372              4478   3416  FALL       1
I__626/I                          Span4Mux_h                     0              4478   3416  FALL       1
I__626/O                          Span4Mux_h                   316              4794   3416  FALL       1
I__628/I                          Span4Mux_v                     0              4794   3647  FALL       1
I__628/O                          Span4Mux_v                   372              5166   3647  FALL       1
I__631/I                          LocalMux                       0              5166   3647  FALL       1
I__631/O                          LocalMux                     309              5474   3647  FALL       1
I__634/I                          CEMux                          0              5474   3647  FALL       1
I__634/O                          CEMux                        554              6028   3647  FALL       1
p_hLED_cl_5_i_0_LC_12_9_6/ce      LogicCell40_SEQ_MODE_1000      0              6028   3647  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_11_i_0_LC_12_9_4/ce
Capture Clock    : p_hLED_cl_11_i_0_LC_12_9_4/clk
Hold Constraint  : 0p
Path slack       : 3647p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                          Odrv4                          0              2921   1438  FALL       1
I__755/O                          Odrv4                        372              3293   1438  FALL       1
I__760/I                          LocalMux                       0              3293   3416  FALL       1
I__760/O                          LocalMux                     309              3602   3416  FALL       1
I__773/I                          InMux                          0              3602   3416  FALL       1
I__773/O                          InMux                        217              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3416  FALL      15
I__625/I                          Odrv4                          0              4107   3416  FALL       1
I__625/O                          Odrv4                        372              4478   3416  FALL       1
I__626/I                          Span4Mux_h                     0              4478   3416  FALL       1
I__626/O                          Span4Mux_h                   316              4794   3416  FALL       1
I__628/I                          Span4Mux_v                     0              4794   3647  FALL       1
I__628/O                          Span4Mux_v                   372              5166   3647  FALL       1
I__631/I                          LocalMux                       0              5166   3647  FALL       1
I__631/O                          LocalMux                     309              5474   3647  FALL       1
I__634/I                          CEMux                          0              5474   3647  FALL       1
I__634/O                          CEMux                        554              6028   3647  FALL       1
p_hLED_cl_11_i_0_LC_12_9_4/ce     LogicCell40_SEQ_MODE_1000      0              6028   3647  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_3_i_0_LC_12_9_3/ce
Capture Clock    : p_hLED_cl_3_i_0_LC_12_9_3/clk
Hold Constraint  : 0p
Path slack       : 3647p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                          Odrv4                          0              2921   1438  FALL       1
I__755/O                          Odrv4                        372              3293   1438  FALL       1
I__760/I                          LocalMux                       0              3293   3416  FALL       1
I__760/O                          LocalMux                     309              3602   3416  FALL       1
I__773/I                          InMux                          0              3602   3416  FALL       1
I__773/O                          InMux                        217              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3416  FALL      15
I__625/I                          Odrv4                          0              4107   3416  FALL       1
I__625/O                          Odrv4                        372              4478   3416  FALL       1
I__626/I                          Span4Mux_h                     0              4478   3416  FALL       1
I__626/O                          Span4Mux_h                   316              4794   3416  FALL       1
I__628/I                          Span4Mux_v                     0              4794   3647  FALL       1
I__628/O                          Span4Mux_v                   372              5166   3647  FALL       1
I__631/I                          LocalMux                       0              5166   3647  FALL       1
I__631/O                          LocalMux                     309              5474   3647  FALL       1
I__634/I                          CEMux                          0              5474   3647  FALL       1
I__634/O                          CEMux                        554              6028   3647  FALL       1
p_hLED_cl_3_i_0_LC_12_9_3/ce      LogicCell40_SEQ_MODE_1000      0              6028   3647  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_9_i_0_LC_12_9_1/ce
Capture Clock    : p_hLED_cl_9_i_0_LC_12_9_1/clk
Hold Constraint  : 0p
Path slack       : 3647p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                          Odrv4                          0              2921   1438  FALL       1
I__755/O                          Odrv4                        372              3293   1438  FALL       1
I__760/I                          LocalMux                       0              3293   3416  FALL       1
I__760/O                          LocalMux                     309              3602   3416  FALL       1
I__773/I                          InMux                          0              3602   3416  FALL       1
I__773/O                          InMux                        217              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3416  FALL      15
I__625/I                          Odrv4                          0              4107   3416  FALL       1
I__625/O                          Odrv4                        372              4478   3416  FALL       1
I__626/I                          Span4Mux_h                     0              4478   3416  FALL       1
I__626/O                          Span4Mux_h                   316              4794   3416  FALL       1
I__628/I                          Span4Mux_v                     0              4794   3647  FALL       1
I__628/O                          Span4Mux_v                   372              5166   3647  FALL       1
I__631/I                          LocalMux                       0              5166   3647  FALL       1
I__631/O                          LocalMux                     309              5474   3647  FALL       1
I__634/I                          CEMux                          0              5474   3647  FALL       1
I__634/O                          CEMux                        554              6028   3647  FALL       1
p_hLED_cl_9_i_0_LC_12_9_1/ce      LogicCell40_SEQ_MODE_1000      0              6028   3647  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_10_i_0_LC_12_9_0/ce
Capture Clock    : p_hLED_cl_10_i_0_LC_12_9_0/clk
Hold Constraint  : 0p
Path slack       : 3647p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                          Odrv4                          0              2921   1438  FALL       1
I__755/O                          Odrv4                        372              3293   1438  FALL       1
I__760/I                          LocalMux                       0              3293   3416  FALL       1
I__760/O                          LocalMux                     309              3602   3416  FALL       1
I__773/I                          InMux                          0              3602   3416  FALL       1
I__773/O                          InMux                        217              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3416  FALL      15
I__625/I                          Odrv4                          0              4107   3416  FALL       1
I__625/O                          Odrv4                        372              4478   3416  FALL       1
I__626/I                          Span4Mux_h                     0              4478   3416  FALL       1
I__626/O                          Span4Mux_h                   316              4794   3416  FALL       1
I__628/I                          Span4Mux_v                     0              4794   3647  FALL       1
I__628/O                          Span4Mux_v                   372              5166   3647  FALL       1
I__631/I                          LocalMux                       0              5166   3647  FALL       1
I__631/O                          LocalMux                     309              5474   3647  FALL       1
I__634/I                          CEMux                          0              5474   3647  FALL       1
I__634/O                          CEMux                        554              6028   3647  FALL       1
p_hLED_cl_10_i_0_LC_12_9_0/ce     LogicCell40_SEQ_MODE_1000      0              6028   3647  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_8_i_0_LC_11_9_7/ce
Capture Clock    : p_hLED_cl_8_i_0_LC_11_9_7/clk
Hold Constraint  : 0p
Path slack       : 3788p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                          Odrv4                          0              2921   1438  FALL       1
I__755/O                          Odrv4                        372              3293   1438  FALL       1
I__760/I                          LocalMux                       0              3293   3416  FALL       1
I__760/O                          LocalMux                     309              3602   3416  FALL       1
I__773/I                          InMux                          0              3602   3416  FALL       1
I__773/O                          InMux                        217              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3416  FALL      15
I__625/I                          Odrv4                          0              4107   3416  FALL       1
I__625/O                          Odrv4                        372              4478   3416  FALL       1
I__626/I                          Span4Mux_h                     0              4478   3416  FALL       1
I__626/O                          Span4Mux_h                   316              4794   3416  FALL       1
I__627/I                          Span4Mux_s0_h                  0              4794   3416  FALL       1
I__627/O                          Span4Mux_s0_h                140              4934   3416  FALL       1
I__630/I                          Span4Mux_v                     0              4934   3787  FALL       1
I__630/O                          Span4Mux_v                   372              5306   3787  FALL       1
I__633/I                          LocalMux                       0              5306   3787  FALL       1
I__633/O                          LocalMux                     309              5615   3787  FALL       1
I__635/I                          CEMux                          0              5615   3787  FALL       1
I__635/O                          CEMux                        554              6169   3787  FALL       1
p_hLED_cl_8_i_0_LC_11_9_7/ce      LogicCell40_SEQ_MODE_1000      0              6169   3787  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_12_i_0_LC_11_9_6/ce
Capture Clock    : p_hLED_cl_12_i_0_LC_11_9_6/clk
Hold Constraint  : 0p
Path slack       : 3788p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                          Odrv4                          0              2921   1438  FALL       1
I__755/O                          Odrv4                        372              3293   1438  FALL       1
I__760/I                          LocalMux                       0              3293   3416  FALL       1
I__760/O                          LocalMux                     309              3602   3416  FALL       1
I__773/I                          InMux                          0              3602   3416  FALL       1
I__773/O                          InMux                        217              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3416  FALL      15
I__625/I                          Odrv4                          0              4107   3416  FALL       1
I__625/O                          Odrv4                        372              4478   3416  FALL       1
I__626/I                          Span4Mux_h                     0              4478   3416  FALL       1
I__626/O                          Span4Mux_h                   316              4794   3416  FALL       1
I__627/I                          Span4Mux_s0_h                  0              4794   3416  FALL       1
I__627/O                          Span4Mux_s0_h                140              4934   3416  FALL       1
I__630/I                          Span4Mux_v                     0              4934   3787  FALL       1
I__630/O                          Span4Mux_v                   372              5306   3787  FALL       1
I__633/I                          LocalMux                       0              5306   3787  FALL       1
I__633/O                          LocalMux                     309              5615   3787  FALL       1
I__635/I                          CEMux                          0              5615   3787  FALL       1
I__635/O                          CEMux                        554              6169   3787  FALL       1
p_hLED_cl_12_i_0_LC_11_9_6/ce     LogicCell40_SEQ_MODE_1000      0              6169   3787  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_4_i_0_LC_11_9_2/ce
Capture Clock    : p_hLED_cl_4_i_0_LC_11_9_2/clk
Hold Constraint  : 0p
Path slack       : 3788p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                          Odrv4                          0              2921   1438  FALL       1
I__755/O                          Odrv4                        372              3293   1438  FALL       1
I__760/I                          LocalMux                       0              3293   3416  FALL       1
I__760/O                          LocalMux                     309              3602   3416  FALL       1
I__773/I                          InMux                          0              3602   3416  FALL       1
I__773/O                          InMux                        217              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3416  FALL      15
I__625/I                          Odrv4                          0              4107   3416  FALL       1
I__625/O                          Odrv4                        372              4478   3416  FALL       1
I__626/I                          Span4Mux_h                     0              4478   3416  FALL       1
I__626/O                          Span4Mux_h                   316              4794   3416  FALL       1
I__627/I                          Span4Mux_s0_h                  0              4794   3416  FALL       1
I__627/O                          Span4Mux_s0_h                140              4934   3416  FALL       1
I__630/I                          Span4Mux_v                     0              4934   3787  FALL       1
I__630/O                          Span4Mux_v                   372              5306   3787  FALL       1
I__633/I                          LocalMux                       0              5306   3787  FALL       1
I__633/O                          LocalMux                     309              5615   3787  FALL       1
I__635/I                          CEMux                          0              5615   3787  FALL       1
I__635/O                          CEMux                        554              6169   3787  FALL       1
p_hLED_cl_4_i_0_LC_11_9_2/ce      LogicCell40_SEQ_MODE_1000      0              6169   3787  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hIndex_3_LC_11_6_3/lcout
Path End         : p_hLED_cl_6_i_0_LC_11_9_0/ce
Capture Clock    : p_hLED_cl_6_i_0_LC_11_9_0/clk
Hold Constraint  : 0p
Path slack       : 3788p

Capture Clock Arrival Time (clk12:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__647/I                                              ClkMux                         0              2073  RISE       1
I__647/O                                              ClkMux                       309              2381  RISE       1
hIndex_3_LC_11_6_3/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hIndex_3_LC_11_6_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      21
I__755/I                          Odrv4                          0              2921   1438  FALL       1
I__755/O                          Odrv4                        372              3293   1438  FALL       1
I__760/I                          LocalMux                       0              3293   3416  FALL       1
I__760/O                          LocalMux                     309              3602   3416  FALL       1
I__773/I                          InMux                          0              3602   3416  FALL       1
I__773/O                          InMux                        217              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3819   3416  FALL       1
ballX_RNIOC1J2_3_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4107   3416  FALL      15
I__625/I                          Odrv4                          0              4107   3416  FALL       1
I__625/O                          Odrv4                        372              4478   3416  FALL       1
I__626/I                          Span4Mux_h                     0              4478   3416  FALL       1
I__626/O                          Span4Mux_h                   316              4794   3416  FALL       1
I__627/I                          Span4Mux_s0_h                  0              4794   3416  FALL       1
I__627/O                          Span4Mux_s0_h                140              4934   3416  FALL       1
I__630/I                          Span4Mux_v                     0              4934   3787  FALL       1
I__630/O                          Span4Mux_v                   372              5306   3787  FALL       1
I__633/I                          LocalMux                       0              5306   3787  FALL       1
I__633/O                          LocalMux                     309              5615   3787  FALL       1
I__635/I                          CEMux                          0              5615   3787  FALL       1
I__635/O                          CEMux                        554              6169   3787  FALL       1
p_hLED_cl_6_i_0_LC_11_9_0/ce      LogicCell40_SEQ_MODE_1000      0              6169   3787  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_13_i_0_LC_12_9_7/lcout
Path End         : p_hLED[10]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_13_i_0_LC_12_9_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_13_i_0_LC_12_9_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__623/I                              LocalMux                       0              2921   +INF  RISE       1
I__623/O                              LocalMux                     330              3251   +INF  RISE       1
I__624/I                              InMux                          0              3251   +INF  RISE       1
I__624/O                              InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_10_LC_12_10_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_10_LC_12_10_4/lcout  LogicCell40_SEQ_MODE_0000    386              3896   +INF  FALL       1
I__619/I                              Odrv4                          0              3896   +INF  FALL       1
I__619/O                              Odrv4                        372              4268   +INF  FALL       1
I__620/I                              Span4Mux_s0_h                  0              4268   +INF  FALL       1
I__620/O                              Span4Mux_s0_h                140              4408   +INF  FALL       1
I__621/I                              LocalMux                       0              4408   +INF  FALL       1
I__621/O                              LocalMux                     309              4717   +INF  FALL       1
I__622/I                              IoInMux                        0              4717   +INF  FALL       1
I__622/O                              IoInMux                      217              4934   +INF  FALL       1
p_hLED_obuft_10_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4934   +INF  FALL       1
p_hLED_obuft_10_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5145   +INF  FALL       1
p_hLED_obuft_10_iopad/OE              IO_PAD                         0              5145   +INF  FALL       1
p_hLED_obuft_10_iopad/PACKAGEPIN:out  IO_PAD                      2088              7233   +INF  FALL       1
p_hLED[10]                            top                            0              7233   +INF  FALL       1


++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_5_i_0_LC_12_9_6/lcout
Path End         : p_hLED[13]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           7113
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_5_i_0_LC_12_9_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_5_i_0_LC_12_9_6/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__794/I                              Odrv12                         0              2921   +INF  RISE       1
I__794/O                              Odrv12                       491              3412   +INF  RISE       1
I__795/I                              LocalMux                       0              3412   +INF  RISE       1
I__795/O                              LocalMux                     330              3742   +INF  RISE       1
I__796/I                              InMux                          0              3742   +INF  RISE       1
I__796/O                              InMux                        259              4001   +INF  RISE       1
p_hLED_obuft_RNO_13_LC_12_15_0/in3    LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
p_hLED_obuft_RNO_13_LC_12_15_0/lcout  LogicCell40_SEQ_MODE_0000    288              4289   +INF  FALL       1
I__792/I                              LocalMux                       0              4289   +INF  FALL       1
I__792/O                              LocalMux                     309              4598   +INF  FALL       1
I__793/I                              IoInMux                        0              4598   +INF  FALL       1
I__793/O                              IoInMux                      217              4815   +INF  FALL       1
p_hLED_obuft_13_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4815   +INF  FALL       1
p_hLED_obuft_13_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5025   +INF  FALL       1
p_hLED_obuft_13_iopad/OE              IO_PAD                         0              5025   +INF  FALL       1
p_hLED_obuft_13_iopad/PACKAGEPIN:out  IO_PAD                      2088              7113   +INF  FALL       1
p_hLED[13]                            top                            0              7113   +INF  FALL       1


++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_11_i_0_LC_12_9_4/lcout
Path End         : p_hLED[14]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_11_i_0_LC_12_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_11_i_0_LC_12_9_4/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__807/I                              Odrv12                         0              2921   +INF  RISE       1
I__807/O                              Odrv12                       491              3412   +INF  RISE       1
I__808/I                              LocalMux                       0              3412   +INF  RISE       1
I__808/O                              LocalMux                     330              3742   +INF  RISE       1
I__809/I                              InMux                          0              3742   +INF  RISE       1
I__809/O                              InMux                        259              4001   +INF  RISE       1
p_hLED_obuft_RNO_14_LC_12_13_0/in3    LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
p_hLED_obuft_RNO_14_LC_12_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              4289   +INF  FALL       1
I__803/I                              Odrv4                          0              4289   +INF  FALL       1
I__803/O                              Odrv4                        372              4661   +INF  FALL       1
I__804/I                              Span4Mux_s0_h                  0              4661   +INF  FALL       1
I__804/O                              Span4Mux_s0_h                140              4801   +INF  FALL       1
I__805/I                              LocalMux                       0              4801   +INF  FALL       1
I__805/O                              LocalMux                     309              5110   +INF  FALL       1
I__806/I                              IoInMux                        0              5110   +INF  FALL       1
I__806/O                              IoInMux                      217              5327   +INF  FALL       1
p_hLED_obuft_14_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5327   +INF  FALL       1
p_hLED_obuft_14_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5537   +INF  FALL       1
p_hLED_obuft_14_iopad/OE              IO_PAD                         0              5537   +INF  FALL       1
p_hLED_obuft_14_iopad/PACKAGEPIN:out  IO_PAD                      2088              7625   +INF  FALL       1
p_hLED[14]                            top                            0              7625   +INF  FALL       1


++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_3_i_0_LC_12_9_3/lcout
Path End         : p_hLED[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6622
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_3_i_0_LC_12_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_3_i_0_LC_12_9_3/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__786/I                             LocalMux                       0              2921   +INF  RISE       1
I__786/O                             LocalMux                     330              3251   +INF  RISE       1
I__787/I                             InMux                          0              3251   +INF  RISE       1
I__787/O                             InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_1_LC_12_8_4/in3     LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_1_LC_12_8_4/lcout   LogicCell40_SEQ_MODE_0000    288              3798   +INF  FALL       1
I__567/I                             LocalMux                       0              3798   +INF  FALL       1
I__567/O                             LocalMux                     309              4107   +INF  FALL       1
I__568/I                             IoInMux                        0              4107   +INF  FALL       1
I__568/O                             IoInMux                      217              4324   +INF  FALL       1
p_hLED_obuft_1_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4324   +INF  FALL       1
p_hLED_obuft_1_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              4534   +INF  FALL       1
p_hLED_obuft_1_iopad/OE              IO_PAD                         0              4534   +INF  FALL       1
p_hLED_obuft_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              6622   +INF  FALL       1
p_hLED[1]                            top                            0              6622   +INF  FALL       1


++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_9_i_0_LC_12_9_1/lcout
Path End         : p_hLED[12]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8144
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_9_i_0_LC_12_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_9_i_0_LC_12_9_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__821/I                              Odrv12                         0              2921   +INF  RISE       1
I__821/O                              Odrv12                       491              3412   +INF  RISE       1
I__822/I                              LocalMux                       0              3412   +INF  RISE       1
I__822/O                              LocalMux                     330              3742   +INF  RISE       1
I__823/I                              InMux                          0              3742   +INF  RISE       1
I__823/O                              InMux                        259              4001   +INF  RISE       1
p_hLED_obuft_RNO_12_LC_12_11_1/in3    LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
p_hLED_obuft_RNO_12_LC_12_11_1/lcout  LogicCell40_SEQ_MODE_0000    288              4289   +INF  FALL       1
I__816/I                              Odrv4                          0              4289   +INF  FALL       1
I__816/O                              Odrv4                        372              4661   +INF  FALL       1
I__817/I                              Span4Mux_s3_v                  0              4661   +INF  FALL       1
I__817/O                              Span4Mux_s3_v                337              4997   +INF  FALL       1
I__818/I                              IoSpan4Mux                     0              4997   +INF  FALL       1
I__818/O                              IoSpan4Mux                   323              5320   +INF  FALL       1
I__819/I                              LocalMux                       0              5320   +INF  FALL       1
I__819/O                              LocalMux                     309              5629   +INF  FALL       1
I__820/I                              IoInMux                        0              5629   +INF  FALL       1
I__820/O                              IoInMux                      217              5846   +INF  FALL       1
p_hLED_obuft_12_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5846   +INF  FALL       1
p_hLED_obuft_12_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              6056   +INF  FALL       1
p_hLED_obuft_12_iopad/OE              IO_PAD                         0              6056   +INF  FALL       1
p_hLED_obuft_12_iopad/PACKAGEPIN:out  IO_PAD                      2088              8144   +INF  FALL       1
p_hLED[12]                            top                            0              8144   +INF  FALL       1


++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_10_i_0_LC_12_9_0/lcout
Path End         : p_hLED[11]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           7632
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__649/I                                              ClkMux                         0              2073  RISE       1
I__649/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_10_i_0_LC_12_9_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_10_i_0_LC_12_9_0/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__829/I                              LocalMux                       0              2921   +INF  RISE       1
I__829/O                              LocalMux                     330              3251   +INF  RISE       1
I__830/I                              InMux                          0              3251   +INF  RISE       1
I__830/O                              InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_11_LC_12_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_11_LC_12_10_7/lcout  LogicCell40_SEQ_MODE_0000    386              3896   +INF  FALL       1
I__824/I                              Odrv4                          0              3896   +INF  FALL       1
I__824/O                              Odrv4                        372              4268   +INF  FALL       1
I__825/I                              Span4Mux_v                     0              4268   +INF  FALL       1
I__825/O                              Span4Mux_v                   372              4640   +INF  FALL       1
I__826/I                              Span4Mux_s1_h                  0              4640   +INF  FALL       1
I__826/O                              Span4Mux_s1_h                168              4808   +INF  FALL       1
I__827/I                              LocalMux                       0              4808   +INF  FALL       1
I__827/O                              LocalMux                     309              5117   +INF  FALL       1
I__828/I                              IoInMux                        0              5117   +INF  FALL       1
I__828/O                              IoInMux                      217              5334   +INF  FALL       1
p_hLED_obuft_11_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5334   +INF  FALL       1
p_hLED_obuft_11_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5544   +INF  FALL       1
p_hLED_obuft_11_iopad/OE              IO_PAD                         0              5544   +INF  FALL       1
p_hLED_obuft_11_iopad/PACKAGEPIN:out  IO_PAD                      2088              7632   +INF  FALL       1
p_hLED[11]                            top                            0              7632   +INF  FALL       1


++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_14_i_0_LC_12_7_6/lcout
Path End         : p_hLED[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6721
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_14_i_0_LC_12_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_14_i_0_LC_12_7_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__575/I                             LocalMux                       0              2921   +INF  RISE       1
I__575/O                             LocalMux                     330              3251   +INF  RISE       1
I__576/I                             InMux                          0              3251   +INF  RISE       1
I__576/O                             InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_0_LC_12_8_0/in0     LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_0_LC_12_8_0/lcout   LogicCell40_SEQ_MODE_0000    386              3896   +INF  FALL       1
I__573/I                             LocalMux                       0              3896   +INF  FALL       1
I__573/O                             LocalMux                     309              4205   +INF  FALL       1
I__574/I                             IoInMux                        0              4205   +INF  FALL       1
I__574/O                             IoInMux                      217              4422   +INF  FALL       1
p_hLED_obuft_0_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4422   +INF  FALL       1
p_hLED_obuft_0_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              4633   +INF  FALL       1
p_hLED_obuft_0_iopad/OE              IO_PAD                         0              4633   +INF  FALL       1
p_hLED_obuft_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              6721   +INF  FALL       1
p_hLED[0]                            top                            0              6721   +INF  FALL       1


++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_1_i_0_LC_12_7_4/lcout
Path End         : p_hLED[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7492
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_1_i_0_LC_12_7_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_1_i_0_LC_12_7_4/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__812/I                             Odrv12                         0              2921   +INF  RISE       1
I__812/O                             Odrv12                       491              3412   +INF  RISE       1
I__813/I                             Span12Mux_s9_v                 0              3412   +INF  RISE       1
I__813/O                             Span12Mux_s9_v               379              3791   +INF  RISE       1
I__814/I                             LocalMux                       0              3791   +INF  RISE       1
I__814/O                             LocalMux                     330              4121   +INF  RISE       1
I__815/I                             InMux                          0              4121   +INF  RISE       1
I__815/O                             InMux                        259              4380   +INF  RISE       1
p_hLED_obuft_RNO_7_LC_12_12_4/in3    LogicCell40_SEQ_MODE_0000      0              4380   +INF  RISE       1
p_hLED_obuft_RNO_7_LC_12_12_4/lcout  LogicCell40_SEQ_MODE_0000    288              4668   +INF  FALL       1
I__810/I                             LocalMux                       0              4668   +INF  FALL       1
I__810/O                             LocalMux                     309              4976   +INF  FALL       1
I__811/I                             IoInMux                        0              4976   +INF  FALL       1
I__811/O                             IoInMux                      217              5194   +INF  FALL       1
p_hLED_obuft_7_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5194   +INF  FALL       1
p_hLED_obuft_7_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5404   +INF  FALL       1
p_hLED_obuft_7_iopad/OE              IO_PAD                         0              5404   +INF  FALL       1
p_hLED_obuft_7_iopad/PACKAGEPIN:out  IO_PAD                      2088              7492   +INF  FALL       1
p_hLED[7]                            top                            0              7492   +INF  FALL       1


++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_2_i_0_LC_12_7_3/lcout
Path End         : p_hLED[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6622
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_2_i_0_LC_12_7_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_2_i_0_LC_12_7_3/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__790/I                             LocalMux                       0              2921   +INF  RISE       1
I__790/O                             LocalMux                     330              3251   +INF  RISE       1
I__791/I                             InMux                          0              3251   +INF  RISE       1
I__791/O                             InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_3_LC_12_8_7/in3     LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_3_LC_12_8_7/lcout   LogicCell40_SEQ_MODE_0000    288              3798   +INF  FALL       1
I__788/I                             LocalMux                       0              3798   +INF  FALL       1
I__788/O                             LocalMux                     309              4107   +INF  FALL       1
I__789/I                             IoInMux                        0              4107   +INF  FALL       1
I__789/O                             IoInMux                      217              4324   +INF  FALL       1
p_hLED_obuft_3_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4324   +INF  FALL       1
p_hLED_obuft_3_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              4534   +INF  FALL       1
p_hLED_obuft_3_iopad/OE              IO_PAD                         0              4534   +INF  FALL       1
p_hLED_obuft_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              6622   +INF  FALL       1
p_hLED[3]                            top                            0              6622   +INF  FALL       1


++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_i_0_LC_12_7_2/lcout
Path End         : p_hLED[8]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_i_0_LC_12_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_i_0_LC_12_7_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__582/I                             Odrv4                          0              2921   +INF  RISE       1
I__582/O                             Odrv4                        351              3272   +INF  RISE       1
I__583/I                             LocalMux                       0              3272   +INF  RISE       1
I__583/O                             LocalMux                     330              3602   +INF  RISE       1
I__584/I                             InMux                          0              3602   +INF  RISE       1
I__584/O                             InMux                        259              3861   +INF  RISE       1
p_hLED_obuft_RNO_8_LC_12_4_5/in0     LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
p_hLED_obuft_RNO_8_LC_12_4_5/lcout   LogicCell40_SEQ_MODE_0000    386              4247   +INF  FALL       1
I__544/I                             Odrv4                          0              4247   +INF  FALL       1
I__544/O                             Odrv4                        372              4619   +INF  FALL       1
I__545/I                             Span4Mux_s3_v                  0              4619   +INF  FALL       1
I__545/O                             Span4Mux_s3_v                337              4955   +INF  FALL       1
I__546/I                             LocalMux                       0              4955   +INF  FALL       1
I__546/O                             LocalMux                     309              5264   +INF  FALL       1
I__547/I                             IoInMux                        0              5264   +INF  FALL       1
I__547/O                             IoInMux                      217              5481   +INF  FALL       1
p_hLED_obuft_8_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5481   +INF  FALL       1
p_hLED_obuft_8_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5692   +INF  FALL       1
p_hLED_obuft_8_iopad/OE              IO_PAD                         0              5692   +INF  FALL       1
p_hLED_obuft_8_iopad/PACKAGEPIN:out  IO_PAD                      2088              7780   +INF  FALL       1
p_hLED[8]                            top                            0              7780   +INF  FALL       1


++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_7_i_0_LC_12_7_1/lcout
Path End         : p_hLED[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           7892
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__648/I                                              ClkMux                         0              2073  RISE       1
I__648/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_7_i_0_LC_12_7_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_7_i_0_LC_12_7_1/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__585/I                             Odrv4                          0              2921   +INF  RISE       1
I__585/O                             Odrv4                        351              3272   +INF  RISE       1
I__586/I                             Span4Mux_v                     0              3272   +INF  RISE       1
I__586/O                             Span4Mux_v                   351              3623   +INF  RISE       1
I__587/I                             LocalMux                       0              3623   +INF  RISE       1
I__587/O                             LocalMux                     330              3952   +INF  RISE       1
I__588/I                             InMux                          0              3952   +INF  RISE       1
I__588/O                             InMux                        259              4212   +INF  RISE       1
p_hLED_obuft_RNO_6_LC_11_2_1/in3     LogicCell40_SEQ_MODE_0000      0              4212   +INF  RISE       1
p_hLED_obuft_RNO_6_LC_11_2_1/lcout   LogicCell40_SEQ_MODE_0000    288              4499   +INF  FALL       1
I__464/I                             Odrv4                          0              4499   +INF  FALL       1
I__464/O                             Odrv4                        372              4871   +INF  FALL       1
I__465/I                             Span4Mux_s1_v                  0              4871   +INF  FALL       1
I__465/O                             Span4Mux_s1_v                196              5067   +INF  FALL       1
I__466/I                             LocalMux                       0              5067   +INF  FALL       1
I__466/O                             LocalMux                     309              5376   +INF  FALL       1
I__467/I                             IoInMux                        0              5376   +INF  FALL       1
I__467/O                             IoInMux                      217              5593   +INF  FALL       1
p_hLED_obuft_6_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5593   +INF  FALL       1
p_hLED_obuft_6_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5804   +INF  FALL       1
p_hLED_obuft_6_iopad/OE              IO_PAD                         0              5804   +INF  FALL       1
p_hLED_obuft_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              7892   +INF  FALL       1
p_hLED[6]                            top                            0              7892   +INF  FALL       1


++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_8_i_0_LC_11_9_7/lcout
Path End         : p_hLED[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6622
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_8_i_0_LC_11_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_8_i_0_LC_11_9_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__617/I                             LocalMux                       0              2921   +INF  RISE       1
I__617/O                             LocalMux                     330              3251   +INF  RISE       1
I__618/I                             InMux                          0              3251   +INF  RISE       1
I__618/O                             InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_5_LC_12_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_5_LC_12_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3798   +INF  FALL       1
I__615/I                             LocalMux                       0              3798   +INF  FALL       1
I__615/O                             LocalMux                     309              4107   +INF  FALL       1
I__616/I                             IoInMux                        0              4107   +INF  FALL       1
I__616/O                             IoInMux                      217              4324   +INF  FALL       1
p_hLED_obuft_5_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4324   +INF  FALL       1
p_hLED_obuft_5_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              4534   +INF  FALL       1
p_hLED_obuft_5_iopad/OE              IO_PAD                         0              4534   +INF  FALL       1
p_hLED_obuft_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              6622   +INF  FALL       1
p_hLED[5]                            top                            0              6622   +INF  FALL       1


++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_12_i_0_LC_11_9_6/lcout
Path End         : p_hLED[9]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_12_i_0_LC_11_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_12_i_0_LC_11_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__799/I                             Odrv4                          0              2921   +INF  RISE       1
I__799/O                             Odrv4                        351              3272   +INF  RISE       1
I__800/I                             Span4Mux_v                     0              3272   +INF  RISE       1
I__800/O                             Span4Mux_v                   351              3623   +INF  RISE       1
I__801/I                             LocalMux                       0              3623   +INF  RISE       1
I__801/O                             LocalMux                     330              3952   +INF  RISE       1
I__802/I                             InMux                          0              3952   +INF  RISE       1
I__802/O                             InMux                        259              4212   +INF  RISE       1
p_hLED_obuft_RNO_9_LC_12_13_5/in3    LogicCell40_SEQ_MODE_0000      0              4212   +INF  RISE       1
p_hLED_obuft_RNO_9_LC_12_13_5/lcout  LogicCell40_SEQ_MODE_0000    288              4499   +INF  FALL       1
I__797/I                             LocalMux                       0              4499   +INF  FALL       1
I__797/O                             LocalMux                     309              4808   +INF  FALL       1
I__798/I                             IoInMux                        0              4808   +INF  FALL       1
I__798/O                             IoInMux                      217              5025   +INF  FALL       1
p_hLED_obuft_9_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5025   +INF  FALL       1
p_hLED_obuft_9_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5236   +INF  FALL       1
p_hLED_obuft_9_iopad/OE              IO_PAD                         0              5236   +INF  FALL       1
p_hLED_obuft_9_iopad/PACKAGEPIN:out  IO_PAD                      2088              7324   +INF  FALL       1
p_hLED[9]                            top                            0              7324   +INF  FALL       1


++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_4_i_0_LC_11_9_2/lcout
Path End         : p_hLED[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6622
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_4_i_0_LC_11_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_4_i_0_LC_11_9_2/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__571/I                             LocalMux                       0              2921   +INF  RISE       1
I__571/O                             LocalMux                     330              3251   +INF  RISE       1
I__572/I                             InMux                          0              3251   +INF  RISE       1
I__572/O                             InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_2_LC_12_8_2/in3     LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_2_LC_12_8_2/lcout   LogicCell40_SEQ_MODE_0000    288              3798   +INF  FALL       1
I__569/I                             LocalMux                       0              3798   +INF  FALL       1
I__569/O                             LocalMux                     309              4107   +INF  FALL       1
I__570/I                             IoInMux                        0              4107   +INF  FALL       1
I__570/O                             IoInMux                      217              4324   +INF  FALL       1
p_hLED_obuft_2_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4324   +INF  FALL       1
p_hLED_obuft_2_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              4534   +INF  FALL       1
p_hLED_obuft_2_iopad/OE              IO_PAD                         0              4534   +INF  FALL       1
p_hLED_obuft_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              6622   +INF  FALL       1
p_hLED[2]                            top                            0              6622   +INF  FALL       1


++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_hLED_cl_6_i_0_LC_11_9_0/lcout
Path End         : p_hLED[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7583
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__645/I                                              ClkMux                         0              2073  RISE       1
I__645/O                                              ClkMux                       309              2381  RISE       1
p_hLED_cl_6_i_0_LC_11_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_hLED_cl_6_i_0_LC_11_9_0/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__560/I                             LocalMux                       0              2921   +INF  RISE       1
I__560/O                             LocalMux                     330              3251   +INF  RISE       1
I__561/I                             InMux                          0              3251   +INF  RISE       1
I__561/O                             InMux                        259              3510   +INF  RISE       1
p_hLED_obuft_RNO_4_LC_11_8_5/in0     LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
p_hLED_obuft_RNO_4_LC_11_8_5/lcout   LogicCell40_SEQ_MODE_0000    386              3896   +INF  FALL       1
I__562/I                             Odrv4                          0              3896   +INF  FALL       1
I__562/O                             Odrv4                        372              4268   +INF  FALL       1
I__563/I                             Span4Mux_s1_h                  0              4268   +INF  FALL       1
I__563/O                             Span4Mux_s1_h                168              4436   +INF  FALL       1
I__564/I                             IoSpan4Mux                     0              4436   +INF  FALL       1
I__564/O                             IoSpan4Mux                   323              4759   +INF  FALL       1
I__565/I                             LocalMux                       0              4759   +INF  FALL       1
I__565/O                             LocalMux                     309              5067   +INF  FALL       1
I__566/I                             IoInMux                        0              5067   +INF  FALL       1
I__566/O                             IoInMux                      217              5285   +INF  FALL       1
p_hLED_obuft_4_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5285   +INF  FALL       1
p_hLED_obuft_4_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5495   +INF  FALL       1
p_hLED_obuft_4_iopad/OE              IO_PAD                         0              5495   +INF  FALL       1
p_hLED_obuft_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              7583   +INF  FALL       1
p_hLED[4]                            top                            0              7583   +INF  FALL       1


++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_3_i_0_LC_9_5_6/lcout
Path End         : p_vLED[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_3_i_0_LC_9_5_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_3_i_0_LC_9_5_6/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__441/I                             Odrv4                          0              2921   +INF  RISE       1
I__441/O                             Odrv4                        351              3272   +INF  RISE       1
I__442/I                             LocalMux                       0              3272   +INF  RISE       1
I__442/O                             LocalMux                     330              3602   +INF  RISE       1
I__443/I                             InMux                          0              3602   +INF  RISE       1
I__443/O                             InMux                        259              3861   +INF  RISE       1
p_vLED_obuft_RNO_1_LC_11_5_0/in3     LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
p_vLED_obuft_RNO_1_LC_11_5_0/lcout   LogicCell40_SEQ_MODE_0000    288              4149   +INF  FALL       1
I__437/I                             Odrv4                          0              4149   +INF  FALL       1
I__437/O                             Odrv4                        372              4520   +INF  FALL       1
I__438/I                             IoSpan4Mux                     0              4520   +INF  FALL       1
I__438/O                             IoSpan4Mux                   323              4843   +INF  FALL       1
I__439/I                             LocalMux                       0              4843   +INF  FALL       1
I__439/O                             LocalMux                     309              5152   +INF  FALL       1
I__440/I                             IoInMux                        0              5152   +INF  FALL       1
I__440/O                             IoInMux                      217              5369   +INF  FALL       1
p_vLED_obuft_1_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5369   +INF  FALL       1
p_vLED_obuft_1_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5579   +INF  FALL       1
p_vLED_obuft_1_iopad/OE              IO_PAD                         0              5579   +INF  FALL       1
p_vLED_obuft_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              7667   +INF  FALL       1
p_vLED[1]                            top                            0              7667   +INF  FALL       1


++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_5_i_0_LC_9_5_4/lcout
Path End         : p_vLED[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           8243
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_5_i_0_LC_9_5_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_5_i_0_LC_9_5_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__541/I                             Odrv12                         0              2921   +INF  RISE       1
I__541/O                             Odrv12                       491              3412   +INF  RISE       1
I__542/I                             LocalMux                       0              3412   +INF  RISE       1
I__542/O                             LocalMux                     330              3742   +INF  RISE       1
I__543/I                             InMux                          0              3742   +INF  RISE       1
I__543/O                             InMux                        259              4001   +INF  RISE       1
p_vLED_obuft_RNO_0_LC_12_5_3/in3     LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
p_vLED_obuft_RNO_0_LC_12_5_3/lcout   LogicCell40_SEQ_MODE_0000    288              4289   +INF  FALL       1
I__536/I                             Odrv12                         0              4289   +INF  FALL       1
I__536/O                             Odrv12                       540              4829   +INF  FALL       1
I__537/I                             Sp12to4                        0              4829   +INF  FALL       1
I__537/O                             Sp12to4                      449              5278   +INF  FALL       1
I__538/I                             Span4Mux_s0_h                  0              5278   +INF  FALL       1
I__538/O                             Span4Mux_s0_h                140              5418   +INF  FALL       1
I__539/I                             LocalMux                       0              5418   +INF  FALL       1
I__539/O                             LocalMux                     309              5727   +INF  FALL       1
I__540/I                             IoInMux                        0              5727   +INF  FALL       1
I__540/O                             IoInMux                      217              5944   +INF  FALL       1
p_vLED_obuft_0_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5944   +INF  FALL       1
p_vLED_obuft_0_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              6155   +INF  FALL       1
p_vLED_obuft_0_iopad/OE              IO_PAD                         0              6155   +INF  FALL       1
p_vLED_obuft_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              8243   +INF  FALL       1
p_vLED[0]                            top                            0              8243   +INF  FALL       1


++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_9_i_0_LC_9_5_3/lcout
Path End         : p_vLED[9]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_9_i_0_LC_9_5_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_9_i_0_LC_9_5_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__317/I                             Odrv12                         0              2921   +INF  RISE       1
I__317/O                             Odrv12                       491              3412   +INF  RISE       1
I__318/I                             LocalMux                       0              3412   +INF  RISE       1
I__318/O                             LocalMux                     330              3742   +INF  RISE       1
I__319/I                             InMux                          0              3742   +INF  RISE       1
I__319/O                             InMux                        259              4001   +INF  RISE       1
p_vLED_obuft_RNO_9_LC_9_1_2/in3      LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
p_vLED_obuft_RNO_9_LC_9_1_2/lcout    LogicCell40_SEQ_MODE_0000    288              4289   +INF  FALL       1
I__215/I                             Odrv12                         0              4289   +INF  FALL       1
I__215/O                             Odrv12                       540              4829   +INF  FALL       1
I__216/I                             LocalMux                       0              4829   +INF  FALL       1
I__216/O                             LocalMux                     309              5138   +INF  FALL       1
I__217/I                             IoInMux                        0              5138   +INF  FALL       1
I__217/O                             IoInMux                      217              5355   +INF  FALL       1
p_vLED_obuft_9_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5355   +INF  FALL       1
p_vLED_obuft_9_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5565   +INF  FALL       1
p_vLED_obuft_9_iopad/OE              IO_PAD                         0              5565   +INF  FALL       1
p_vLED_obuft_9_iopad/PACKAGEPIN:out  IO_PAD                      2088              7653   +INF  FALL       1
p_vLED[9]                            top                            0              7653   +INF  FALL       1


++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_1_i_0_LC_9_5_1/lcout
Path End         : p_vLED[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           7864
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__646/I                                              ClkMux                         0              2073  RISE       1
I__646/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_1_i_0_LC_9_5_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_1_i_0_LC_9_5_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__531/I                             Odrv4                          0              2921   +INF  RISE       1
I__531/O                             Odrv4                        351              3272   +INF  RISE       1
I__532/I                             Span4Mux_v                     0              3272   +INF  RISE       1
I__532/O                             Span4Mux_v                   351              3623   +INF  RISE       1
I__533/I                             LocalMux                       0              3623   +INF  RISE       1
I__533/O                             LocalMux                     330              3952   +INF  RISE       1
I__534/I                             InMux                          0              3952   +INF  RISE       1
I__534/O                             InMux                        259              4212   +INF  RISE       1
p_vLED_obuft_RNO_2_LC_11_6_5/in3     LogicCell40_SEQ_MODE_0000      0              4212   +INF  RISE       1
p_vLED_obuft_RNO_2_LC_11_6_5/lcout   LogicCell40_SEQ_MODE_0000    288              4499   +INF  FALL       1
I__528/I                             Odrv12                         0              4499   +INF  FALL       1
I__528/O                             Odrv12                       540              5039   +INF  FALL       1
I__529/I                             LocalMux                       0              5039   +INF  FALL       1
I__529/O                             LocalMux                     309              5348   +INF  FALL       1
I__530/I                             IoInMux                        0              5348   +INF  FALL       1
I__530/O                             IoInMux                      217              5565   +INF  FALL       1
p_vLED_obuft_2_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5565   +INF  FALL       1
p_vLED_obuft_2_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5776   +INF  FALL       1
p_vLED_obuft_2_iopad/OE              IO_PAD                         0              5776   +INF  FALL       1
p_vLED_obuft_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              7864   +INF  FALL       1
p_vLED[2]                            top                            0              7864   +INF  FALL       1


++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_6_i_0_LC_9_4_7/lcout
Path End         : p_vLED[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_6_i_0_LC_9_4_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_6_i_0_LC_9_4_7/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__453/I                             Odrv4                          0              2921   +INF  RISE       1
I__453/O                             Odrv4                        351              3272   +INF  RISE       1
I__454/I                             LocalMux                       0              3272   +INF  RISE       1
I__454/O                             LocalMux                     330              3602   +INF  RISE       1
I__455/I                             InMux                          0              3602   +INF  RISE       1
I__455/O                             InMux                        259              3861   +INF  RISE       1
p_vLED_obuft_RNO_4_LC_11_4_3/in3     LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
p_vLED_obuft_RNO_4_LC_11_4_3/lcout   LogicCell40_SEQ_MODE_0000    288              4149   +INF  FALL       1
I__450/I                             Odrv4                          0              4149   +INF  FALL       1
I__450/O                             Odrv4                        372              4520   +INF  FALL       1
I__451/I                             LocalMux                       0              4520   +INF  FALL       1
I__451/O                             LocalMux                     309              4829   +INF  FALL       1
I__452/I                             IoInMux                        0              4829   +INF  FALL       1
I__452/O                             IoInMux                      217              5046   +INF  FALL       1
p_vLED_obuft_4_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5046   +INF  FALL       1
p_vLED_obuft_4_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5257   +INF  FALL       1
p_vLED_obuft_4_iopad/OE              IO_PAD                         0              5257   +INF  FALL       1
p_vLED_obuft_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              7345   +INF  FALL       1
p_vLED[4]                            top                            0              7345   +INF  FALL       1


++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_8_i_0_LC_9_4_6/lcout
Path End         : p_vLED[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_8_i_0_LC_9_4_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_8_i_0_LC_9_4_6/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__447/I                             Odrv4                          0              2921   +INF  RISE       1
I__447/O                             Odrv4                        351              3272   +INF  RISE       1
I__448/I                             LocalMux                       0              3272   +INF  RISE       1
I__448/O                             LocalMux                     330              3602   +INF  RISE       1
I__449/I                             InMux                          0              3602   +INF  RISE       1
I__449/O                             InMux                        259              3861   +INF  RISE       1
p_vLED_obuft_RNO_3_LC_11_4_5/in0     LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
p_vLED_obuft_RNO_3_LC_11_4_5/lcout   LogicCell40_SEQ_MODE_0000    386              4247   +INF  FALL       1
I__444/I                             Odrv12                         0              4247   +INF  FALL       1
I__444/O                             Odrv12                       540              4787   +INF  FALL       1
I__445/I                             LocalMux                       0              4787   +INF  FALL       1
I__445/O                             LocalMux                     309              5096   +INF  FALL       1
I__446/I                             IoInMux                        0              5096   +INF  FALL       1
I__446/O                             IoInMux                      217              5313   +INF  FALL       1
p_vLED_obuft_3_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5313   +INF  FALL       1
p_vLED_obuft_3_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5523   +INF  FALL       1
p_vLED_obuft_3_iopad/OE              IO_PAD                         0              5523   +INF  FALL       1
p_vLED_obuft_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              7611   +INF  FALL       1
p_vLED[3]                            top                            0              7611   +INF  FALL       1


++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_2_i_0_LC_9_4_5/lcout
Path End         : p_vLED[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           7513
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_2_i_0_LC_9_4_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_2_i_0_LC_9_4_5/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__320/I                             Odrv4                          0              2921   +INF  RISE       1
I__320/O                             Odrv4                        351              3272   +INF  RISE       1
I__321/I                             LocalMux                       0              3272   +INF  RISE       1
I__321/O                             LocalMux                     330              3602   +INF  RISE       1
I__322/I                             InMux                          0              3602   +INF  RISE       1
I__322/O                             InMux                        259              3861   +INF  RISE       1
p_vLED_obuft_RNO_7_LC_9_2_4/in3      LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
p_vLED_obuft_RNO_7_LC_9_2_4/lcout    LogicCell40_SEQ_MODE_0000    288              4149   +INF  FALL       1
I__212/I                             Odrv12                         0              4149   +INF  FALL       1
I__212/O                             Odrv12                       540              4689   +INF  FALL       1
I__213/I                             LocalMux                       0              4689   +INF  FALL       1
I__213/O                             LocalMux                     309              4997   +INF  FALL       1
I__214/I                             IoInMux                        0              4997   +INF  FALL       1
I__214/O                             IoInMux                      217              5215   +INF  FALL       1
p_vLED_obuft_7_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5215   +INF  FALL       1
p_vLED_obuft_7_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5425   +INF  FALL       1
p_vLED_obuft_7_iopad/OE              IO_PAD                         0              5425   +INF  FALL       1
p_vLED_obuft_7_iopad/PACKAGEPIN:out  IO_PAD                      2088              7513   +INF  FALL       1
p_vLED[7]                            top                            0              7513   +INF  FALL       1


++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_7_i_0_LC_9_4_4/lcout
Path End         : p_vLED[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7205
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_7_i_0_LC_9_4_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_7_i_0_LC_9_4_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__550/I                             Odrv4                          0              2921   +INF  RISE       1
I__550/O                             Odrv4                        351              3272   +INF  RISE       1
I__551/I                             Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__551/O                             Span4Mux_s3_h                231              3503   +INF  RISE       1
I__552/I                             LocalMux                       0              3503   +INF  RISE       1
I__552/O                             LocalMux                     330              3833   +INF  RISE       1
I__553/I                             InMux                          0              3833   +INF  RISE       1
I__553/O                             InMux                        259              4093   +INF  RISE       1
p_vLED_obuft_RNO_5_LC_12_3_6/in3     LogicCell40_SEQ_MODE_0000      0              4093   +INF  RISE       1
p_vLED_obuft_RNO_5_LC_12_3_6/lcout   LogicCell40_SEQ_MODE_0000    288              4380   +INF  FALL       1
I__548/I                             LocalMux                       0              4380   +INF  FALL       1
I__548/O                             LocalMux                     309              4689   +INF  FALL       1
I__549/I                             IoInMux                        0              4689   +INF  FALL       1
I__549/O                             IoInMux                      217              4906   +INF  FALL       1
p_vLED_obuft_5_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4906   +INF  FALL       1
p_vLED_obuft_5_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5117   +INF  FALL       1
p_vLED_obuft_5_iopad/OE              IO_PAD                         0              5117   +INF  FALL       1
p_vLED_obuft_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              7205   +INF  FALL       1
p_vLED[5]                            top                            0              7205   +INF  FALL       1


++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_i_0_LC_9_4_2/lcout
Path End         : p_vLED[8]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           7927
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_i_0_LC_9_4_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_i_0_LC_9_4_2/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__460/I                             Odrv4                          0              2921   +INF  RISE       1
I__460/O                             Odrv4                        351              3272   +INF  RISE       1
I__461/I                             Span4Mux_s3_v                  0              3272   +INF  RISE       1
I__461/O                             Span4Mux_s3_v                316              3588   +INF  RISE       1
I__462/I                             LocalMux                       0              3588   +INF  RISE       1
I__462/O                             LocalMux                     330              3917   +INF  RISE       1
I__463/I                             InMux                          0              3917   +INF  RISE       1
I__463/O                             InMux                        259              4177   +INF  RISE       1
p_vLED_obuft_RNO_8_LC_11_2_7/in0     LogicCell40_SEQ_MODE_0000      0              4177   +INF  RISE       1
p_vLED_obuft_RNO_8_LC_11_2_7/lcout   LogicCell40_SEQ_MODE_0000    386              4563   +INF  FALL       1
I__456/I                             Odrv4                          0              4563   +INF  FALL       1
I__456/O                             Odrv4                        372              4934   +INF  FALL       1
I__457/I                             Span4Mux_s1_h                  0              4934   +INF  FALL       1
I__457/O                             Span4Mux_s1_h                168              5103   +INF  FALL       1
I__458/I                             LocalMux                       0              5103   +INF  FALL       1
I__458/O                             LocalMux                     309              5411   +INF  FALL       1
I__459/I                             IoInMux                        0              5411   +INF  FALL       1
I__459/O                             IoInMux                      217              5629   +INF  FALL       1
p_vLED_obuft_8_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              5629   +INF  FALL       1
p_vLED_obuft_8_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5839   +INF  FALL       1
p_vLED_obuft_8_iopad/OE              IO_PAD                         0              5839   +INF  FALL       1
p_vLED_obuft_8_iopad/PACKAGEPIN:out  IO_PAD                      2088              7927   +INF  FALL       1
p_vLED[8]                            top                            0              7927   +INF  FALL       1


++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p_vLED_cl_4_i_0_LC_9_4_1/lcout
Path End         : p_vLED[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk12:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           7289
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
p_clk12                                               top                            0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
p_clk12_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
p_clk12_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__636/I                                              gio2CtrlBuf                    0              1918  RISE       1
I__636/O                                              gio2CtrlBuf                    0              1918  RISE       1
I__637/I                                              GlobalMux                      0              1918  RISE       1
I__637/O                                              GlobalMux                    154              2073  RISE       1
I__650/I                                              ClkMux                         0              2073  RISE       1
I__650/O                                              ClkMux                       309              2381  RISE       1
p_vLED_cl_4_i_0_LC_9_4_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p_vLED_cl_4_i_0_LC_9_4_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__556/I                             Odrv4                          0              2921   +INF  RISE       1
I__556/O                             Odrv4                        351              3272   +INF  RISE       1
I__557/I                             Span4Mux_s3_v                  0              3272   +INF  RISE       1
I__557/O                             Span4Mux_s3_v                316              3588   +INF  RISE       1
I__558/I                             LocalMux                       0              3588   +INF  RISE       1
I__558/O                             LocalMux                     330              3917   +INF  RISE       1
I__559/I                             InMux                          0              3917   +INF  RISE       1
I__559/O                             InMux                        259              4177   +INF  RISE       1
p_vLED_obuft_RNO_6_LC_12_2_3/in3     LogicCell40_SEQ_MODE_0000      0              4177   +INF  RISE       1
p_vLED_obuft_RNO_6_LC_12_2_3/lcout   LogicCell40_SEQ_MODE_0000    288              4464   +INF  FALL       1
I__554/I                             LocalMux                       0              4464   +INF  FALL       1
I__554/O                             LocalMux                     309              4773   +INF  FALL       1
I__555/I                             IoInMux                        0              4773   +INF  FALL       1
I__555/O                             IoInMux                      217              4990   +INF  FALL       1
p_vLED_obuft_6_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001         0              4990   +INF  FALL       1
p_vLED_obuft_6_preio/PADOEN          PRE_IO_PIN_TYPE_101001       210              5201   +INF  FALL       1
p_vLED_obuft_6_iopad/OE              IO_PAD                         0              5201   +INF  FALL       1
p_vLED_obuft_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              7289   +INF  FALL       1
p_vLED[6]                            top                            0              7289   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

