// Seed: 2918303537
module module_0 (
    output uwire id_0,
    output tri   id_1,
    input  wand  id_2,
    input  wand  id_3,
    input  uwire id_4,
    output wor   id_5,
    input  wire  id_6,
    input  uwire id_7,
    input  wor   id_8,
    input  wire  id_9,
    output tri0  id_10,
    input  wand  id_11,
    input  wand  id_12,
    input  tri   id_13
    , id_15
);
  logic [1 'b0 : 1  ==  -1] id_16;
  parameter id_17 = -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd24,
    parameter id_17 = 32'd9,
    parameter id_18 = 32'd39
) (
    input wand _id_0,
    input uwire id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    output uwire id_5,
    input wire id_6,
    output uwire id_7,
    input tri1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    output wire id_11,
    input supply1 id_12,
    output supply0 id_13,
    input supply1 id_14,
    input wor id_15,
    input wand id_16,
    input tri1 _id_17,
    output tri1 _id_18,
    input supply0 id_19,
    input uwire id_20,
    output wand id_21,
    input tri1 id_22
    , id_37,
    output tri1 id_23,
    input wor id_24,
    input wor id_25,
    output uwire id_26,
    input tri0 id_27,
    input supply0 id_28,
    input tri1 id_29,
    input supply1 id_30,
    input uwire id_31,
    input uwire id_32,
    input uwire id_33,
    input wire id_34,
    output tri0 id_35
    , id_38
);
  genvar id_39;
  wire id_40;
  assign id_9 = id_34;
  module_0 modCall_1 (
      id_21,
      id_5,
      id_27,
      id_3,
      id_15,
      id_35,
      id_16,
      id_30,
      id_31,
      id_10,
      id_7,
      id_33,
      id_8,
      id_27
  );
  assign modCall_1.id_7 = 0;
  integer [id_18  #  (  id_17  ) : id_0] id_41;
endmodule
