{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530691883378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530691883379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  4 11:11:23 2018 " "Processing started: Wed Jul  4 11:11:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530691883379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530691883379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FInal_Project -c FInal_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off FInal_Project -c FInal_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530691883380 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530691883613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Ctrl " "Found entity 1: RAM_Ctrl" {  } { { "RAM.v" "" { Text "/home/student/scoalafpga/Final_Project/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530691883696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530691883696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RAM_Top.v(34) " "Verilog HDL warning at RAM_Top.v(34): extended using \"x\" or \"z\"" {  } { { "RAM_Top.v" "" { Text "/home/student/scoalafpga/Final_Project/RAM_Top.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1530691883698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Top " "Found entity 1: RAM_Top" {  } { { "RAM_Top.v" "" { Text "/home/student/scoalafpga/Final_Project/RAM_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530691883698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530691883698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "/home/student/scoalafpga/Final_Project/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530691883699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530691883699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM_Top " "Elaborating entity \"RAM_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530691883767 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DT\[0\] RAM_Top.v(34) " "Inferred latch for \"DT\[0\]\" at RAM_Top.v(34)" {  } { { "RAM_Top.v" "" { Text "/home/student/scoalafpga/Final_Project/RAM_Top.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530691883769 "|RAM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DT\[1\] RAM_Top.v(34) " "Inferred latch for \"DT\[1\]\" at RAM_Top.v(34)" {  } { { "RAM_Top.v" "" { Text "/home/student/scoalafpga/Final_Project/RAM_Top.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530691883769 "|RAM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DT\[2\] RAM_Top.v(34) " "Inferred latch for \"DT\[2\]\" at RAM_Top.v(34)" {  } { { "RAM_Top.v" "" { Text "/home/student/scoalafpga/Final_Project/RAM_Top.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530691883769 "|RAM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DT\[3\] RAM_Top.v(34) " "Inferred latch for \"DT\[3\]\" at RAM_Top.v(34)" {  } { { "RAM_Top.v" "" { Text "/home/student/scoalafpga/Final_Project/RAM_Top.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530691883770 "|RAM_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:DUT1 " "Elaborating entity \"BCD\" for hierarchy \"BCD:DUT1\"" {  } { { "RAM_Top.v" "DUT1" { Text "/home/student/scoalafpga/Final_Project/RAM_Top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530691883783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DT\[0\]_49 " "Latch DT\[0\]_49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WE~reg0 " "Ports D and ENA on the latch are fed by the same signal WE~reg0" {  } { { "RAM_Top.v" "" { Text "/home/student/scoalafpga/Final_Project/RAM_Top.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530691884085 ""}  } { { "RAM_Top.v" "" { Text "/home/student/scoalafpga/Final_Project/RAM_Top.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530691884085 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DigitAddr\[8\] GND " "Pin \"DigitAddr\[8\]\" is stuck at GND" {  } { { "RAM_Top.v" "" { Text "/home/student/scoalafpga/Final_Project/RAM_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530691884098 "|RAM_Top|DigitAddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DigitAddr\[9\] GND " "Pin \"DigitAddr\[9\]\" is stuck at GND" {  } { { "RAM_Top.v" "" { Text "/home/student/scoalafpga/Final_Project/RAM_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530691884098 "|RAM_Top|DigitAddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DigitAddr\[13\] VCC " "Pin \"DigitAddr\[13\]\" is stuck at VCC" {  } { { "RAM_Top.v" "" { Text "/home/student/scoalafpga/Final_Project/RAM_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530691884098 "|RAM_Top|DigitAddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DigitData\[8\] GND " "Pin \"DigitData\[8\]\" is stuck at GND" {  } { { "RAM_Top.v" "" { Text "/home/student/scoalafpga/Final_Project/RAM_Top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530691884098 "|RAM_Top|DigitData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DigitData\[9\] GND " "Pin \"DigitData\[9\]\" is stuck at GND" {  } { { "RAM_Top.v" "" { Text "/home/student/scoalafpga/Final_Project/RAM_Top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530691884098 "|RAM_Top|DigitData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DigitData\[13\] VCC " "Pin \"DigitData\[13\]\" is stuck at VCC" {  } { { "RAM_Top.v" "" { Text "/home/student/scoalafpga/Final_Project/RAM_Top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530691884098 "|RAM_Top|DigitData[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530691884098 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student/scoalafpga/Final_Project/output_files/FInal_Project.map.smsg " "Generated suppressed messages file /home/student/scoalafpga/Final_Project/output_files/FInal_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530691884180 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530691884281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530691884281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530691884345 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530691884345 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1530691884345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530691884345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530691884345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530691884354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  4 11:11:24 2018 " "Processing ended: Wed Jul  4 11:11:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530691884354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530691884354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530691884354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530691884354 ""}
