
9_BitWise_operation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004180  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08004310  08004310  00014310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004458  08004458  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  08004458  08004458  00014458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004460  08004460  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004460  08004460  00014460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004464  08004464  00014464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08004468  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000080  080044e8  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000013c  080044e8  0002013c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ca45  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001fd6  00000000  00000000  0002caf5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a60  00000000  00000000  0002ead0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000948  00000000  00000000  0002f530  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001ac83  00000000  00000000  0002fe78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009b93  00000000  00000000  0004aafb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a1a55  00000000  00000000  0005468e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f60e3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000300c  00000000  00000000  000f6160  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080042f8 	.word	0x080042f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	080042f8 	.word	0x080042f8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b088      	sub	sp, #32
 8000574:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	f107 030c 	add.w	r3, r7, #12
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]
 8000584:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000586:	4b18      	ldr	r3, [pc, #96]	; (80005e8 <MX_GPIO_Init+0x78>)
 8000588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800058a:	4a17      	ldr	r2, [pc, #92]	; (80005e8 <MX_GPIO_Init+0x78>)
 800058c:	f043 0302 	orr.w	r3, r3, #2
 8000590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000592:	4b15      	ldr	r3, [pc, #84]	; (80005e8 <MX_GPIO_Init+0x78>)
 8000594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000596:	f003 0302 	and.w	r3, r3, #2
 800059a:	60bb      	str	r3, [r7, #8]
 800059c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800059e:	4b12      	ldr	r3, [pc, #72]	; (80005e8 <MX_GPIO_Init+0x78>)
 80005a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005a2:	4a11      	ldr	r2, [pc, #68]	; (80005e8 <MX_GPIO_Init+0x78>)
 80005a4:	f043 0301 	orr.w	r3, r3, #1
 80005a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005aa:	4b0f      	ldr	r3, [pc, #60]	; (80005e8 <MX_GPIO_Init+0x78>)
 80005ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ae:	f003 0301 	and.w	r3, r3, #1
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80005b6:	2200      	movs	r2, #0
 80005b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005bc:	480b      	ldr	r0, [pc, #44]	; (80005ec <MX_GPIO_Init+0x7c>)
 80005be:	f000 feef 	bl	80013a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80005c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c8:	2301      	movs	r3, #1
 80005ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005cc:	2300      	movs	r3, #0
 80005ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005d0:	2300      	movs	r3, #0
 80005d2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005d4:	f107 030c 	add.w	r3, r7, #12
 80005d8:	4619      	mov	r1, r3
 80005da:	4804      	ldr	r0, [pc, #16]	; (80005ec <MX_GPIO_Init+0x7c>)
 80005dc:	f000 fd6e 	bl	80010bc <HAL_GPIO_Init>

}
 80005e0:	bf00      	nop
 80005e2:	3720      	adds	r7, #32
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	40021000 	.word	0x40021000
 80005ec:	48000400 	.word	0x48000400

080005f0 <__io_putchar>:
#else
    #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 80005f8:	1d39      	adds	r1, r7, #4
 80005fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005fe:	2201      	movs	r2, #1
 8000600:	4803      	ldr	r0, [pc, #12]	; (8000610 <__io_putchar+0x20>)
 8000602:	f001 ff87 	bl	8002514 <HAL_UART_Transmit>
  return ch;
 8000606:	687b      	ldr	r3, [r7, #4]
}
 8000608:	4618      	mov	r0, r3
 800060a:	3708      	adds	r7, #8
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	200000b4 	.word	0x200000b4

08000614 <printCur>:

/////////////////////////////////////


void printCur()
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
  printf("\r\nCurrent Register value : ");
 800061a:	4812      	ldr	r0, [pc, #72]	; (8000664 <printCur+0x50>)
 800061c:	f002 feda 	bl	80033d4 <iprintf>
  for (int idx=3; idx>=0; idx--)
 8000620:	2303      	movs	r3, #3
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	e013      	b.n	800064e <printCur+0x3a>
  {
    if (reg&(1<<idx))
 8000626:	4b10      	ldr	r3, [pc, #64]	; (8000668 <printCur+0x54>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	461a      	mov	r2, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	fa42 f303 	asr.w	r3, r2, r3
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	2b00      	cmp	r3, #0
 8000638:	d003      	beq.n	8000642 <printCur+0x2e>
    {
      printf("1");
 800063a:	2031      	movs	r0, #49	; 0x31
 800063c:	f002 fee2 	bl	8003404 <putchar>
 8000640:	e002      	b.n	8000648 <printCur+0x34>
    }
    else
    {
      printf("0");
 8000642:	2030      	movs	r0, #48	; 0x30
 8000644:	f002 fede 	bl	8003404 <putchar>
  for (int idx=3; idx>=0; idx--)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	3b01      	subs	r3, #1
 800064c:	607b      	str	r3, [r7, #4]
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	2b00      	cmp	r3, #0
 8000652:	dae8      	bge.n	8000626 <printCur+0x12>
    }
  }
  printf("\r\n");
 8000654:	4805      	ldr	r0, [pc, #20]	; (800066c <printCur+0x58>)
 8000656:	f002 ff45 	bl	80034e4 <puts>
}
 800065a:	bf00      	nop
 800065c:	3708      	adds	r7, #8
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	08004310 	.word	0x08004310
 8000668:	2000009c 	.word	0x2000009c
 800066c:	0800432c 	.word	0x0800432c

08000670 <CheckLed>:


/* LED 3,4 bit */
/* 2bit check */
void CheckLed()
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 8000676:	2300      	movs	r3, #0
 8000678:	71fb      	strb	r3, [r7, #7]
  value = (reg&(1<<3))|(reg&(1<<2));
 800067a:	4b12      	ldr	r3, [pc, #72]	; (80006c4 <CheckLed+0x54>)
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	f003 030c 	and.w	r3, r3, #12
 8000682:	71fb      	strb	r3, [r7, #7]
  value = value>>2;
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	089b      	lsrs	r3, r3, #2
 8000688:	71fb      	strb	r3, [r7, #7]
  if (value==2)
 800068a:	79fb      	ldrb	r3, [r7, #7]
 800068c:	2b02      	cmp	r3, #2
 800068e:	d109      	bne.n	80006a4 <CheckLed+0x34>
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8000690:	2201      	movs	r2, #1
 8000692:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000696:	480c      	ldr	r0, [pc, #48]	; (80006c8 <CheckLed+0x58>)
 8000698:	f000 fe82 	bl	80013a0 <HAL_GPIO_WritePin>
    printf("Led on! \r\n");
 800069c:	480b      	ldr	r0, [pc, #44]	; (80006cc <CheckLed+0x5c>)
 800069e:	f002 ff21 	bl	80034e4 <puts>
  else if (value == 1)
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
    printf("Led off! \r\n");
  }
}
 80006a2:	e00b      	b.n	80006bc <CheckLed+0x4c>
  else if (value == 1)
 80006a4:	79fb      	ldrb	r3, [r7, #7]
 80006a6:	2b01      	cmp	r3, #1
 80006a8:	d108      	bne.n	80006bc <CheckLed+0x4c>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80006aa:	2200      	movs	r2, #0
 80006ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006b0:	4805      	ldr	r0, [pc, #20]	; (80006c8 <CheckLed+0x58>)
 80006b2:	f000 fe75 	bl	80013a0 <HAL_GPIO_WritePin>
    printf("Led off! \r\n");
 80006b6:	4806      	ldr	r0, [pc, #24]	; (80006d0 <CheckLed+0x60>)
 80006b8:	f002 ff14 	bl	80034e4 <puts>
}
 80006bc:	bf00      	nop
 80006be:	3708      	adds	r7, #8
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	2000009c 	.word	0x2000009c
 80006c8:	48000400 	.word	0x48000400
 80006cc:	08004330 	.word	0x08004330
 80006d0:	0800433c 	.word	0x0800433c

080006d4 <SetLed>:


void SetLed(uint8_t command)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	71fb      	strb	r3, [r7, #7]
  // init
  reg = reg&~(1<<3);
 80006de:	4b16      	ldr	r3, [pc, #88]	; (8000738 <SetLed+0x64>)
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	f023 0308 	bic.w	r3, r3, #8
 80006e6:	b2da      	uxtb	r2, r3
 80006e8:	4b13      	ldr	r3, [pc, #76]	; (8000738 <SetLed+0x64>)
 80006ea:	701a      	strb	r2, [r3, #0]
  reg = reg&~(1<<2);
 80006ec:	4b12      	ldr	r3, [pc, #72]	; (8000738 <SetLed+0x64>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	f023 0304 	bic.w	r3, r3, #4
 80006f4:	b2da      	uxtb	r2, r3
 80006f6:	4b10      	ldr	r3, [pc, #64]	; (8000738 <SetLed+0x64>)
 80006f8:	701a      	strb	r2, [r3, #0]
  // on
  if (command&(1<<3))
 80006fa:	79fb      	ldrb	r3, [r7, #7]
 80006fc:	f003 0308 	and.w	r3, r3, #8
 8000700:	2b00      	cmp	r3, #0
 8000702:	d006      	beq.n	8000712 <SetLed+0x3e>
  {
    reg = reg|(1<<3);
 8000704:	4b0c      	ldr	r3, [pc, #48]	; (8000738 <SetLed+0x64>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	f043 0308 	orr.w	r3, r3, #8
 800070c:	b2da      	uxtb	r2, r3
 800070e:	4b0a      	ldr	r3, [pc, #40]	; (8000738 <SetLed+0x64>)
 8000710:	701a      	strb	r2, [r3, #0]
  }
  // off
  if (command&(1<<2))
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	f003 0304 	and.w	r3, r3, #4
 8000718:	2b00      	cmp	r3, #0
 800071a:	d006      	beq.n	800072a <SetLed+0x56>
  {
    reg = reg|(1<<2);
 800071c:	4b06      	ldr	r3, [pc, #24]	; (8000738 <SetLed+0x64>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	f043 0304 	orr.w	r3, r3, #4
 8000724:	b2da      	uxtb	r2, r3
 8000726:	4b04      	ldr	r3, [pc, #16]	; (8000738 <SetLed+0x64>)
 8000728:	701a      	strb	r2, [r3, #0]
  }
  CheckLed();
 800072a:	f7ff ffa1 	bl	8000670 <CheckLed>
}
 800072e:	bf00      	nop
 8000730:	3708      	adds	r7, #8
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	2000009c 	.word	0x2000009c

0800073c <CheckPrint>:

/* print 2 bit */
/* 1bit check */
////////////////////////
void CheckPrint()
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 8000742:	2300      	movs	r3, #0
 8000744:	71fb      	strb	r3, [r7, #7]
  value = reg&(1<<1);
 8000746:	4b0c      	ldr	r3, [pc, #48]	; (8000778 <CheckPrint+0x3c>)
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	f003 0302 	and.w	r3, r3, #2
 800074e:	71fb      	strb	r3, [r7, #7]
  value = value>>1;
 8000750:	79fb      	ldrb	r3, [r7, #7]
 8000752:	085b      	lsrs	r3, r3, #1
 8000754:	71fb      	strb	r3, [r7, #7]
  if (value==1)
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	2b01      	cmp	r3, #1
 800075a:	d103      	bne.n	8000764 <CheckPrint+0x28>
  {
    printf("2bit on! \r\n");
 800075c:	4807      	ldr	r0, [pc, #28]	; (800077c <CheckPrint+0x40>)
 800075e:	f002 fec1 	bl	80034e4 <puts>
  else if (value == 0)
  {
    printf("2bit off! \r\n");
  }

}
 8000762:	e005      	b.n	8000770 <CheckPrint+0x34>
  else if (value == 0)
 8000764:	79fb      	ldrb	r3, [r7, #7]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d102      	bne.n	8000770 <CheckPrint+0x34>
    printf("2bit off! \r\n");
 800076a:	4805      	ldr	r0, [pc, #20]	; (8000780 <CheckPrint+0x44>)
 800076c:	f002 feba 	bl	80034e4 <puts>
}
 8000770:	bf00      	nop
 8000772:	3708      	adds	r7, #8
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	2000009c 	.word	0x2000009c
 800077c:	08004348 	.word	0x08004348
 8000780:	08004354 	.word	0x08004354

08000784 <SetPrint>:


void SetPrint(uint8_t command)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	71fb      	strb	r3, [r7, #7]
  // write
  if (command&(1<<1))
 800078e:	79fb      	ldrb	r3, [r7, #7]
 8000790:	f003 0302 	and.w	r3, r3, #2
 8000794:	2b00      	cmp	r3, #0
 8000796:	d007      	beq.n	80007a8 <SetPrint+0x24>
  {
    reg = reg|(1<<1);
 8000798:	4b0a      	ldr	r3, [pc, #40]	; (80007c4 <SetPrint+0x40>)
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	f043 0302 	orr.w	r3, r3, #2
 80007a0:	b2da      	uxtb	r2, r3
 80007a2:	4b08      	ldr	r3, [pc, #32]	; (80007c4 <SetPrint+0x40>)
 80007a4:	701a      	strb	r2, [r3, #0]
 80007a6:	e006      	b.n	80007b6 <SetPrint+0x32>
  }
  // eraser
  else
  {
    reg = reg&~(1<<1);
 80007a8:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <SetPrint+0x40>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	f023 0302 	bic.w	r3, r3, #2
 80007b0:	b2da      	uxtb	r2, r3
 80007b2:	4b04      	ldr	r3, [pc, #16]	; (80007c4 <SetPrint+0x40>)
 80007b4:	701a      	strb	r2, [r3, #0]
  }
  CheckPrint();
 80007b6:	f7ff ffc1 	bl	800073c <CheckPrint>
}
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	2000009c 	.word	0x2000009c

080007c8 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_IT(&huart1, &inputValue, 4);
 80007d0:	2204      	movs	r2, #4
 80007d2:	4905      	ldr	r1, [pc, #20]	; (80007e8 <HAL_UART_RxCpltCallback+0x20>)
 80007d4:	4805      	ldr	r0, [pc, #20]	; (80007ec <HAL_UART_RxCpltCallback+0x24>)
 80007d6:	f001 ff31 	bl	800263c <HAL_UART_Receive_IT>
  inputCheck = 1;
 80007da:	4b05      	ldr	r3, [pc, #20]	; (80007f0 <HAL_UART_RxCpltCallback+0x28>)
 80007dc:	2201      	movs	r2, #1
 80007de:	701a      	strb	r2, [r3, #0]
}
 80007e0:	bf00      	nop
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	200000b0 	.word	0x200000b0
 80007ec:	200000b4 	.word	0x200000b4
 80007f0:	200000ad 	.word	0x200000ad

080007f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007f8:	f000 fa9a 	bl	8000d30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007fc:	f000 f852 	bl	80008a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000800:	f7ff feb6 	bl	8000570 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000804:	f000 f9b8 	bl	8000b78 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &inputValue, 4);
 8000808:	2204      	movs	r2, #4
 800080a:	491e      	ldr	r1, [pc, #120]	; (8000884 <main+0x90>)
 800080c:	481e      	ldr	r0, [pc, #120]	; (8000888 <main+0x94>)
 800080e:	f001 ff15 	bl	800263c <HAL_UART_Receive_IT>

//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
  printf("\r\nHello \r\n");
 8000812:	481e      	ldr	r0, [pc, #120]	; (800088c <main+0x98>)
 8000814:	f002 fe66 	bl	80034e4 <puts>
  Q_wait = 1;
 8000818:	4b1d      	ldr	r3, [pc, #116]	; (8000890 <main+0x9c>)
 800081a:	2201      	movs	r2, #1
 800081c:	701a      	strb	r2, [r3, #0]
  inputCheck = 0;
 800081e:	4b1d      	ldr	r3, [pc, #116]	; (8000894 <main+0xa0>)
 8000820:	2200      	movs	r2, #0
 8000822:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
    if (Q_wait == 1)
 8000824:	4b1a      	ldr	r3, [pc, #104]	; (8000890 <main+0x9c>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	2b01      	cmp	r3, #1
 800082a:	d108      	bne.n	800083e <main+0x4a>
    {
      printCur();
 800082c:	f7ff fef2 	bl	8000614 <printCur>
      printf("%s", Q_1);
 8000830:	4919      	ldr	r1, [pc, #100]	; (8000898 <main+0xa4>)
 8000832:	481a      	ldr	r0, [pc, #104]	; (800089c <main+0xa8>)
 8000834:	f002 fdce 	bl	80033d4 <iprintf>
      Q_wait = 0;
 8000838:	4b15      	ldr	r3, [pc, #84]	; (8000890 <main+0x9c>)
 800083a:	2200      	movs	r2, #0
 800083c:	701a      	strb	r2, [r3, #0]
    }

    if (inputCheck==1)
 800083e:	4b15      	ldr	r3, [pc, #84]	; (8000894 <main+0xa0>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	2b01      	cmp	r3, #1
 8000844:	d1ee      	bne.n	8000824 <main+0x30>
    {
      inputValue -= 48;
 8000846:	4b0f      	ldr	r3, [pc, #60]	; (8000884 <main+0x90>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	3b30      	subs	r3, #48	; 0x30
 800084c:	4a0d      	ldr	r2, [pc, #52]	; (8000884 <main+0x90>)
 800084e:	6013      	str	r3, [r2, #0]
      printf("%d \r\n", inputValue);
 8000850:	4b0c      	ldr	r3, [pc, #48]	; (8000884 <main+0x90>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4619      	mov	r1, r3
 8000856:	4812      	ldr	r0, [pc, #72]	; (80008a0 <main+0xac>)
 8000858:	f002 fdbc 	bl	80033d4 <iprintf>
      SetPrint(inputValue);
 800085c:	4b09      	ldr	r3, [pc, #36]	; (8000884 <main+0x90>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	b2db      	uxtb	r3, r3
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff ff8e 	bl	8000784 <SetPrint>
      SetLed(inputValue);
 8000868:	4b06      	ldr	r3, [pc, #24]	; (8000884 <main+0x90>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	b2db      	uxtb	r3, r3
 800086e:	4618      	mov	r0, r3
 8000870:	f7ff ff30 	bl	80006d4 <SetLed>
      inputCheck = 0;
 8000874:	4b07      	ldr	r3, [pc, #28]	; (8000894 <main+0xa0>)
 8000876:	2200      	movs	r2, #0
 8000878:	701a      	strb	r2, [r3, #0]
      Q_wait = 1;
 800087a:	4b05      	ldr	r3, [pc, #20]	; (8000890 <main+0x9c>)
 800087c:	2201      	movs	r2, #1
 800087e:	701a      	strb	r2, [r3, #0]
    if (Q_wait == 1)
 8000880:	e7d0      	b.n	8000824 <main+0x30>
 8000882:	bf00      	nop
 8000884:	200000b0 	.word	0x200000b0
 8000888:	200000b4 	.word	0x200000b4
 800088c:	08004360 	.word	0x08004360
 8000890:	200000ac 	.word	0x200000ac
 8000894:	200000ad 	.word	0x200000ad
 8000898:	20000000 	.word	0x20000000
 800089c:	0800436c 	.word	0x0800436c
 80008a0:	08004370 	.word	0x08004370

080008a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b0a4      	sub	sp, #144	; 0x90
 80008a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008aa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80008ae:	2244      	movs	r2, #68	; 0x44
 80008b0:	2100      	movs	r1, #0
 80008b2:	4618      	mov	r0, r3
 80008b4:	f002 fd86 	bl	80033c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	605a      	str	r2, [r3, #4]
 80008c2:	609a      	str	r2, [r3, #8]
 80008c4:	60da      	str	r2, [r3, #12]
 80008c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008c8:	1d3b      	adds	r3, r7, #4
 80008ca:	2234      	movs	r2, #52	; 0x34
 80008cc:	2100      	movs	r1, #0
 80008ce:	4618      	mov	r0, r3
 80008d0:	f002 fd78 	bl	80033c4 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008d4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008d8:	f000 fd88 	bl	80013ec <HAL_PWREx_ControlVoltageScaling>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <SystemClock_Config+0x42>
  {
    Error_Handler();
 80008e2:	f000 f848 	bl	8000976 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80008e6:	2310      	movs	r3, #16
 80008e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80008ea:	2301      	movs	r3, #1
 80008ec:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80008f2:	2360      	movs	r3, #96	; 0x60
 80008f4:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008f6:	2302      	movs	r3, #2
 80008f8:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80008fa:	2301      	movs	r3, #1
 80008fc:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008fe:	2301      	movs	r3, #1
 8000900:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000904:	2328      	movs	r3, #40	; 0x28
 8000906:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800090a:	2302      	movs	r3, #2
 800090c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000910:	2302      	movs	r3, #2
 8000912:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000916:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800091a:	4618      	mov	r0, r3
 800091c:	f000 fdbc 	bl	8001498 <HAL_RCC_OscConfig>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000926:	f000 f826 	bl	8000976 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800092a:	230f      	movs	r3, #15
 800092c:	63bb      	str	r3, [r7, #56]	; 0x38
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800092e:	2303      	movs	r3, #3
 8000930:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000932:	2300      	movs	r3, #0
 8000934:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000936:	2300      	movs	r3, #0
 8000938:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800093a:	2300      	movs	r3, #0
 800093c:	64bb      	str	r3, [r7, #72]	; 0x48

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800093e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000942:	2104      	movs	r1, #4
 8000944:	4618      	mov	r0, r3
 8000946:	f001 fa0d 	bl	8001d64 <HAL_RCC_ClockConfig>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000950:	f000 f811 	bl	8000976 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000954:	2301      	movs	r3, #1
 8000956:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000958:	2300      	movs	r3, #0
 800095a:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800095c:	1d3b      	adds	r3, r7, #4
 800095e:	4618      	mov	r0, r3
 8000960:	f001 fc04 	bl	800216c <HAL_RCCEx_PeriphCLKConfig>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800096a:	f000 f804 	bl	8000976 <Error_Handler>
  }
}
 800096e:	bf00      	nop
 8000970:	3790      	adds	r7, #144	; 0x90
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}

08000976 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000976:	b480      	push	{r7}
 8000978:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800097a:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800097c:	e7fe      	b.n	800097c <Error_Handler+0x6>
	...

08000980 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000986:	4b0f      	ldr	r3, [pc, #60]	; (80009c4 <HAL_MspInit+0x44>)
 8000988:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800098a:	4a0e      	ldr	r2, [pc, #56]	; (80009c4 <HAL_MspInit+0x44>)
 800098c:	f043 0301 	orr.w	r3, r3, #1
 8000990:	6613      	str	r3, [r2, #96]	; 0x60
 8000992:	4b0c      	ldr	r3, [pc, #48]	; (80009c4 <HAL_MspInit+0x44>)
 8000994:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	607b      	str	r3, [r7, #4]
 800099c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800099e:	4b09      	ldr	r3, [pc, #36]	; (80009c4 <HAL_MspInit+0x44>)
 80009a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009a2:	4a08      	ldr	r2, [pc, #32]	; (80009c4 <HAL_MspInit+0x44>)
 80009a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009a8:	6593      	str	r3, [r2, #88]	; 0x58
 80009aa:	4b06      	ldr	r3, [pc, #24]	; (80009c4 <HAL_MspInit+0x44>)
 80009ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009b2:	603b      	str	r3, [r7, #0]
 80009b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009b6:	bf00      	nop
 80009b8:	370c      	adds	r7, #12
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr
 80009c2:	bf00      	nop
 80009c4:	40021000 	.word	0x40021000

080009c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009cc:	e7fe      	b.n	80009cc <NMI_Handler+0x4>

080009ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009ce:	b480      	push	{r7}
 80009d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009d2:	e7fe      	b.n	80009d2 <HardFault_Handler+0x4>

080009d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009d8:	e7fe      	b.n	80009d8 <MemManage_Handler+0x4>

080009da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009da:	b480      	push	{r7}
 80009dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009de:	e7fe      	b.n	80009de <BusFault_Handler+0x4>

080009e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009e4:	e7fe      	b.n	80009e4 <UsageFault_Handler+0x4>

080009e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009e6:	b480      	push	{r7}
 80009e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009ea:	bf00      	nop
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr

080009f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009f8:	bf00      	nop
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr

08000a02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a02:	b480      	push	{r7}
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a06:	bf00      	nop
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr

08000a10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a14:	f000 f9e0 	bl	8000dd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a18:	bf00      	nop
 8000a1a:	bd80      	pop	{r7, pc}

08000a1c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000a20:	4802      	ldr	r0, [pc, #8]	; (8000a2c <USART1_IRQHandler+0x10>)
 8000a22:	f001 fead 	bl	8002780 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000a26:	bf00      	nop
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	200000b4 	.word	0x200000b4

08000a30 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b086      	sub	sp, #24
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	60f8      	str	r0, [r7, #12]
 8000a38:	60b9      	str	r1, [r7, #8]
 8000a3a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	617b      	str	r3, [r7, #20]
 8000a40:	e00a      	b.n	8000a58 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000a42:	f3af 8000 	nop.w
 8000a46:	4601      	mov	r1, r0
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	1c5a      	adds	r2, r3, #1
 8000a4c:	60ba      	str	r2, [r7, #8]
 8000a4e:	b2ca      	uxtb	r2, r1
 8000a50:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	3301      	adds	r3, #1
 8000a56:	617b      	str	r3, [r7, #20]
 8000a58:	697a      	ldr	r2, [r7, #20]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	dbf0      	blt.n	8000a42 <_read+0x12>
	}

return len;
 8000a60:	687b      	ldr	r3, [r7, #4]
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3718      	adds	r7, #24
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b086      	sub	sp, #24
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	60f8      	str	r0, [r7, #12]
 8000a72:	60b9      	str	r1, [r7, #8]
 8000a74:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a76:	2300      	movs	r3, #0
 8000a78:	617b      	str	r3, [r7, #20]
 8000a7a:	e009      	b.n	8000a90 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000a7c:	68bb      	ldr	r3, [r7, #8]
 8000a7e:	1c5a      	adds	r2, r3, #1
 8000a80:	60ba      	str	r2, [r7, #8]
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff fdb3 	bl	80005f0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	617b      	str	r3, [r7, #20]
 8000a90:	697a      	ldr	r2, [r7, #20]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	429a      	cmp	r2, r3
 8000a96:	dbf1      	blt.n	8000a7c <_write+0x12>
	}
	return len;
 8000a98:	687b      	ldr	r3, [r7, #4]
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3718      	adds	r7, #24
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <_close>:

int _close(int file)
{
 8000aa2:	b480      	push	{r7}
 8000aa4:	b083      	sub	sp, #12
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	6078      	str	r0, [r7, #4]
	return -1;
 8000aaa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	370c      	adds	r7, #12
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr

08000aba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000aba:	b480      	push	{r7}
 8000abc:	b083      	sub	sp, #12
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
 8000ac2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000aca:	605a      	str	r2, [r3, #4]
	return 0;
 8000acc:	2300      	movs	r3, #0
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr

08000ada <_isatty>:

int _isatty(int file)
{
 8000ada:	b480      	push	{r7}
 8000adc:	b083      	sub	sp, #12
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	6078      	str	r0, [r7, #4]
	return 1;
 8000ae2:	2301      	movs	r3, #1
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	370c      	adds	r7, #12
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr

08000af0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b085      	sub	sp, #20
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	60f8      	str	r0, [r7, #12]
 8000af8:	60b9      	str	r1, [r7, #8]
 8000afa:	607a      	str	r2, [r7, #4]
	return 0;
 8000afc:	2300      	movs	r3, #0
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	3714      	adds	r7, #20
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
	...

08000b0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b086      	sub	sp, #24
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b14:	4a14      	ldr	r2, [pc, #80]	; (8000b68 <_sbrk+0x5c>)
 8000b16:	4b15      	ldr	r3, [pc, #84]	; (8000b6c <_sbrk+0x60>)
 8000b18:	1ad3      	subs	r3, r2, r3
 8000b1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b20:	4b13      	ldr	r3, [pc, #76]	; (8000b70 <_sbrk+0x64>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d102      	bne.n	8000b2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b28:	4b11      	ldr	r3, [pc, #68]	; (8000b70 <_sbrk+0x64>)
 8000b2a:	4a12      	ldr	r2, [pc, #72]	; (8000b74 <_sbrk+0x68>)
 8000b2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b2e:	4b10      	ldr	r3, [pc, #64]	; (8000b70 <_sbrk+0x64>)
 8000b30:	681a      	ldr	r2, [r3, #0]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4413      	add	r3, r2
 8000b36:	693a      	ldr	r2, [r7, #16]
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	d207      	bcs.n	8000b4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b3c:	f002 fc18 	bl	8003370 <__errno>
 8000b40:	4602      	mov	r2, r0
 8000b42:	230c      	movs	r3, #12
 8000b44:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000b46:	f04f 33ff 	mov.w	r3, #4294967295
 8000b4a:	e009      	b.n	8000b60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b4c:	4b08      	ldr	r3, [pc, #32]	; (8000b70 <_sbrk+0x64>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b52:	4b07      	ldr	r3, [pc, #28]	; (8000b70 <_sbrk+0x64>)
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	4413      	add	r3, r2
 8000b5a:	4a05      	ldr	r2, [pc, #20]	; (8000b70 <_sbrk+0x64>)
 8000b5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b5e:	68fb      	ldr	r3, [r7, #12]
}
 8000b60:	4618      	mov	r0, r3
 8000b62:	3718      	adds	r7, #24
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	2000a000 	.word	0x2000a000
 8000b6c:	00000400 	.word	0x00000400
 8000b70:	200000a0 	.word	0x200000a0
 8000b74:	20000140 	.word	0x20000140

08000b78 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000b7c:	4b14      	ldr	r3, [pc, #80]	; (8000bd0 <MX_USART1_UART_Init+0x58>)
 8000b7e:	4a15      	ldr	r2, [pc, #84]	; (8000bd4 <MX_USART1_UART_Init+0x5c>)
 8000b80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b82:	4b13      	ldr	r3, [pc, #76]	; (8000bd0 <MX_USART1_UART_Init+0x58>)
 8000b84:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b8a:	4b11      	ldr	r3, [pc, #68]	; (8000bd0 <MX_USART1_UART_Init+0x58>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b90:	4b0f      	ldr	r3, [pc, #60]	; (8000bd0 <MX_USART1_UART_Init+0x58>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b96:	4b0e      	ldr	r3, [pc, #56]	; (8000bd0 <MX_USART1_UART_Init+0x58>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b9c:	4b0c      	ldr	r3, [pc, #48]	; (8000bd0 <MX_USART1_UART_Init+0x58>)
 8000b9e:	220c      	movs	r2, #12
 8000ba0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ba2:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <MX_USART1_UART_Init+0x58>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ba8:	4b09      	ldr	r3, [pc, #36]	; (8000bd0 <MX_USART1_UART_Init+0x58>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bae:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <MX_USART1_UART_Init+0x58>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bb4:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <MX_USART1_UART_Init+0x58>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bba:	4805      	ldr	r0, [pc, #20]	; (8000bd0 <MX_USART1_UART_Init+0x58>)
 8000bbc:	f001 fc5c 	bl	8002478 <HAL_UART_Init>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000bc6:	f7ff fed6 	bl	8000976 <Error_Handler>
  }

}
 8000bca:	bf00      	nop
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	200000b4 	.word	0x200000b4
 8000bd4:	40013800 	.word	0x40013800

08000bd8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b08a      	sub	sp, #40	; 0x28
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be0:	f107 0314 	add.w	r3, r7, #20
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
 8000be8:	605a      	str	r2, [r3, #4]
 8000bea:	609a      	str	r2, [r3, #8]
 8000bec:	60da      	str	r2, [r3, #12]
 8000bee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a1c      	ldr	r2, [pc, #112]	; (8000c68 <HAL_UART_MspInit+0x90>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d131      	bne.n	8000c5e <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bfa:	4b1c      	ldr	r3, [pc, #112]	; (8000c6c <HAL_UART_MspInit+0x94>)
 8000bfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bfe:	4a1b      	ldr	r2, [pc, #108]	; (8000c6c <HAL_UART_MspInit+0x94>)
 8000c00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c04:	6613      	str	r3, [r2, #96]	; 0x60
 8000c06:	4b19      	ldr	r3, [pc, #100]	; (8000c6c <HAL_UART_MspInit+0x94>)
 8000c08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c0e:	613b      	str	r3, [r7, #16]
 8000c10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c12:	4b16      	ldr	r3, [pc, #88]	; (8000c6c <HAL_UART_MspInit+0x94>)
 8000c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c16:	4a15      	ldr	r2, [pc, #84]	; (8000c6c <HAL_UART_MspInit+0x94>)
 8000c18:	f043 0301 	orr.w	r3, r3, #1
 8000c1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c1e:	4b13      	ldr	r3, [pc, #76]	; (8000c6c <HAL_UART_MspInit+0x94>)
 8000c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c22:	f003 0301 	and.w	r3, r3, #1
 8000c26:	60fb      	str	r3, [r7, #12]
 8000c28:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000c2a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000c2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c30:	2302      	movs	r3, #2
 8000c32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c34:	2300      	movs	r3, #0
 8000c36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c38:	2303      	movs	r3, #3
 8000c3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c3c:	2307      	movs	r3, #7
 8000c3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c40:	f107 0314 	add.w	r3, r7, #20
 8000c44:	4619      	mov	r1, r3
 8000c46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c4a:	f000 fa37 	bl	80010bc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2100      	movs	r1, #0
 8000c52:	2025      	movs	r0, #37	; 0x25
 8000c54:	f000 f9bb 	bl	8000fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000c58:	2025      	movs	r0, #37	; 0x25
 8000c5a:	f000 f9d4 	bl	8001006 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000c5e:	bf00      	nop
 8000c60:	3728      	adds	r7, #40	; 0x28
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40013800 	.word	0x40013800
 8000c6c:	40021000 	.word	0x40021000

08000c70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ca8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c74:	f000 f826 	bl	8000cc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000c78:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000c7a:	e003      	b.n	8000c84 <LoopCopyDataInit>

08000c7c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000c7c:	4b0b      	ldr	r3, [pc, #44]	; (8000cac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000c7e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000c80:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000c82:	3104      	adds	r1, #4

08000c84 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000c84:	480a      	ldr	r0, [pc, #40]	; (8000cb0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000c86:	4b0b      	ldr	r3, [pc, #44]	; (8000cb4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000c88:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000c8a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000c8c:	d3f6      	bcc.n	8000c7c <CopyDataInit>
	ldr	r2, =_sbss
 8000c8e:	4a0a      	ldr	r2, [pc, #40]	; (8000cb8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000c90:	e002      	b.n	8000c98 <LoopFillZerobss>

08000c92 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000c92:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000c94:	f842 3b04 	str.w	r3, [r2], #4

08000c98 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000c98:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <LoopForever+0x16>)
	cmp	r2, r3
 8000c9a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000c9c:	d3f9      	bcc.n	8000c92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c9e:	f002 fb6d 	bl	800337c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ca2:	f7ff fda7 	bl	80007f4 <main>

08000ca6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ca6:	e7fe      	b.n	8000ca6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000ca8:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8000cac:	08004468 	.word	0x08004468
	ldr	r0, =_sdata
 8000cb0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000cb4:	20000080 	.word	0x20000080
	ldr	r2, =_sbss
 8000cb8:	20000080 	.word	0x20000080
	ldr	r3, = _ebss
 8000cbc:	2000013c 	.word	0x2000013c

08000cc0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cc0:	e7fe      	b.n	8000cc0 <ADC1_2_IRQHandler>
	...

08000cc4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cc8:	4b17      	ldr	r3, [pc, #92]	; (8000d28 <SystemInit+0x64>)
 8000cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cce:	4a16      	ldr	r2, [pc, #88]	; (8000d28 <SystemInit+0x64>)
 8000cd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000cd8:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <SystemInit+0x68>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a13      	ldr	r2, [pc, #76]	; (8000d2c <SystemInit+0x68>)
 8000cde:	f043 0301 	orr.w	r3, r3, #1
 8000ce2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000ce4:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <SystemInit+0x68>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000cea:	4b10      	ldr	r3, [pc, #64]	; (8000d2c <SystemInit+0x68>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a0f      	ldr	r2, [pc, #60]	; (8000d2c <SystemInit+0x68>)
 8000cf0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000cf4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000cf8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <SystemInit+0x68>)
 8000cfc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d00:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d02:	4b0a      	ldr	r3, [pc, #40]	; (8000d2c <SystemInit+0x68>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a09      	ldr	r2, [pc, #36]	; (8000d2c <SystemInit+0x68>)
 8000d08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d0c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000d0e:	4b07      	ldr	r3, [pc, #28]	; (8000d2c <SystemInit+0x68>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d14:	4b04      	ldr	r3, [pc, #16]	; (8000d28 <SystemInit+0x64>)
 8000d16:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d1a:	609a      	str	r2, [r3, #8]
#endif
}
 8000d1c:	bf00      	nop
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	e000ed00 	.word	0xe000ed00
 8000d2c:	40021000 	.word	0x40021000

08000d30 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d36:	2300      	movs	r3, #0
 8000d38:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d3a:	2003      	movs	r0, #3
 8000d3c:	f000 f93c 	bl	8000fb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d40:	2000      	movs	r0, #0
 8000d42:	f000 f80d 	bl	8000d60 <HAL_InitTick>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d002      	beq.n	8000d52 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	71fb      	strb	r3, [r7, #7]
 8000d50:	e001      	b.n	8000d56 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d52:	f7ff fe15 	bl	8000980 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d56:	79fb      	ldrb	r3, [r7, #7]
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3708      	adds	r7, #8
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d6c:	4b17      	ldr	r3, [pc, #92]	; (8000dcc <HAL_InitTick+0x6c>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d023      	beq.n	8000dbc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d74:	4b16      	ldr	r3, [pc, #88]	; (8000dd0 <HAL_InitTick+0x70>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	4b14      	ldr	r3, [pc, #80]	; (8000dcc <HAL_InitTick+0x6c>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d82:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f000 f949 	bl	8001022 <HAL_SYSTICK_Config>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d10f      	bne.n	8000db6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2b0f      	cmp	r3, #15
 8000d9a:	d809      	bhi.n	8000db0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	6879      	ldr	r1, [r7, #4]
 8000da0:	f04f 30ff 	mov.w	r0, #4294967295
 8000da4:	f000 f913 	bl	8000fce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000da8:	4a0a      	ldr	r2, [pc, #40]	; (8000dd4 <HAL_InitTick+0x74>)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	6013      	str	r3, [r2, #0]
 8000dae:	e007      	b.n	8000dc0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000db0:	2301      	movs	r3, #1
 8000db2:	73fb      	strb	r3, [r7, #15]
 8000db4:	e004      	b.n	8000dc0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
 8000db8:	73fb      	strb	r3, [r7, #15]
 8000dba:	e001      	b.n	8000dc0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3710      	adds	r7, #16
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	20000018 	.word	0x20000018
 8000dd0:	20000010 	.word	0x20000010
 8000dd4:	20000014 	.word	0x20000014

08000dd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ddc:	4b06      	ldr	r3, [pc, #24]	; (8000df8 <HAL_IncTick+0x20>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	461a      	mov	r2, r3
 8000de2:	4b06      	ldr	r3, [pc, #24]	; (8000dfc <HAL_IncTick+0x24>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4413      	add	r3, r2
 8000de8:	4a04      	ldr	r2, [pc, #16]	; (8000dfc <HAL_IncTick+0x24>)
 8000dea:	6013      	str	r3, [r2, #0]
}
 8000dec:	bf00      	nop
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	20000018 	.word	0x20000018
 8000dfc:	20000134 	.word	0x20000134

08000e00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  return uwTick;
 8000e04:	4b03      	ldr	r3, [pc, #12]	; (8000e14 <HAL_GetTick+0x14>)
 8000e06:	681b      	ldr	r3, [r3, #0]
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	20000134 	.word	0x20000134

08000e18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b085      	sub	sp, #20
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	f003 0307 	and.w	r3, r3, #7
 8000e26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e28:	4b0c      	ldr	r3, [pc, #48]	; (8000e5c <__NVIC_SetPriorityGrouping+0x44>)
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e2e:	68ba      	ldr	r2, [r7, #8]
 8000e30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e34:	4013      	ands	r3, r2
 8000e36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e4a:	4a04      	ldr	r2, [pc, #16]	; (8000e5c <__NVIC_SetPriorityGrouping+0x44>)
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	60d3      	str	r3, [r2, #12]
}
 8000e50:	bf00      	nop
 8000e52:	3714      	adds	r7, #20
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr
 8000e5c:	e000ed00 	.word	0xe000ed00

08000e60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e64:	4b04      	ldr	r3, [pc, #16]	; (8000e78 <__NVIC_GetPriorityGrouping+0x18>)
 8000e66:	68db      	ldr	r3, [r3, #12]
 8000e68:	0a1b      	lsrs	r3, r3, #8
 8000e6a:	f003 0307 	and.w	r3, r3, #7
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr
 8000e78:	e000ed00 	.word	0xe000ed00

08000e7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	4603      	mov	r3, r0
 8000e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	db0b      	blt.n	8000ea6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e8e:	79fb      	ldrb	r3, [r7, #7]
 8000e90:	f003 021f 	and.w	r2, r3, #31
 8000e94:	4907      	ldr	r1, [pc, #28]	; (8000eb4 <__NVIC_EnableIRQ+0x38>)
 8000e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9a:	095b      	lsrs	r3, r3, #5
 8000e9c:	2001      	movs	r0, #1
 8000e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ea6:	bf00      	nop
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	e000e100 	.word	0xe000e100

08000eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	6039      	str	r1, [r7, #0]
 8000ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	db0a      	blt.n	8000ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	b2da      	uxtb	r2, r3
 8000ed0:	490c      	ldr	r1, [pc, #48]	; (8000f04 <__NVIC_SetPriority+0x4c>)
 8000ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed6:	0112      	lsls	r2, r2, #4
 8000ed8:	b2d2      	uxtb	r2, r2
 8000eda:	440b      	add	r3, r1
 8000edc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ee0:	e00a      	b.n	8000ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	b2da      	uxtb	r2, r3
 8000ee6:	4908      	ldr	r1, [pc, #32]	; (8000f08 <__NVIC_SetPriority+0x50>)
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	f003 030f 	and.w	r3, r3, #15
 8000eee:	3b04      	subs	r3, #4
 8000ef0:	0112      	lsls	r2, r2, #4
 8000ef2:	b2d2      	uxtb	r2, r2
 8000ef4:	440b      	add	r3, r1
 8000ef6:	761a      	strb	r2, [r3, #24]
}
 8000ef8:	bf00      	nop
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	e000e100 	.word	0xe000e100
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b089      	sub	sp, #36	; 0x24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	60f8      	str	r0, [r7, #12]
 8000f14:	60b9      	str	r1, [r7, #8]
 8000f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	f003 0307 	and.w	r3, r3, #7
 8000f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	f1c3 0307 	rsb	r3, r3, #7
 8000f26:	2b04      	cmp	r3, #4
 8000f28:	bf28      	it	cs
 8000f2a:	2304      	movcs	r3, #4
 8000f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	3304      	adds	r3, #4
 8000f32:	2b06      	cmp	r3, #6
 8000f34:	d902      	bls.n	8000f3c <NVIC_EncodePriority+0x30>
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	3b03      	subs	r3, #3
 8000f3a:	e000      	b.n	8000f3e <NVIC_EncodePriority+0x32>
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f40:	f04f 32ff 	mov.w	r2, #4294967295
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4a:	43da      	mvns	r2, r3
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	401a      	ands	r2, r3
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f54:	f04f 31ff 	mov.w	r1, #4294967295
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5e:	43d9      	mvns	r1, r3
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f64:	4313      	orrs	r3, r2
         );
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3724      	adds	r7, #36	; 0x24
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
	...

08000f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	3b01      	subs	r3, #1
 8000f80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f84:	d301      	bcc.n	8000f8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f86:	2301      	movs	r3, #1
 8000f88:	e00f      	b.n	8000faa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f8a:	4a0a      	ldr	r2, [pc, #40]	; (8000fb4 <SysTick_Config+0x40>)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3b01      	subs	r3, #1
 8000f90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f92:	210f      	movs	r1, #15
 8000f94:	f04f 30ff 	mov.w	r0, #4294967295
 8000f98:	f7ff ff8e 	bl	8000eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f9c:	4b05      	ldr	r3, [pc, #20]	; (8000fb4 <SysTick_Config+0x40>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fa2:	4b04      	ldr	r3, [pc, #16]	; (8000fb4 <SysTick_Config+0x40>)
 8000fa4:	2207      	movs	r2, #7
 8000fa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fa8:	2300      	movs	r3, #0
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3708      	adds	r7, #8
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	e000e010 	.word	0xe000e010

08000fb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f7ff ff29 	bl	8000e18 <__NVIC_SetPriorityGrouping>
}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b086      	sub	sp, #24
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	60b9      	str	r1, [r7, #8]
 8000fd8:	607a      	str	r2, [r7, #4]
 8000fda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fe0:	f7ff ff3e 	bl	8000e60 <__NVIC_GetPriorityGrouping>
 8000fe4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	68b9      	ldr	r1, [r7, #8]
 8000fea:	6978      	ldr	r0, [r7, #20]
 8000fec:	f7ff ff8e 	bl	8000f0c <NVIC_EncodePriority>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff6:	4611      	mov	r1, r2
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff ff5d 	bl	8000eb8 <__NVIC_SetPriority>
}
 8000ffe:	bf00      	nop
 8001000:	3718      	adds	r7, #24
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001006:	b580      	push	{r7, lr}
 8001008:	b082      	sub	sp, #8
 800100a:	af00      	add	r7, sp, #0
 800100c:	4603      	mov	r3, r0
 800100e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff ff31 	bl	8000e7c <__NVIC_EnableIRQ>
}
 800101a:	bf00      	nop
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	b082      	sub	sp, #8
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff ffa2 	bl	8000f74 <SysTick_Config>
 8001030:	4603      	mov	r3, r0
}
 8001032:	4618      	mov	r0, r3
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800103a:	b580      	push	{r7, lr}
 800103c:	b084      	sub	sp, #16
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001042:	2300      	movs	r3, #0
 8001044:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800104c:	b2db      	uxtb	r3, r3
 800104e:	2b02      	cmp	r3, #2
 8001050:	d005      	beq.n	800105e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2204      	movs	r2, #4
 8001056:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001058:	2301      	movs	r3, #1
 800105a:	73fb      	strb	r3, [r7, #15]
 800105c:	e029      	b.n	80010b2 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f022 020e 	bic.w	r2, r2, #14
 800106c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f022 0201 	bic.w	r2, r2, #1
 800107c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001082:	f003 021c 	and.w	r2, r3, #28
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800108a:	2101      	movs	r1, #1
 800108c:	fa01 f202 	lsl.w	r2, r1, r2
 8001090:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2201      	movs	r2, #1
 8001096:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2200      	movs	r2, #0
 800109e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	4798      	blx	r3
    }
  }
  return status;
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010bc:	b480      	push	{r7}
 80010be:	b087      	sub	sp, #28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ca:	e14e      	b.n	800136a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	2101      	movs	r1, #1
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	fa01 f303 	lsl.w	r3, r1, r3
 80010d8:	4013      	ands	r3, r2
 80010da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	f000 8140 	beq.w	8001364 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d00b      	beq.n	8001104 <HAL_GPIO_Init+0x48>
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	d007      	beq.n	8001104 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010f8:	2b11      	cmp	r3, #17
 80010fa:	d003      	beq.n	8001104 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	2b12      	cmp	r3, #18
 8001102:	d130      	bne.n	8001166 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	005b      	lsls	r3, r3, #1
 800110e:	2203      	movs	r2, #3
 8001110:	fa02 f303 	lsl.w	r3, r2, r3
 8001114:	43db      	mvns	r3, r3
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	4013      	ands	r3, r2
 800111a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	68da      	ldr	r2, [r3, #12]
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	693a      	ldr	r2, [r7, #16]
 800112a:	4313      	orrs	r3, r2
 800112c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	693a      	ldr	r2, [r7, #16]
 8001132:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800113a:	2201      	movs	r2, #1
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	fa02 f303 	lsl.w	r3, r2, r3
 8001142:	43db      	mvns	r3, r3
 8001144:	693a      	ldr	r2, [r7, #16]
 8001146:	4013      	ands	r3, r2
 8001148:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	091b      	lsrs	r3, r3, #4
 8001150:	f003 0201 	and.w	r2, r3, #1
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	693a      	ldr	r2, [r7, #16]
 800115c:	4313      	orrs	r3, r2
 800115e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	693a      	ldr	r2, [r7, #16]
 8001164:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	68db      	ldr	r3, [r3, #12]
 800116a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	2203      	movs	r2, #3
 8001172:	fa02 f303 	lsl.w	r3, r2, r3
 8001176:	43db      	mvns	r3, r3
 8001178:	693a      	ldr	r2, [r7, #16]
 800117a:	4013      	ands	r3, r2
 800117c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	689a      	ldr	r2, [r3, #8]
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	fa02 f303 	lsl.w	r3, r2, r3
 800118a:	693a      	ldr	r2, [r7, #16]
 800118c:	4313      	orrs	r3, r2
 800118e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	2b02      	cmp	r3, #2
 800119c:	d003      	beq.n	80011a6 <HAL_GPIO_Init+0xea>
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b12      	cmp	r3, #18
 80011a4:	d123      	bne.n	80011ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	08da      	lsrs	r2, r3, #3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	3208      	adds	r2, #8
 80011ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	f003 0307 	and.w	r3, r3, #7
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	220f      	movs	r2, #15
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	43db      	mvns	r3, r3
 80011c4:	693a      	ldr	r2, [r7, #16]
 80011c6:	4013      	ands	r3, r2
 80011c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	691a      	ldr	r2, [r3, #16]
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	f003 0307 	and.w	r3, r3, #7
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	4313      	orrs	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	08da      	lsrs	r2, r3, #3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	3208      	adds	r2, #8
 80011e8:	6939      	ldr	r1, [r7, #16]
 80011ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	2203      	movs	r2, #3
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	43db      	mvns	r3, r3
 8001200:	693a      	ldr	r2, [r7, #16]
 8001202:	4013      	ands	r3, r2
 8001204:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f003 0203 	and.w	r2, r3, #3
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	4313      	orrs	r3, r2
 800121a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800122a:	2b00      	cmp	r3, #0
 800122c:	f000 809a 	beq.w	8001364 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001230:	4b55      	ldr	r3, [pc, #340]	; (8001388 <HAL_GPIO_Init+0x2cc>)
 8001232:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001234:	4a54      	ldr	r2, [pc, #336]	; (8001388 <HAL_GPIO_Init+0x2cc>)
 8001236:	f043 0301 	orr.w	r3, r3, #1
 800123a:	6613      	str	r3, [r2, #96]	; 0x60
 800123c:	4b52      	ldr	r3, [pc, #328]	; (8001388 <HAL_GPIO_Init+0x2cc>)
 800123e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001240:	f003 0301 	and.w	r3, r3, #1
 8001244:	60bb      	str	r3, [r7, #8]
 8001246:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001248:	4a50      	ldr	r2, [pc, #320]	; (800138c <HAL_GPIO_Init+0x2d0>)
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	089b      	lsrs	r3, r3, #2
 800124e:	3302      	adds	r3, #2
 8001250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001254:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	f003 0303 	and.w	r3, r3, #3
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	220f      	movs	r2, #15
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	43db      	mvns	r3, r3
 8001266:	693a      	ldr	r2, [r7, #16]
 8001268:	4013      	ands	r3, r2
 800126a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001272:	d013      	beq.n	800129c <HAL_GPIO_Init+0x1e0>
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	4a46      	ldr	r2, [pc, #280]	; (8001390 <HAL_GPIO_Init+0x2d4>)
 8001278:	4293      	cmp	r3, r2
 800127a:	d00d      	beq.n	8001298 <HAL_GPIO_Init+0x1dc>
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	4a45      	ldr	r2, [pc, #276]	; (8001394 <HAL_GPIO_Init+0x2d8>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d007      	beq.n	8001294 <HAL_GPIO_Init+0x1d8>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	4a44      	ldr	r2, [pc, #272]	; (8001398 <HAL_GPIO_Init+0x2dc>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d101      	bne.n	8001290 <HAL_GPIO_Init+0x1d4>
 800128c:	2303      	movs	r3, #3
 800128e:	e006      	b.n	800129e <HAL_GPIO_Init+0x1e2>
 8001290:	2307      	movs	r3, #7
 8001292:	e004      	b.n	800129e <HAL_GPIO_Init+0x1e2>
 8001294:	2302      	movs	r3, #2
 8001296:	e002      	b.n	800129e <HAL_GPIO_Init+0x1e2>
 8001298:	2301      	movs	r3, #1
 800129a:	e000      	b.n	800129e <HAL_GPIO_Init+0x1e2>
 800129c:	2300      	movs	r3, #0
 800129e:	697a      	ldr	r2, [r7, #20]
 80012a0:	f002 0203 	and.w	r2, r2, #3
 80012a4:	0092      	lsls	r2, r2, #2
 80012a6:	4093      	lsls	r3, r2
 80012a8:	693a      	ldr	r2, [r7, #16]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012ae:	4937      	ldr	r1, [pc, #220]	; (800138c <HAL_GPIO_Init+0x2d0>)
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	089b      	lsrs	r3, r3, #2
 80012b4:	3302      	adds	r3, #2
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80012bc:	4b37      	ldr	r3, [pc, #220]	; (800139c <HAL_GPIO_Init+0x2e0>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	43db      	mvns	r3, r3
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	4013      	ands	r3, r2
 80012ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d003      	beq.n	80012e0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	4313      	orrs	r3, r2
 80012de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80012e0:	4a2e      	ldr	r2, [pc, #184]	; (800139c <HAL_GPIO_Init+0x2e0>)
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80012e6:	4b2d      	ldr	r3, [pc, #180]	; (800139c <HAL_GPIO_Init+0x2e0>)
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	43db      	mvns	r3, r3
 80012f0:	693a      	ldr	r2, [r7, #16]
 80012f2:	4013      	ands	r3, r2
 80012f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d003      	beq.n	800130a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	4313      	orrs	r3, r2
 8001308:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800130a:	4a24      	ldr	r2, [pc, #144]	; (800139c <HAL_GPIO_Init+0x2e0>)
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001310:	4b22      	ldr	r3, [pc, #136]	; (800139c <HAL_GPIO_Init+0x2e0>)
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	43db      	mvns	r3, r3
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	4013      	ands	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001328:	2b00      	cmp	r3, #0
 800132a:	d003      	beq.n	8001334 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 800132c:	693a      	ldr	r2, [r7, #16]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4313      	orrs	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001334:	4a19      	ldr	r2, [pc, #100]	; (800139c <HAL_GPIO_Init+0x2e0>)
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800133a:	4b18      	ldr	r3, [pc, #96]	; (800139c <HAL_GPIO_Init+0x2e0>)
 800133c:	68db      	ldr	r3, [r3, #12]
 800133e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	43db      	mvns	r3, r3
 8001344:	693a      	ldr	r2, [r7, #16]
 8001346:	4013      	ands	r3, r2
 8001348:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d003      	beq.n	800135e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	4313      	orrs	r3, r2
 800135c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800135e:	4a0f      	ldr	r2, [pc, #60]	; (800139c <HAL_GPIO_Init+0x2e0>)
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	3301      	adds	r3, #1
 8001368:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	fa22 f303 	lsr.w	r3, r2, r3
 8001374:	2b00      	cmp	r3, #0
 8001376:	f47f aea9 	bne.w	80010cc <HAL_GPIO_Init+0x10>
  }
}
 800137a:	bf00      	nop
 800137c:	371c      	adds	r7, #28
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	40021000 	.word	0x40021000
 800138c:	40010000 	.word	0x40010000
 8001390:	48000400 	.word	0x48000400
 8001394:	48000800 	.word	0x48000800
 8001398:	48000c00 	.word	0x48000c00
 800139c:	40010400 	.word	0x40010400

080013a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	460b      	mov	r3, r1
 80013aa:	807b      	strh	r3, [r7, #2]
 80013ac:	4613      	mov	r3, r2
 80013ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013b0:	787b      	ldrb	r3, [r7, #1]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d003      	beq.n	80013be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013b6:	887a      	ldrh	r2, [r7, #2]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013bc:	e002      	b.n	80013c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013be:	887a      	ldrh	r2, [r7, #2]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80013c4:	bf00      	nop
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80013d4:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <HAL_PWREx_GetVoltageRange+0x18>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80013dc:	4618      	mov	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	40007000 	.word	0x40007000

080013ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b085      	sub	sp, #20
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80013fa:	d130      	bne.n	800145e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80013fc:	4b23      	ldr	r3, [pc, #140]	; (800148c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001404:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001408:	d038      	beq.n	800147c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800140a:	4b20      	ldr	r3, [pc, #128]	; (800148c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001412:	4a1e      	ldr	r2, [pc, #120]	; (800148c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001414:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001418:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800141a:	4b1d      	ldr	r3, [pc, #116]	; (8001490 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2232      	movs	r2, #50	; 0x32
 8001420:	fb02 f303 	mul.w	r3, r2, r3
 8001424:	4a1b      	ldr	r2, [pc, #108]	; (8001494 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001426:	fba2 2303 	umull	r2, r3, r2, r3
 800142a:	0c9b      	lsrs	r3, r3, #18
 800142c:	3301      	adds	r3, #1
 800142e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001430:	e002      	b.n	8001438 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	3b01      	subs	r3, #1
 8001436:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001438:	4b14      	ldr	r3, [pc, #80]	; (800148c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800143a:	695b      	ldr	r3, [r3, #20]
 800143c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001440:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001444:	d102      	bne.n	800144c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d1f2      	bne.n	8001432 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800144c:	4b0f      	ldr	r3, [pc, #60]	; (800148c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800144e:	695b      	ldr	r3, [r3, #20]
 8001450:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001454:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001458:	d110      	bne.n	800147c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e00f      	b.n	800147e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800145e:	4b0b      	ldr	r3, [pc, #44]	; (800148c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001466:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800146a:	d007      	beq.n	800147c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800146c:	4b07      	ldr	r3, [pc, #28]	; (800148c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001474:	4a05      	ldr	r2, [pc, #20]	; (800148c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001476:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800147a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800147c:	2300      	movs	r3, #0
}
 800147e:	4618      	mov	r0, r3
 8001480:	3714      	adds	r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	40007000 	.word	0x40007000
 8001490:	20000010 	.word	0x20000010
 8001494:	431bde83 	.word	0x431bde83

08001498 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b08a      	sub	sp, #40	; 0x28
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d102      	bne.n	80014ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	f000 bc56 	b.w	8001d58 <HAL_RCC_OscConfig+0x8c0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014ac:	4ba1      	ldr	r3, [pc, #644]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	f003 030c 	and.w	r3, r3, #12
 80014b4:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014b6:	4b9f      	ldr	r3, [pc, #636]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 80014b8:	68db      	ldr	r3, [r3, #12]
 80014ba:	f003 0303 	and.w	r3, r3, #3
 80014be:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 0310 	and.w	r3, r3, #16
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	f000 80e6 	beq.w	800169a <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80014ce:	6a3b      	ldr	r3, [r7, #32]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d007      	beq.n	80014e4 <HAL_RCC_OscConfig+0x4c>
 80014d4:	6a3b      	ldr	r3, [r7, #32]
 80014d6:	2b0c      	cmp	r3, #12
 80014d8:	f040 808d 	bne.w	80015f6 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	2b01      	cmp	r3, #1
 80014e0:	f040 8089 	bne.w	80015f6 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014e4:	4b93      	ldr	r3, [pc, #588]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f003 0302 	and.w	r3, r3, #2
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d006      	beq.n	80014fe <HAL_RCC_OscConfig+0x66>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	69db      	ldr	r3, [r3, #28]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d102      	bne.n	80014fe <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80014f8:	2301      	movs	r3, #1
 80014fa:	f000 bc2d 	b.w	8001d58 <HAL_RCC_OscConfig+0x8c0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001502:	4b8c      	ldr	r3, [pc, #560]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f003 0308 	and.w	r3, r3, #8
 800150a:	2b00      	cmp	r3, #0
 800150c:	d004      	beq.n	8001518 <HAL_RCC_OscConfig+0x80>
 800150e:	4b89      	ldr	r3, [pc, #548]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001516:	e005      	b.n	8001524 <HAL_RCC_OscConfig+0x8c>
 8001518:	4b86      	ldr	r3, [pc, #536]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 800151a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800151e:	091b      	lsrs	r3, r3, #4
 8001520:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001524:	4293      	cmp	r3, r2
 8001526:	d224      	bcs.n	8001572 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800152c:	4618      	mov	r0, r3
 800152e:	f000 fdbd 	bl	80020ac <RCC_SetFlashLatencyFromMSIRange>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d002      	beq.n	800153e <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	f000 bc0d 	b.w	8001d58 <HAL_RCC_OscConfig+0x8c0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800153e:	4b7d      	ldr	r3, [pc, #500]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a7c      	ldr	r2, [pc, #496]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001544:	f043 0308 	orr.w	r3, r3, #8
 8001548:	6013      	str	r3, [r2, #0]
 800154a:	4b7a      	ldr	r3, [pc, #488]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001556:	4977      	ldr	r1, [pc, #476]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001558:	4313      	orrs	r3, r2
 800155a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800155c:	4b75      	ldr	r3, [pc, #468]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6a1b      	ldr	r3, [r3, #32]
 8001568:	021b      	lsls	r3, r3, #8
 800156a:	4972      	ldr	r1, [pc, #456]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 800156c:	4313      	orrs	r3, r2
 800156e:	604b      	str	r3, [r1, #4]
 8001570:	e025      	b.n	80015be <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001572:	4b70      	ldr	r3, [pc, #448]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a6f      	ldr	r2, [pc, #444]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001578:	f043 0308 	orr.w	r3, r3, #8
 800157c:	6013      	str	r3, [r2, #0]
 800157e:	4b6d      	ldr	r3, [pc, #436]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800158a:	496a      	ldr	r1, [pc, #424]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 800158c:	4313      	orrs	r3, r2
 800158e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001590:	4b68      	ldr	r3, [pc, #416]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6a1b      	ldr	r3, [r3, #32]
 800159c:	021b      	lsls	r3, r3, #8
 800159e:	4965      	ldr	r1, [pc, #404]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 80015a0:	4313      	orrs	r3, r2
 80015a2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80015a4:	6a3b      	ldr	r3, [r7, #32]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d109      	bne.n	80015be <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ae:	4618      	mov	r0, r3
 80015b0:	f000 fd7c 	bl	80020ac <RCC_SetFlashLatencyFromMSIRange>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e3cc      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015be:	f000 fcb3 	bl	8001f28 <HAL_RCC_GetSysClockFreq>
 80015c2:	4601      	mov	r1, r0
 80015c4:	4b5b      	ldr	r3, [pc, #364]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	091b      	lsrs	r3, r3, #4
 80015ca:	f003 030f 	and.w	r3, r3, #15
 80015ce:	4a5a      	ldr	r2, [pc, #360]	; (8001738 <HAL_RCC_OscConfig+0x2a0>)
 80015d0:	5cd3      	ldrb	r3, [r2, r3]
 80015d2:	f003 031f 	and.w	r3, r3, #31
 80015d6:	fa21 f303 	lsr.w	r3, r1, r3
 80015da:	4a58      	ldr	r2, [pc, #352]	; (800173c <HAL_RCC_OscConfig+0x2a4>)
 80015dc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80015de:	4b58      	ldr	r3, [pc, #352]	; (8001740 <HAL_RCC_OscConfig+0x2a8>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7ff fbbc 	bl	8000d60 <HAL_InitTick>
 80015e8:	4603      	mov	r3, r0
 80015ea:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 80015ec:	7dfb      	ldrb	r3, [r7, #23]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d052      	beq.n	8001698 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 80015f2:	7dfb      	ldrb	r3, [r7, #23]
 80015f4:	e3b0      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	69db      	ldr	r3, [r3, #28]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d032      	beq.n	8001664 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80015fe:	4b4d      	ldr	r3, [pc, #308]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a4c      	ldr	r2, [pc, #304]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001604:	f043 0301 	orr.w	r3, r3, #1
 8001608:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800160a:	f7ff fbf9 	bl	8000e00 <HAL_GetTick>
 800160e:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001610:	e008      	b.n	8001624 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001612:	f7ff fbf5 	bl	8000e00 <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	2b02      	cmp	r3, #2
 800161e:	d901      	bls.n	8001624 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e399      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001624:	4b43      	ldr	r3, [pc, #268]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 0302 	and.w	r3, r3, #2
 800162c:	2b00      	cmp	r3, #0
 800162e:	d0f0      	beq.n	8001612 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001630:	4b40      	ldr	r3, [pc, #256]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a3f      	ldr	r2, [pc, #252]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001636:	f043 0308 	orr.w	r3, r3, #8
 800163a:	6013      	str	r3, [r2, #0]
 800163c:	4b3d      	ldr	r3, [pc, #244]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001648:	493a      	ldr	r1, [pc, #232]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 800164a:	4313      	orrs	r3, r2
 800164c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800164e:	4b39      	ldr	r3, [pc, #228]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6a1b      	ldr	r3, [r3, #32]
 800165a:	021b      	lsls	r3, r3, #8
 800165c:	4935      	ldr	r1, [pc, #212]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 800165e:	4313      	orrs	r3, r2
 8001660:	604b      	str	r3, [r1, #4]
 8001662:	e01a      	b.n	800169a <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001664:	4b33      	ldr	r3, [pc, #204]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a32      	ldr	r2, [pc, #200]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 800166a:	f023 0301 	bic.w	r3, r3, #1
 800166e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001670:	f7ff fbc6 	bl	8000e00 <HAL_GetTick>
 8001674:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001676:	e008      	b.n	800168a <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001678:	f7ff fbc2 	bl	8000e00 <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	2b02      	cmp	r3, #2
 8001684:	d901      	bls.n	800168a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e366      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800168a:	4b2a      	ldr	r3, [pc, #168]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	2b00      	cmp	r3, #0
 8001694:	d1f0      	bne.n	8001678 <HAL_RCC_OscConfig+0x1e0>
 8001696:	e000      	b.n	800169a <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001698:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d073      	beq.n	800178e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80016a6:	6a3b      	ldr	r3, [r7, #32]
 80016a8:	2b08      	cmp	r3, #8
 80016aa:	d005      	beq.n	80016b8 <HAL_RCC_OscConfig+0x220>
 80016ac:	6a3b      	ldr	r3, [r7, #32]
 80016ae:	2b0c      	cmp	r3, #12
 80016b0:	d10e      	bne.n	80016d0 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	2b03      	cmp	r3, #3
 80016b6:	d10b      	bne.n	80016d0 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016b8:	4b1e      	ldr	r3, [pc, #120]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d063      	beq.n	800178c <HAL_RCC_OscConfig+0x2f4>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d15f      	bne.n	800178c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e343      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016d8:	d106      	bne.n	80016e8 <HAL_RCC_OscConfig+0x250>
 80016da:	4b16      	ldr	r3, [pc, #88]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a15      	ldr	r2, [pc, #84]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 80016e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016e4:	6013      	str	r3, [r2, #0]
 80016e6:	e01d      	b.n	8001724 <HAL_RCC_OscConfig+0x28c>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016f0:	d10c      	bne.n	800170c <HAL_RCC_OscConfig+0x274>
 80016f2:	4b10      	ldr	r3, [pc, #64]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a0f      	ldr	r2, [pc, #60]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 80016f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016fc:	6013      	str	r3, [r2, #0]
 80016fe:	4b0d      	ldr	r3, [pc, #52]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a0c      	ldr	r2, [pc, #48]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001704:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001708:	6013      	str	r3, [r2, #0]
 800170a:	e00b      	b.n	8001724 <HAL_RCC_OscConfig+0x28c>
 800170c:	4b09      	ldr	r3, [pc, #36]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a08      	ldr	r2, [pc, #32]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 8001712:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001716:	6013      	str	r3, [r2, #0]
 8001718:	4b06      	ldr	r3, [pc, #24]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a05      	ldr	r2, [pc, #20]	; (8001734 <HAL_RCC_OscConfig+0x29c>)
 800171e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001722:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d01b      	beq.n	8001764 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800172c:	f7ff fb68 	bl	8000e00 <HAL_GetTick>
 8001730:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001732:	e010      	b.n	8001756 <HAL_RCC_OscConfig+0x2be>
 8001734:	40021000 	.word	0x40021000
 8001738:	08004378 	.word	0x08004378
 800173c:	20000010 	.word	0x20000010
 8001740:	20000014 	.word	0x20000014
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001744:	f7ff fb5c 	bl	8000e00 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b64      	cmp	r3, #100	; 0x64
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e300      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001756:	4ba0      	ldr	r3, [pc, #640]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d0f0      	beq.n	8001744 <HAL_RCC_OscConfig+0x2ac>
 8001762:	e014      	b.n	800178e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001764:	f7ff fb4c 	bl	8000e00 <HAL_GetTick>
 8001768:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800176a:	e008      	b.n	800177e <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800176c:	f7ff fb48 	bl	8000e00 <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	2b64      	cmp	r3, #100	; 0x64
 8001778:	d901      	bls.n	800177e <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e2ec      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800177e:	4b96      	ldr	r3, [pc, #600]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1f0      	bne.n	800176c <HAL_RCC_OscConfig+0x2d4>
 800178a:	e000      	b.n	800178e <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800178c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d060      	beq.n	800185c <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800179a:	6a3b      	ldr	r3, [r7, #32]
 800179c:	2b04      	cmp	r3, #4
 800179e:	d005      	beq.n	80017ac <HAL_RCC_OscConfig+0x314>
 80017a0:	6a3b      	ldr	r3, [r7, #32]
 80017a2:	2b0c      	cmp	r3, #12
 80017a4:	d119      	bne.n	80017da <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	2b02      	cmp	r3, #2
 80017aa:	d116      	bne.n	80017da <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017ac:	4b8a      	ldr	r3, [pc, #552]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d005      	beq.n	80017c4 <HAL_RCC_OscConfig+0x32c>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d101      	bne.n	80017c4 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	e2c9      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017c4:	4b84      	ldr	r3, [pc, #528]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	691b      	ldr	r3, [r3, #16]
 80017d0:	061b      	lsls	r3, r3, #24
 80017d2:	4981      	ldr	r1, [pc, #516]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 80017d4:	4313      	orrs	r3, r2
 80017d6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017d8:	e040      	b.n	800185c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d023      	beq.n	800182a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017e2:	4b7d      	ldr	r3, [pc, #500]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a7c      	ldr	r2, [pc, #496]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 80017e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ee:	f7ff fb07 	bl	8000e00 <HAL_GetTick>
 80017f2:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017f4:	e008      	b.n	8001808 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017f6:	f7ff fb03 	bl	8000e00 <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e2a7      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001808:	4b73      	ldr	r3, [pc, #460]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001810:	2b00      	cmp	r3, #0
 8001812:	d0f0      	beq.n	80017f6 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001814:	4b70      	ldr	r3, [pc, #448]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	691b      	ldr	r3, [r3, #16]
 8001820:	061b      	lsls	r3, r3, #24
 8001822:	496d      	ldr	r1, [pc, #436]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 8001824:	4313      	orrs	r3, r2
 8001826:	604b      	str	r3, [r1, #4]
 8001828:	e018      	b.n	800185c <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800182a:	4b6b      	ldr	r3, [pc, #428]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a6a      	ldr	r2, [pc, #424]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 8001830:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001834:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001836:	f7ff fae3 	bl	8000e00 <HAL_GetTick>
 800183a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800183c:	e008      	b.n	8001850 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800183e:	f7ff fadf 	bl	8000e00 <HAL_GetTick>
 8001842:	4602      	mov	r2, r0
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	2b02      	cmp	r3, #2
 800184a:	d901      	bls.n	8001850 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 800184c:	2303      	movs	r3, #3
 800184e:	e283      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001850:	4b61      	ldr	r3, [pc, #388]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001858:	2b00      	cmp	r3, #0
 800185a:	d1f0      	bne.n	800183e <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0308 	and.w	r3, r3, #8
 8001864:	2b00      	cmp	r3, #0
 8001866:	d07f      	beq.n	8001968 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	695b      	ldr	r3, [r3, #20]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d05f      	beq.n	8001930 <HAL_RCC_OscConfig+0x498>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8001870:	4b59      	ldr	r3, [pc, #356]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 8001872:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001876:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	699a      	ldr	r2, [r3, #24]
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	f003 0310 	and.w	r3, r3, #16
 8001882:	429a      	cmp	r2, r3
 8001884:	d037      	beq.n	80018f6 <HAL_RCC_OscConfig+0x45e>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	f003 0302 	and.w	r3, r3, #2
 800188c:	2b00      	cmp	r3, #0
 800188e:	d006      	beq.n	800189e <HAL_RCC_OscConfig+0x406>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001896:	2b00      	cmp	r3, #0
 8001898:	d101      	bne.n	800189e <HAL_RCC_OscConfig+0x406>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e25c      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	f003 0301 	and.w	r3, r3, #1
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d01b      	beq.n	80018e0 <HAL_RCC_OscConfig+0x448>
        {
          __HAL_RCC_LSI_DISABLE();
 80018a8:	4b4b      	ldr	r3, [pc, #300]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 80018aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018ae:	4a4a      	ldr	r2, [pc, #296]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 80018b0:	f023 0301 	bic.w	r3, r3, #1
 80018b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80018b8:	f7ff faa2 	bl	8000e00 <HAL_GetTick>
 80018bc:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018be:	e008      	b.n	80018d2 <HAL_RCC_OscConfig+0x43a>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018c0:	f7ff fa9e 	bl	8000e00 <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	2b11      	cmp	r3, #17
 80018cc:	d901      	bls.n	80018d2 <HAL_RCC_OscConfig+0x43a>
            {
              return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e242      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018d2:	4b41      	ldr	r3, [pc, #260]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 80018d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d1ef      	bne.n	80018c0 <HAL_RCC_OscConfig+0x428>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 80018e0:	4b3d      	ldr	r3, [pc, #244]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 80018e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018e6:	f023 0210 	bic.w	r2, r3, #16
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	699b      	ldr	r3, [r3, #24]
 80018ee:	493a      	ldr	r1, [pc, #232]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 80018f0:	4313      	orrs	r3, r2
 80018f2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018f6:	4b38      	ldr	r3, [pc, #224]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 80018f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018fc:	4a36      	ldr	r2, [pc, #216]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 80018fe:	f043 0301 	orr.w	r3, r3, #1
 8001902:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001906:	f7ff fa7b 	bl	8000e00 <HAL_GetTick>
 800190a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800190c:	e008      	b.n	8001920 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800190e:	f7ff fa77 	bl	8000e00 <HAL_GetTick>
 8001912:	4602      	mov	r2, r0
 8001914:	69bb      	ldr	r3, [r7, #24]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	2b11      	cmp	r3, #17
 800191a:	d901      	bls.n	8001920 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 800191c:	2303      	movs	r3, #3
 800191e:	e21b      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001920:	4b2d      	ldr	r3, [pc, #180]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 8001922:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	2b00      	cmp	r3, #0
 800192c:	d0ef      	beq.n	800190e <HAL_RCC_OscConfig+0x476>
 800192e:	e01b      	b.n	8001968 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001930:	4b29      	ldr	r3, [pc, #164]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 8001932:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001936:	4a28      	ldr	r2, [pc, #160]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 8001938:	f023 0301 	bic.w	r3, r3, #1
 800193c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001940:	f7ff fa5e 	bl	8000e00 <HAL_GetTick>
 8001944:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001946:	e008      	b.n	800195a <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001948:	f7ff fa5a 	bl	8000e00 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	2b11      	cmp	r3, #17
 8001954:	d901      	bls.n	800195a <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e1fe      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800195a:	4b1f      	ldr	r3, [pc, #124]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 800195c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001960:	f003 0302 	and.w	r3, r3, #2
 8001964:	2b00      	cmp	r3, #0
 8001966:	d1ef      	bne.n	8001948 <HAL_RCC_OscConfig+0x4b0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0304 	and.w	r3, r3, #4
 8001970:	2b00      	cmp	r3, #0
 8001972:	f000 80c1 	beq.w	8001af8 <HAL_RCC_OscConfig+0x660>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001976:	2300      	movs	r3, #0
 8001978:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800197c:	4b16      	ldr	r3, [pc, #88]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 800197e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001980:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d10e      	bne.n	80019a6 <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001988:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 800198a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800198c:	4a12      	ldr	r2, [pc, #72]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 800198e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001992:	6593      	str	r3, [r2, #88]	; 0x58
 8001994:	4b10      	ldr	r3, [pc, #64]	; (80019d8 <HAL_RCC_OscConfig+0x540>)
 8001996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001998:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80019a0:	2301      	movs	r3, #1
 80019a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019a6:	4b0d      	ldr	r3, [pc, #52]	; (80019dc <HAL_RCC_OscConfig+0x544>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d11c      	bne.n	80019ec <HAL_RCC_OscConfig+0x554>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019b2:	4b0a      	ldr	r3, [pc, #40]	; (80019dc <HAL_RCC_OscConfig+0x544>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a09      	ldr	r2, [pc, #36]	; (80019dc <HAL_RCC_OscConfig+0x544>)
 80019b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019be:	f7ff fa1f 	bl	8000e00 <HAL_GetTick>
 80019c2:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019c4:	e00c      	b.n	80019e0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019c6:	f7ff fa1b 	bl	8000e00 <HAL_GetTick>
 80019ca:	4602      	mov	r2, r0
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	2b02      	cmp	r3, #2
 80019d2:	d905      	bls.n	80019e0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80019d4:	2303      	movs	r3, #3
 80019d6:	e1bf      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
 80019d8:	40021000 	.word	0x40021000
 80019dc:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019e0:	4bb1      	ldr	r3, [pc, #708]	; (8001ca8 <HAL_RCC_OscConfig+0x810>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d0ec      	beq.n	80019c6 <HAL_RCC_OscConfig+0x52e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	f003 0301 	and.w	r3, r3, #1
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d02c      	beq.n	8001a52 <HAL_RCC_OscConfig+0x5ba>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80019f8:	4bac      	ldr	r3, [pc, #688]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 80019fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a0a:	49a8      	ldr	r1, [pc, #672]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	f003 0304 	and.w	r3, r3, #4
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d010      	beq.n	8001a40 <HAL_RCC_OscConfig+0x5a8>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001a1e:	4ba3      	ldr	r3, [pc, #652]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a24:	4aa1      	ldr	r2, [pc, #644]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001a26:	f043 0304 	orr.w	r3, r3, #4
 8001a2a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001a2e:	4b9f      	ldr	r3, [pc, #636]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a34:	4a9d      	ldr	r2, [pc, #628]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001a36:	f043 0301 	orr.w	r3, r3, #1
 8001a3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a3e:	e018      	b.n	8001a72 <HAL_RCC_OscConfig+0x5da>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001a40:	4b9a      	ldr	r3, [pc, #616]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a46:	4a99      	ldr	r2, [pc, #612]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a50:	e00f      	b.n	8001a72 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001a52:	4b96      	ldr	r3, [pc, #600]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a58:	4a94      	ldr	r2, [pc, #592]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001a5a:	f023 0301 	bic.w	r3, r3, #1
 8001a5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001a62:	4b92      	ldr	r3, [pc, #584]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a68:	4a90      	ldr	r2, [pc, #576]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001a6a:	f023 0304 	bic.w	r3, r3, #4
 8001a6e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d016      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x610>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a7a:	f7ff f9c1 	bl	8000e00 <HAL_GetTick>
 8001a7e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a80:	e00a      	b.n	8001a98 <HAL_RCC_OscConfig+0x600>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a82:	f7ff f9bd 	bl	8000e00 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d901      	bls.n	8001a98 <HAL_RCC_OscConfig+0x600>
        {
          return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e15f      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a98:	4b84      	ldr	r3, [pc, #528]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d0ed      	beq.n	8001a82 <HAL_RCC_OscConfig+0x5ea>
 8001aa6:	e01d      	b.n	8001ae4 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aa8:	f7ff f9aa 	bl	8000e00 <HAL_GetTick>
 8001aac:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001aae:	e00a      	b.n	8001ac6 <HAL_RCC_OscConfig+0x62e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ab0:	f7ff f9a6 	bl	8000e00 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_OscConfig+0x62e>
        {
          return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e148      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ac6:	4b79      	ldr	r3, [pc, #484]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001acc:	f003 0302 	and.w	r3, r3, #2
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d1ed      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x618>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8001ad4:	4b75      	ldr	r3, [pc, #468]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ada:	4a74      	ldr	r2, [pc, #464]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001adc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001ae0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ae4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d105      	bne.n	8001af8 <HAL_RCC_OscConfig+0x660>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001aec:	4b6f      	ldr	r3, [pc, #444]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001aee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001af0:	4a6e      	ldr	r2, [pc, #440]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001af2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001af6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0320 	and.w	r3, r3, #32
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d03c      	beq.n	8001b7e <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d01c      	beq.n	8001b46 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001b0c:	4b67      	ldr	r3, [pc, #412]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001b0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001b12:	4a66      	ldr	r2, [pc, #408]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001b14:	f043 0301 	orr.w	r3, r3, #1
 8001b18:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b1c:	f7ff f970 	bl	8000e00 <HAL_GetTick>
 8001b20:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b24:	f7ff f96c 	bl	8000e00 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e110      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b36:	4b5d      	ldr	r3, [pc, #372]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001b38:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001b3c:	f003 0302 	and.w	r3, r3, #2
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d0ef      	beq.n	8001b24 <HAL_RCC_OscConfig+0x68c>
 8001b44:	e01b      	b.n	8001b7e <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001b46:	4b59      	ldr	r3, [pc, #356]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001b48:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001b4c:	4a57      	ldr	r2, [pc, #348]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001b4e:	f023 0301 	bic.w	r3, r3, #1
 8001b52:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b56:	f7ff f953 	bl	8000e00 <HAL_GetTick>
 8001b5a:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b5c:	e008      	b.n	8001b70 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b5e:	f7ff f94f 	bl	8000e00 <HAL_GetTick>
 8001b62:	4602      	mov	r2, r0
 8001b64:	69bb      	ldr	r3, [r7, #24]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d901      	bls.n	8001b70 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	e0f3      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b70:	4b4e      	ldr	r3, [pc, #312]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001b72:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d1ef      	bne.n	8001b5e <HAL_RCC_OscConfig+0x6c6>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f000 80e7 	beq.w	8001d56 <HAL_RCC_OscConfig+0x8be>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	f040 80b7 	bne.w	8001d00 <HAL_RCC_OscConfig+0x868>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001b92:	4b46      	ldr	r3, [pc, #280]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	f003 0203 	and.w	r2, r3, #3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d124      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bb0:	3b01      	subs	r3, #1
 8001bb2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d11b      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bc2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d113      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bd2:	085b      	lsrs	r3, r3, #1
 8001bd4:	3b01      	subs	r3, #1
 8001bd6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d109      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be6:	085b      	lsrs	r3, r3, #1
 8001be8:	3b01      	subs	r3, #1
 8001bea:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d061      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x81c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001bf0:	6a3b      	ldr	r3, [r7, #32]
 8001bf2:	2b0c      	cmp	r3, #12
 8001bf4:	d056      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x80c>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001bf6:	4b2d      	ldr	r3, [pc, #180]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a2c      	ldr	r2, [pc, #176]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001bfc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c00:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c02:	f7ff f8fd 	bl	8000e00 <HAL_GetTick>
 8001c06:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c08:	e008      	b.n	8001c1c <HAL_RCC_OscConfig+0x784>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c0a:	f7ff f8f9 	bl	8000e00 <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d901      	bls.n	8001c1c <HAL_RCC_OscConfig+0x784>
              {
                return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e09d      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c1c:	4b23      	ldr	r3, [pc, #140]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d1f0      	bne.n	8001c0a <HAL_RCC_OscConfig+0x772>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c28:	4b20      	ldr	r3, [pc, #128]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001c2a:	68da      	ldr	r2, [r3, #12]
 8001c2c:	4b20      	ldr	r3, [pc, #128]	; (8001cb0 <HAL_RCC_OscConfig+0x818>)
 8001c2e:	4013      	ands	r3, r2
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c38:	3a01      	subs	r2, #1
 8001c3a:	0112      	lsls	r2, r2, #4
 8001c3c:	4311      	orrs	r1, r2
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001c42:	0212      	lsls	r2, r2, #8
 8001c44:	4311      	orrs	r1, r2
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001c4a:	0852      	lsrs	r2, r2, #1
 8001c4c:	3a01      	subs	r2, #1
 8001c4e:	0552      	lsls	r2, r2, #21
 8001c50:	4311      	orrs	r1, r2
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001c56:	0852      	lsrs	r2, r2, #1
 8001c58:	3a01      	subs	r2, #1
 8001c5a:	0652      	lsls	r2, r2, #25
 8001c5c:	430a      	orrs	r2, r1
 8001c5e:	4913      	ldr	r1, [pc, #76]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001c60:	4313      	orrs	r3, r2
 8001c62:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001c64:	4b11      	ldr	r3, [pc, #68]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a10      	ldr	r2, [pc, #64]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001c6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c6e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c70:	4b0e      	ldr	r3, [pc, #56]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	4a0d      	ldr	r2, [pc, #52]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001c76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c7a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c7c:	f7ff f8c0 	bl	8000e00 <HAL_GetTick>
 8001c80:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c82:	e008      	b.n	8001c96 <HAL_RCC_OscConfig+0x7fe>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c84:	f7ff f8bc 	bl	8000e00 <HAL_GetTick>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d901      	bls.n	8001c96 <HAL_RCC_OscConfig+0x7fe>
              {
                return HAL_TIMEOUT;
 8001c92:	2303      	movs	r3, #3
 8001c94:	e060      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c96:	4b05      	ldr	r3, [pc, #20]	; (8001cac <HAL_RCC_OscConfig+0x814>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d0f0      	beq.n	8001c84 <HAL_RCC_OscConfig+0x7ec>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ca2:	e058      	b.n	8001d56 <HAL_RCC_OscConfig+0x8be>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e057      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
 8001ca8:	40007000 	.word	0x40007000
 8001cac:	40021000 	.word	0x40021000
 8001cb0:	f99f808c 	.word	0xf99f808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cb4:	4b2a      	ldr	r3, [pc, #168]	; (8001d60 <HAL_RCC_OscConfig+0x8c8>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d14a      	bne.n	8001d56 <HAL_RCC_OscConfig+0x8be>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001cc0:	4b27      	ldr	r3, [pc, #156]	; (8001d60 <HAL_RCC_OscConfig+0x8c8>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a26      	ldr	r2, [pc, #152]	; (8001d60 <HAL_RCC_OscConfig+0x8c8>)
 8001cc6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ccc:	4b24      	ldr	r3, [pc, #144]	; (8001d60 <HAL_RCC_OscConfig+0x8c8>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	4a23      	ldr	r2, [pc, #140]	; (8001d60 <HAL_RCC_OscConfig+0x8c8>)
 8001cd2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cd6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001cd8:	f7ff f892 	bl	8000e00 <HAL_GetTick>
 8001cdc:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cde:	e008      	b.n	8001cf2 <HAL_RCC_OscConfig+0x85a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ce0:	f7ff f88e 	bl	8000e00 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x85a>
            {
              return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e032      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cf2:	4b1b      	ldr	r3, [pc, #108]	; (8001d60 <HAL_RCC_OscConfig+0x8c8>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d0f0      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x848>
 8001cfe:	e02a      	b.n	8001d56 <HAL_RCC_OscConfig+0x8be>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d00:	6a3b      	ldr	r3, [r7, #32]
 8001d02:	2b0c      	cmp	r3, #12
 8001d04:	d025      	beq.n	8001d52 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d06:	4b16      	ldr	r3, [pc, #88]	; (8001d60 <HAL_RCC_OscConfig+0x8c8>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a15      	ldr	r2, [pc, #84]	; (8001d60 <HAL_RCC_OscConfig+0x8c8>)
 8001d0c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d10:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001d12:	4b13      	ldr	r3, [pc, #76]	; (8001d60 <HAL_RCC_OscConfig+0x8c8>)
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	4a12      	ldr	r2, [pc, #72]	; (8001d60 <HAL_RCC_OscConfig+0x8c8>)
 8001d18:	f023 0303 	bic.w	r3, r3, #3
 8001d1c:	60d3      	str	r3, [r2, #12]
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8001d1e:	4b10      	ldr	r3, [pc, #64]	; (8001d60 <HAL_RCC_OscConfig+0x8c8>)
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	4a0f      	ldr	r2, [pc, #60]	; (8001d60 <HAL_RCC_OscConfig+0x8c8>)
 8001d24:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001d28:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d2a:	f7ff f869 	bl	8000e00 <HAL_GetTick>
 8001d2e:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d30:	e008      	b.n	8001d44 <HAL_RCC_OscConfig+0x8ac>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d32:	f7ff f865 	bl	8000e00 <HAL_GetTick>
 8001d36:	4602      	mov	r2, r0
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d901      	bls.n	8001d44 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8001d40:	2303      	movs	r3, #3
 8001d42:	e009      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d44:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <HAL_RCC_OscConfig+0x8c8>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d1f0      	bne.n	8001d32 <HAL_RCC_OscConfig+0x89a>
 8001d50:	e001      	b.n	8001d56 <HAL_RCC_OscConfig+0x8be>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e000      	b.n	8001d58 <HAL_RCC_OscConfig+0x8c0>
      }
    }
  }
  return HAL_OK;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3728      	adds	r7, #40	; 0x28
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40021000 	.word	0x40021000

08001d64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d101      	bne.n	8001d78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e0c8      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d78:	4b66      	ldr	r3, [pc, #408]	; (8001f14 <HAL_RCC_ClockConfig+0x1b0>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0307 	and.w	r3, r3, #7
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d910      	bls.n	8001da8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d86:	4b63      	ldr	r3, [pc, #396]	; (8001f14 <HAL_RCC_ClockConfig+0x1b0>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f023 0207 	bic.w	r2, r3, #7
 8001d8e:	4961      	ldr	r1, [pc, #388]	; (8001f14 <HAL_RCC_ClockConfig+0x1b0>)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d96:	4b5f      	ldr	r3, [pc, #380]	; (8001f14 <HAL_RCC_ClockConfig+0x1b0>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0307 	and.w	r3, r3, #7
 8001d9e:	683a      	ldr	r2, [r7, #0]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d001      	beq.n	8001da8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e0b0      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 0301 	and.w	r3, r3, #1
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d04c      	beq.n	8001e4e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	2b03      	cmp	r3, #3
 8001dba:	d107      	bne.n	8001dcc <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dbc:	4b56      	ldr	r3, [pc, #344]	; (8001f18 <HAL_RCC_ClockConfig+0x1b4>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d121      	bne.n	8001e0c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e09e      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	d107      	bne.n	8001de4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001dd4:	4b50      	ldr	r3, [pc, #320]	; (8001f18 <HAL_RCC_ClockConfig+0x1b4>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d115      	bne.n	8001e0c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e092      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d107      	bne.n	8001dfc <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001dec:	4b4a      	ldr	r3, [pc, #296]	; (8001f18 <HAL_RCC_ClockConfig+0x1b4>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0302 	and.w	r3, r3, #2
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d109      	bne.n	8001e0c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e086      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001dfc:	4b46      	ldr	r3, [pc, #280]	; (8001f18 <HAL_RCC_ClockConfig+0x1b4>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d101      	bne.n	8001e0c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e07e      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e0c:	4b42      	ldr	r3, [pc, #264]	; (8001f18 <HAL_RCC_ClockConfig+0x1b4>)
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f023 0203 	bic.w	r2, r3, #3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	493f      	ldr	r1, [pc, #252]	; (8001f18 <HAL_RCC_ClockConfig+0x1b4>)
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e1e:	f7fe ffef 	bl	8000e00 <HAL_GetTick>
 8001e22:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e24:	e00a      	b.n	8001e3c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e26:	f7fe ffeb 	bl	8000e00 <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d901      	bls.n	8001e3c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e066      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e3c:	4b36      	ldr	r3, [pc, #216]	; (8001f18 <HAL_RCC_ClockConfig+0x1b4>)
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 020c 	and.w	r2, r3, #12
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d1eb      	bne.n	8001e26 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d008      	beq.n	8001e6c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e5a:	4b2f      	ldr	r3, [pc, #188]	; (8001f18 <HAL_RCC_ClockConfig+0x1b4>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	492c      	ldr	r1, [pc, #176]	; (8001f18 <HAL_RCC_ClockConfig+0x1b4>)
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e6c:	4b29      	ldr	r3, [pc, #164]	; (8001f14 <HAL_RCC_ClockConfig+0x1b0>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0307 	and.w	r3, r3, #7
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d210      	bcs.n	8001e9c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e7a:	4b26      	ldr	r3, [pc, #152]	; (8001f14 <HAL_RCC_ClockConfig+0x1b0>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f023 0207 	bic.w	r2, r3, #7
 8001e82:	4924      	ldr	r1, [pc, #144]	; (8001f14 <HAL_RCC_ClockConfig+0x1b0>)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e8a:	4b22      	ldr	r3, [pc, #136]	; (8001f14 <HAL_RCC_ClockConfig+0x1b0>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0307 	and.w	r3, r3, #7
 8001e92:	683a      	ldr	r2, [r7, #0]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d001      	beq.n	8001e9c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e036      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0304 	and.w	r3, r3, #4
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d008      	beq.n	8001eba <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ea8:	4b1b      	ldr	r3, [pc, #108]	; (8001f18 <HAL_RCC_ClockConfig+0x1b4>)
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	4918      	ldr	r1, [pc, #96]	; (8001f18 <HAL_RCC_ClockConfig+0x1b4>)
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0308 	and.w	r3, r3, #8
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d009      	beq.n	8001eda <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ec6:	4b14      	ldr	r3, [pc, #80]	; (8001f18 <HAL_RCC_ClockConfig+0x1b4>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	691b      	ldr	r3, [r3, #16]
 8001ed2:	00db      	lsls	r3, r3, #3
 8001ed4:	4910      	ldr	r1, [pc, #64]	; (8001f18 <HAL_RCC_ClockConfig+0x1b4>)
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001eda:	f000 f825 	bl	8001f28 <HAL_RCC_GetSysClockFreq>
 8001ede:	4601      	mov	r1, r0
 8001ee0:	4b0d      	ldr	r3, [pc, #52]	; (8001f18 <HAL_RCC_ClockConfig+0x1b4>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	091b      	lsrs	r3, r3, #4
 8001ee6:	f003 030f 	and.w	r3, r3, #15
 8001eea:	4a0c      	ldr	r2, [pc, #48]	; (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001eec:	5cd3      	ldrb	r3, [r2, r3]
 8001eee:	f003 031f 	and.w	r3, r3, #31
 8001ef2:	fa21 f303 	lsr.w	r3, r1, r3
 8001ef6:	4a0a      	ldr	r2, [pc, #40]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001efa:	4b0a      	ldr	r3, [pc, #40]	; (8001f24 <HAL_RCC_ClockConfig+0x1c0>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7fe ff2e 	bl	8000d60 <HAL_InitTick>
 8001f04:	4603      	mov	r3, r0
 8001f06:	72fb      	strb	r3, [r7, #11]

  return status;
 8001f08:	7afb      	ldrb	r3, [r7, #11]
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3710      	adds	r7, #16
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40022000 	.word	0x40022000
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	08004378 	.word	0x08004378
 8001f20:	20000010 	.word	0x20000010
 8001f24:	20000014 	.word	0x20000014

08001f28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b089      	sub	sp, #36	; 0x24
 8001f2c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	61fb      	str	r3, [r7, #28]
 8001f32:	2300      	movs	r3, #0
 8001f34:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f36:	4b3d      	ldr	r3, [pc, #244]	; (800202c <HAL_RCC_GetSysClockFreq+0x104>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f003 030c 	and.w	r3, r3, #12
 8001f3e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f40:	4b3a      	ldr	r3, [pc, #232]	; (800202c <HAL_RCC_GetSysClockFreq+0x104>)
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	f003 0303 	and.w	r3, r3, #3
 8001f48:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d005      	beq.n	8001f5c <HAL_RCC_GetSysClockFreq+0x34>
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	2b0c      	cmp	r3, #12
 8001f54:	d121      	bne.n	8001f9a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d11e      	bne.n	8001f9a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f5c:	4b33      	ldr	r3, [pc, #204]	; (800202c <HAL_RCC_GetSysClockFreq+0x104>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0308 	and.w	r3, r3, #8
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d107      	bne.n	8001f78 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f68:	4b30      	ldr	r3, [pc, #192]	; (800202c <HAL_RCC_GetSysClockFreq+0x104>)
 8001f6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f6e:	0a1b      	lsrs	r3, r3, #8
 8001f70:	f003 030f 	and.w	r3, r3, #15
 8001f74:	61fb      	str	r3, [r7, #28]
 8001f76:	e005      	b.n	8001f84 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f78:	4b2c      	ldr	r3, [pc, #176]	; (800202c <HAL_RCC_GetSysClockFreq+0x104>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	091b      	lsrs	r3, r3, #4
 8001f7e:	f003 030f 	and.w	r3, r3, #15
 8001f82:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001f84:	4a2a      	ldr	r2, [pc, #168]	; (8002030 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f8c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d10d      	bne.n	8001fb0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f98:	e00a      	b.n	8001fb0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	2b04      	cmp	r3, #4
 8001f9e:	d102      	bne.n	8001fa6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001fa0:	4b24      	ldr	r3, [pc, #144]	; (8002034 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001fa2:	61bb      	str	r3, [r7, #24]
 8001fa4:	e004      	b.n	8001fb0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	2b08      	cmp	r3, #8
 8001faa:	d101      	bne.n	8001fb0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001fac:	4b22      	ldr	r3, [pc, #136]	; (8002038 <HAL_RCC_GetSysClockFreq+0x110>)
 8001fae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	2b0c      	cmp	r3, #12
 8001fb4:	d133      	bne.n	800201e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001fb6:	4b1d      	ldr	r3, [pc, #116]	; (800202c <HAL_RCC_GetSysClockFreq+0x104>)
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	f003 0303 	and.w	r3, r3, #3
 8001fbe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d002      	beq.n	8001fcc <HAL_RCC_GetSysClockFreq+0xa4>
 8001fc6:	2b03      	cmp	r3, #3
 8001fc8:	d003      	beq.n	8001fd2 <HAL_RCC_GetSysClockFreq+0xaa>
 8001fca:	e005      	b.n	8001fd8 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001fcc:	4b19      	ldr	r3, [pc, #100]	; (8002034 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001fce:	617b      	str	r3, [r7, #20]
      break;
 8001fd0:	e005      	b.n	8001fde <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001fd2:	4b19      	ldr	r3, [pc, #100]	; (8002038 <HAL_RCC_GetSysClockFreq+0x110>)
 8001fd4:	617b      	str	r3, [r7, #20]
      break;
 8001fd6:	e002      	b.n	8001fde <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	617b      	str	r3, [r7, #20]
      break;
 8001fdc:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fde:	4b13      	ldr	r3, [pc, #76]	; (800202c <HAL_RCC_GetSysClockFreq+0x104>)
 8001fe0:	68db      	ldr	r3, [r3, #12]
 8001fe2:	091b      	lsrs	r3, r3, #4
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	3301      	adds	r3, #1
 8001fea:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001fec:	4b0f      	ldr	r3, [pc, #60]	; (800202c <HAL_RCC_GetSysClockFreq+0x104>)
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	0a1b      	lsrs	r3, r3, #8
 8001ff2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ff6:	697a      	ldr	r2, [r7, #20]
 8001ff8:	fb02 f203 	mul.w	r2, r2, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002002:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002004:	4b09      	ldr	r3, [pc, #36]	; (800202c <HAL_RCC_GetSysClockFreq+0x104>)
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	0e5b      	lsrs	r3, r3, #25
 800200a:	f003 0303 	and.w	r3, r3, #3
 800200e:	3301      	adds	r3, #1
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002014:	697a      	ldr	r2, [r7, #20]
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	fbb2 f3f3 	udiv	r3, r2, r3
 800201c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800201e:	69bb      	ldr	r3, [r7, #24]
}
 8002020:	4618      	mov	r0, r3
 8002022:	3724      	adds	r7, #36	; 0x24
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	40021000 	.word	0x40021000
 8002030:	08004390 	.word	0x08004390
 8002034:	00f42400 	.word	0x00f42400
 8002038:	007a1200 	.word	0x007a1200

0800203c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002040:	4b03      	ldr	r3, [pc, #12]	; (8002050 <HAL_RCC_GetHCLKFreq+0x14>)
 8002042:	681b      	ldr	r3, [r3, #0]
}
 8002044:	4618      	mov	r0, r3
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	20000010 	.word	0x20000010

08002054 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002058:	f7ff fff0 	bl	800203c <HAL_RCC_GetHCLKFreq>
 800205c:	4601      	mov	r1, r0
 800205e:	4b06      	ldr	r3, [pc, #24]	; (8002078 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	0a1b      	lsrs	r3, r3, #8
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	4a04      	ldr	r2, [pc, #16]	; (800207c <HAL_RCC_GetPCLK1Freq+0x28>)
 800206a:	5cd3      	ldrb	r3, [r2, r3]
 800206c:	f003 031f 	and.w	r3, r3, #31
 8002070:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002074:	4618      	mov	r0, r3
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40021000 	.word	0x40021000
 800207c:	08004388 	.word	0x08004388

08002080 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002084:	f7ff ffda 	bl	800203c <HAL_RCC_GetHCLKFreq>
 8002088:	4601      	mov	r1, r0
 800208a:	4b06      	ldr	r3, [pc, #24]	; (80020a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	0adb      	lsrs	r3, r3, #11
 8002090:	f003 0307 	and.w	r3, r3, #7
 8002094:	4a04      	ldr	r2, [pc, #16]	; (80020a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002096:	5cd3      	ldrb	r3, [r2, r3]
 8002098:	f003 031f 	and.w	r3, r3, #31
 800209c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40021000 	.word	0x40021000
 80020a8:	08004388 	.word	0x08004388

080020ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b086      	sub	sp, #24
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80020b4:	2300      	movs	r3, #0
 80020b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80020b8:	4b2a      	ldr	r3, [pc, #168]	; (8002164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d003      	beq.n	80020cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80020c4:	f7ff f984 	bl	80013d0 <HAL_PWREx_GetVoltageRange>
 80020c8:	6178      	str	r0, [r7, #20]
 80020ca:	e014      	b.n	80020f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80020cc:	4b25      	ldr	r3, [pc, #148]	; (8002164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020d0:	4a24      	ldr	r2, [pc, #144]	; (8002164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020d6:	6593      	str	r3, [r2, #88]	; 0x58
 80020d8:	4b22      	ldr	r3, [pc, #136]	; (8002164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020e0:	60fb      	str	r3, [r7, #12]
 80020e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80020e4:	f7ff f974 	bl	80013d0 <HAL_PWREx_GetVoltageRange>
 80020e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80020ea:	4b1e      	ldr	r3, [pc, #120]	; (8002164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ee:	4a1d      	ldr	r2, [pc, #116]	; (8002164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020f4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020fc:	d10b      	bne.n	8002116 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2b80      	cmp	r3, #128	; 0x80
 8002102:	d919      	bls.n	8002138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2ba0      	cmp	r3, #160	; 0xa0
 8002108:	d902      	bls.n	8002110 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800210a:	2302      	movs	r3, #2
 800210c:	613b      	str	r3, [r7, #16]
 800210e:	e013      	b.n	8002138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002110:	2301      	movs	r3, #1
 8002112:	613b      	str	r3, [r7, #16]
 8002114:	e010      	b.n	8002138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2b80      	cmp	r3, #128	; 0x80
 800211a:	d902      	bls.n	8002122 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800211c:	2303      	movs	r3, #3
 800211e:	613b      	str	r3, [r7, #16]
 8002120:	e00a      	b.n	8002138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2b80      	cmp	r3, #128	; 0x80
 8002126:	d102      	bne.n	800212e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002128:	2302      	movs	r3, #2
 800212a:	613b      	str	r3, [r7, #16]
 800212c:	e004      	b.n	8002138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2b70      	cmp	r3, #112	; 0x70
 8002132:	d101      	bne.n	8002138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002134:	2301      	movs	r3, #1
 8002136:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002138:	4b0b      	ldr	r3, [pc, #44]	; (8002168 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f023 0207 	bic.w	r2, r3, #7
 8002140:	4909      	ldr	r1, [pc, #36]	; (8002168 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	4313      	orrs	r3, r2
 8002146:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002148:	4b07      	ldr	r3, [pc, #28]	; (8002168 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0307 	and.w	r3, r3, #7
 8002150:	693a      	ldr	r2, [r7, #16]
 8002152:	429a      	cmp	r2, r3
 8002154:	d001      	beq.n	800215a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e000      	b.n	800215c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	3718      	adds	r7, #24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	40021000 	.word	0x40021000
 8002168:	40022000 	.word	0x40022000

0800216c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002174:	2300      	movs	r3, #0
 8002176:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002178:	2300      	movs	r3, #0
 800217a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002184:	2b00      	cmp	r3, #0
 8002186:	f000 809e 	beq.w	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800218a:	2300      	movs	r3, #0
 800218c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800218e:	4b46      	ldr	r3, [pc, #280]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002192:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002196:	2b00      	cmp	r3, #0
 8002198:	d101      	bne.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x32>
 800219a:	2301      	movs	r3, #1
 800219c:	e000      	b.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x34>
 800219e:	2300      	movs	r3, #0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d00d      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021a4:	4b40      	ldr	r3, [pc, #256]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80021a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021a8:	4a3f      	ldr	r2, [pc, #252]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80021aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021ae:	6593      	str	r3, [r2, #88]	; 0x58
 80021b0:	4b3d      	ldr	r3, [pc, #244]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80021b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021b8:	60bb      	str	r3, [r7, #8]
 80021ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021bc:	2301      	movs	r3, #1
 80021be:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021c0:	4b3a      	ldr	r3, [pc, #232]	; (80022ac <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a39      	ldr	r2, [pc, #228]	; (80022ac <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80021c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80021cc:	f7fe fe18 	bl	8000e00 <HAL_GetTick>
 80021d0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80021d2:	e009      	b.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021d4:	f7fe fe14 	bl	8000e00 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d902      	bls.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	74fb      	strb	r3, [r7, #19]
        break;
 80021e6:	e005      	b.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80021e8:	4b30      	ldr	r3, [pc, #192]	; (80022ac <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d0ef      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 80021f4:	7cfb      	ldrb	r3, [r7, #19]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d15a      	bne.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80021fa:	4b2b      	ldr	r3, [pc, #172]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80021fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002200:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002204:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d01e      	beq.n	800224a <HAL_RCCEx_PeriphCLKConfig+0xde>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002210:	697a      	ldr	r2, [r7, #20]
 8002212:	429a      	cmp	r2, r3
 8002214:	d019      	beq.n	800224a <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002216:	4b24      	ldr	r3, [pc, #144]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002218:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800221c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002220:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002222:	4b21      	ldr	r3, [pc, #132]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002224:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002228:	4a1f      	ldr	r2, [pc, #124]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800222a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800222e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002232:	4b1d      	ldr	r3, [pc, #116]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002234:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002238:	4a1b      	ldr	r2, [pc, #108]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800223a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800223e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002242:	4a19      	ldr	r2, [pc, #100]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	f003 0301 	and.w	r3, r3, #1
 8002250:	2b00      	cmp	r3, #0
 8002252:	d016      	beq.n	8002282 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002254:	f7fe fdd4 	bl	8000e00 <HAL_GetTick>
 8002258:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800225a:	e00b      	b.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800225c:	f7fe fdd0 	bl	8000e00 <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	f241 3288 	movw	r2, #5000	; 0x1388
 800226a:	4293      	cmp	r3, r2
 800226c:	d902      	bls.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	74fb      	strb	r3, [r7, #19]
            break;
 8002272:	e006      	b.n	8002282 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002274:	4b0c      	ldr	r3, [pc, #48]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d0ec      	beq.n	800225c <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8002282:	7cfb      	ldrb	r3, [r7, #19]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d10b      	bne.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002288:	4b07      	ldr	r3, [pc, #28]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800228a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800228e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002296:	4904      	ldr	r1, [pc, #16]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002298:	4313      	orrs	r3, r2
 800229a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800229e:	e009      	b.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80022a0:	7cfb      	ldrb	r3, [r7, #19]
 80022a2:	74bb      	strb	r3, [r7, #18]
 80022a4:	e006      	b.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x148>
 80022a6:	bf00      	nop
 80022a8:	40021000 	.word	0x40021000
 80022ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022b0:	7cfb      	ldrb	r3, [r7, #19]
 80022b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022b4:	7c7b      	ldrb	r3, [r7, #17]
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d105      	bne.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022ba:	4b6e      	ldr	r3, [pc, #440]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80022bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022be:	4a6d      	ldr	r2, [pc, #436]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80022c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022c4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0301 	and.w	r3, r3, #1
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d00a      	beq.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80022d2:	4b68      	ldr	r3, [pc, #416]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80022d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022d8:	f023 0203 	bic.w	r2, r3, #3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	4964      	ldr	r1, [pc, #400]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 0302 	and.w	r3, r3, #2
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d00a      	beq.n	800230a <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80022f4:	4b5f      	ldr	r3, [pc, #380]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80022f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022fa:	f023 020c 	bic.w	r2, r3, #12
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	495c      	ldr	r1, [pc, #368]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002304:	4313      	orrs	r3, r2
 8002306:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0304 	and.w	r3, r3, #4
 8002312:	2b00      	cmp	r3, #0
 8002314:	d00a      	beq.n	800232c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002316:	4b57      	ldr	r3, [pc, #348]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002318:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800231c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	4953      	ldr	r1, [pc, #332]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002326:	4313      	orrs	r3, r2
 8002328:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0320 	and.w	r3, r3, #32
 8002334:	2b00      	cmp	r3, #0
 8002336:	d00a      	beq.n	800234e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002338:	4b4e      	ldr	r3, [pc, #312]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800233a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800233e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	494b      	ldr	r1, [pc, #300]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002348:	4313      	orrs	r3, r2
 800234a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002356:	2b00      	cmp	r3, #0
 8002358:	d00a      	beq.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800235a:	4b46      	ldr	r3, [pc, #280]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800235c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002360:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6a1b      	ldr	r3, [r3, #32]
 8002368:	4942      	ldr	r1, [pc, #264]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800236a:	4313      	orrs	r3, r2
 800236c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002378:	2b00      	cmp	r3, #0
 800237a:	d00a      	beq.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800237c:	4b3d      	ldr	r3, [pc, #244]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800237e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002382:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800238a:	493a      	ldr	r1, [pc, #232]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800238c:	4313      	orrs	r3, r2
 800238e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800239a:	2b00      	cmp	r3, #0
 800239c:	d00a      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800239e:	4b35      	ldr	r3, [pc, #212]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80023a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023a4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	695b      	ldr	r3, [r3, #20]
 80023ac:	4931      	ldr	r1, [pc, #196]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d00a      	beq.n	80023d6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80023c0:	4b2c      	ldr	r3, [pc, #176]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80023c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023c6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	699b      	ldr	r3, [r3, #24]
 80023ce:	4929      	ldr	r1, [pc, #164]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00a      	beq.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80023e2:	4b24      	ldr	r3, [pc, #144]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80023e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	69db      	ldr	r3, [r3, #28]
 80023f0:	4920      	ldr	r1, [pc, #128]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80023f2:	4313      	orrs	r3, r2
 80023f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d015      	beq.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002404:	4b1b      	ldr	r3, [pc, #108]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002406:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800240a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002412:	4918      	ldr	r1, [pc, #96]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002414:	4313      	orrs	r3, r2
 8002416:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002422:	d105      	bne.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002424:	4b13      	ldr	r3, [pc, #76]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	4a12      	ldr	r2, [pc, #72]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800242a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800242e:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d015      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800243c:	4b0d      	ldr	r3, [pc, #52]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800243e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002442:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800244a:	490a      	ldr	r1, [pc, #40]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800244c:	4313      	orrs	r3, r2
 800244e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002456:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800245a:	d105      	bne.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800245c:	4b05      	ldr	r3, [pc, #20]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	4a04      	ldr	r2, [pc, #16]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002462:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002466:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002468:	7cbb      	ldrb	r3, [r7, #18]
}
 800246a:	4618      	mov	r0, r3
 800246c:	3718      	adds	r7, #24
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	40021000 	.word	0x40021000

08002478 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d101      	bne.n	800248a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e040      	b.n	800250c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800248e:	2b00      	cmp	r3, #0
 8002490:	d106      	bne.n	80024a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f7fe fb9c 	bl	8000bd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2224      	movs	r2, #36	; 0x24
 80024a4:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f022 0201 	bic.w	r2, r2, #1
 80024b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f000 fabe 	bl	8002a38 <UART_SetConfig>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d101      	bne.n	80024c6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e022      	b.n	800250c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d002      	beq.n	80024d4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f000 fce8 	bl	8002ea4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	685a      	ldr	r2, [r3, #4]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80024e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689a      	ldr	r2, [r3, #8]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80024f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f042 0201 	orr.w	r2, r2, #1
 8002502:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f000 fd6f 	bl	8002fe8 <UART_CheckIdleState>
 800250a:	4603      	mov	r3, r0
}
 800250c:	4618      	mov	r0, r3
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b08a      	sub	sp, #40	; 0x28
 8002518:	af02      	add	r7, sp, #8
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	603b      	str	r3, [r7, #0]
 8002520:	4613      	mov	r3, r2
 8002522:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002528:	2b20      	cmp	r3, #32
 800252a:	f040 8081 	bne.w	8002630 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d002      	beq.n	800253a <HAL_UART_Transmit+0x26>
 8002534:	88fb      	ldrh	r3, [r7, #6]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d101      	bne.n	800253e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e079      	b.n	8002632 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002544:	2b01      	cmp	r3, #1
 8002546:	d101      	bne.n	800254c <HAL_UART_Transmit+0x38>
 8002548:	2302      	movs	r3, #2
 800254a:	e072      	b.n	8002632 <HAL_UART_Transmit+0x11e>
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2200      	movs	r2, #0
 8002558:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2221      	movs	r2, #33	; 0x21
 800255e:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002560:	f7fe fc4e 	bl	8000e00 <HAL_GetTick>
 8002564:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	88fa      	ldrh	r2, [r7, #6]
 800256a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	88fa      	ldrh	r2, [r7, #6]
 8002572:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800257e:	d108      	bne.n	8002592 <HAL_UART_Transmit+0x7e>
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	691b      	ldr	r3, [r3, #16]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d104      	bne.n	8002592 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8002588:	2300      	movs	r3, #0
 800258a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	61bb      	str	r3, [r7, #24]
 8002590:	e003      	b.n	800259a <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002596:	2300      	movs	r3, #0
 8002598:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 80025a2:	e02d      	b.n	8002600 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	9300      	str	r3, [sp, #0]
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	2200      	movs	r2, #0
 80025ac:	2180      	movs	r1, #128	; 0x80
 80025ae:	68f8      	ldr	r0, [r7, #12]
 80025b0:	f000 fd5f 	bl	8003072 <UART_WaitOnFlagUntilTimeout>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e039      	b.n	8002632 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d10b      	bne.n	80025dc <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	881a      	ldrh	r2, [r3, #0]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025d0:	b292      	uxth	r2, r2
 80025d2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	3302      	adds	r3, #2
 80025d8:	61bb      	str	r3, [r7, #24]
 80025da:	e008      	b.n	80025ee <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	781a      	ldrb	r2, [r3, #0]
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	b292      	uxth	r2, r2
 80025e6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	3301      	adds	r3, #1
 80025ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	3b01      	subs	r3, #1
 80025f8:	b29a      	uxth	r2, r3
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002606:	b29b      	uxth	r3, r3
 8002608:	2b00      	cmp	r3, #0
 800260a:	d1cb      	bne.n	80025a4 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	9300      	str	r3, [sp, #0]
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	2200      	movs	r2, #0
 8002614:	2140      	movs	r1, #64	; 0x40
 8002616:	68f8      	ldr	r0, [r7, #12]
 8002618:	f000 fd2b 	bl	8003072 <UART_WaitOnFlagUntilTimeout>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e005      	b.n	8002632 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2220      	movs	r2, #32
 800262a:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 800262c:	2300      	movs	r3, #0
 800262e:	e000      	b.n	8002632 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8002630:	2302      	movs	r3, #2
  }
}
 8002632:	4618      	mov	r0, r3
 8002634:	3720      	adds	r7, #32
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
	...

0800263c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	4613      	mov	r3, r2
 8002648:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800264e:	2b20      	cmp	r3, #32
 8002650:	f040 808a 	bne.w	8002768 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d002      	beq.n	8002660 <HAL_UART_Receive_IT+0x24>
 800265a:	88fb      	ldrh	r3, [r7, #6]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d101      	bne.n	8002664 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e082      	b.n	800276a <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800266a:	2b01      	cmp	r3, #1
 800266c:	d101      	bne.n	8002672 <HAL_UART_Receive_IT+0x36>
 800266e:	2302      	movs	r3, #2
 8002670:	e07b      	b.n	800276a <HAL_UART_Receive_IT+0x12e>
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2201      	movs	r2, #1
 8002676:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	68ba      	ldr	r2, [r7, #8]
 800267e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	88fa      	ldrh	r2, [r7, #6]
 8002684:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	88fa      	ldrh	r2, [r7, #6]
 800268c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2200      	movs	r2, #0
 8002694:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800269e:	d10e      	bne.n	80026be <HAL_UART_Receive_IT+0x82>
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d105      	bne.n	80026b4 <HAL_UART_Receive_IT+0x78>
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f240 12ff 	movw	r2, #511	; 0x1ff
 80026ae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80026b2:	e02d      	b.n	8002710 <HAL_UART_Receive_IT+0xd4>
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	22ff      	movs	r2, #255	; 0xff
 80026b8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80026bc:	e028      	b.n	8002710 <HAL_UART_Receive_IT+0xd4>
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d10d      	bne.n	80026e2 <HAL_UART_Receive_IT+0xa6>
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d104      	bne.n	80026d8 <HAL_UART_Receive_IT+0x9c>
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	22ff      	movs	r2, #255	; 0xff
 80026d2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80026d6:	e01b      	b.n	8002710 <HAL_UART_Receive_IT+0xd4>
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	227f      	movs	r2, #127	; 0x7f
 80026dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80026e0:	e016      	b.n	8002710 <HAL_UART_Receive_IT+0xd4>
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80026ea:	d10d      	bne.n	8002708 <HAL_UART_Receive_IT+0xcc>
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	691b      	ldr	r3, [r3, #16]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d104      	bne.n	80026fe <HAL_UART_Receive_IT+0xc2>
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	227f      	movs	r2, #127	; 0x7f
 80026f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80026fc:	e008      	b.n	8002710 <HAL_UART_Receive_IT+0xd4>
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	223f      	movs	r2, #63	; 0x3f
 8002702:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002706:	e003      	b.n	8002710 <HAL_UART_Receive_IT+0xd4>
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2200      	movs	r2, #0
 800270c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2200      	movs	r2, #0
 8002714:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2222      	movs	r2, #34	; 0x22
 800271a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689a      	ldr	r2, [r3, #8]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f042 0201 	orr.w	r2, r2, #1
 800272a:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002734:	d107      	bne.n	8002746 <HAL_UART_Receive_IT+0x10a>
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d103      	bne.n	8002746 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	4a0d      	ldr	r2, [pc, #52]	; (8002778 <HAL_UART_Receive_IT+0x13c>)
 8002742:	661a      	str	r2, [r3, #96]	; 0x60
 8002744:	e002      	b.n	800274c <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	4a0c      	ldr	r2, [pc, #48]	; (800277c <HAL_UART_Receive_IT+0x140>)
 800274a:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8002762:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8002764:	2300      	movs	r3, #0
 8002766:	e000      	b.n	800276a <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8002768:	2302      	movs	r3, #2
  }
}
 800276a:	4618      	mov	r0, r3
 800276c:	3714      	adds	r7, #20
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	080032b1 	.word	0x080032b1
 800277c:	08003207 	.word	0x08003207

08002780 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b088      	sub	sp, #32
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	69db      	ldr	r3, [r3, #28]
 800278e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80027a0:	69fa      	ldr	r2, [r7, #28]
 80027a2:	f640 030f 	movw	r3, #2063	; 0x80f
 80027a6:	4013      	ands	r3, r2
 80027a8:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d113      	bne.n	80027d8 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	f003 0320 	and.w	r3, r3, #32
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d00e      	beq.n	80027d8 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	f003 0320 	and.w	r3, r3, #32
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d009      	beq.n	80027d8 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	f000 8114 	beq.w	80029f6 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	4798      	blx	r3
      }
      return;
 80027d6:	e10e      	b.n	80029f6 <HAL_UART_IRQHandler+0x276>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	f000 80d6 	beq.w	800298c <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d105      	bne.n	80027f6 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	4b86      	ldr	r3, [pc, #536]	; (8002a08 <HAL_UART_IRQHandler+0x288>)
 80027ee:	4013      	ands	r3, r2
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	f000 80cb 	beq.w	800298c <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	f003 0301 	and.w	r3, r3, #1
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d00e      	beq.n	800281e <HAL_UART_IRQHandler+0x9e>
 8002800:	69bb      	ldr	r3, [r7, #24]
 8002802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002806:	2b00      	cmp	r3, #0
 8002808:	d009      	beq.n	800281e <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2201      	movs	r2, #1
 8002810:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002816:	f043 0201 	orr.w	r2, r3, #1
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	f003 0302 	and.w	r3, r3, #2
 8002824:	2b00      	cmp	r3, #0
 8002826:	d00e      	beq.n	8002846 <HAL_UART_IRQHandler+0xc6>
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	f003 0301 	and.w	r3, r3, #1
 800282e:	2b00      	cmp	r3, #0
 8002830:	d009      	beq.n	8002846 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2202      	movs	r2, #2
 8002838:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800283e:	f043 0204 	orr.w	r2, r3, #4
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	f003 0304 	and.w	r3, r3, #4
 800284c:	2b00      	cmp	r3, #0
 800284e:	d00e      	beq.n	800286e <HAL_UART_IRQHandler+0xee>
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	2b00      	cmp	r3, #0
 8002858:	d009      	beq.n	800286e <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2204      	movs	r2, #4
 8002860:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002866:	f043 0202 	orr.w	r2, r3, #2
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	f003 0308 	and.w	r3, r3, #8
 8002874:	2b00      	cmp	r3, #0
 8002876:	d013      	beq.n	80028a0 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	f003 0320 	and.w	r3, r3, #32
 800287e:	2b00      	cmp	r3, #0
 8002880:	d104      	bne.n	800288c <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002888:	2b00      	cmp	r3, #0
 800288a:	d009      	beq.n	80028a0 <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2208      	movs	r2, #8
 8002892:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002898:	f043 0208 	orr.w	r2, r3, #8
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d00f      	beq.n	80028ca <HAL_UART_IRQHandler+0x14a>
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d00a      	beq.n	80028ca <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80028bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80028c2:	f043 0220 	orr.w	r2, r3, #32
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	f000 8093 	beq.w	80029fa <HAL_UART_IRQHandler+0x27a>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	f003 0320 	and.w	r3, r3, #32
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00c      	beq.n	80028f8 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	f003 0320 	and.w	r3, r3, #32
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d007      	beq.n	80028f8 <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d003      	beq.n	80028f8 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80028fc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002908:	2b40      	cmp	r3, #64	; 0x40
 800290a:	d004      	beq.n	8002916 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002912:	2b00      	cmp	r3, #0
 8002914:	d031      	beq.n	800297a <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 fc26 	bl	8003168 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002926:	2b40      	cmp	r3, #64	; 0x40
 8002928:	d123      	bne.n	8002972 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002938:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800293e:	2b00      	cmp	r3, #0
 8002940:	d013      	beq.n	800296a <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002946:	4a31      	ldr	r2, [pc, #196]	; (8002a0c <HAL_UART_IRQHandler+0x28c>)
 8002948:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800294e:	4618      	mov	r0, r3
 8002950:	f7fe fb73 	bl	800103a <HAL_DMA_Abort_IT>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d016      	beq.n	8002988 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800295e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8002964:	4610      	mov	r0, r2
 8002966:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002968:	e00e      	b.n	8002988 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f000 f85a 	bl	8002a24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002970:	e00a      	b.n	8002988 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f000 f856 	bl	8002a24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002978:	e006      	b.n	8002988 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 f852 	bl	8002a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8002986:	e038      	b.n	80029fa <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002988:	bf00      	nop
    return;
 800298a:	e036      	b.n	80029fa <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d00d      	beq.n	80029b2 <HAL_UART_IRQHandler+0x232>
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d008      	beq.n	80029b2 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80029a8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 fcd5 	bl	800335a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80029b0:	e026      	b.n	8002a00 <HAL_UART_IRQHandler+0x280>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d00d      	beq.n	80029d8 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d008      	beq.n	80029d8 <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d017      	beq.n	80029fe <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	4798      	blx	r3
    }
    return;
 80029d6:	e012      	b.n	80029fe <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d00e      	beq.n	8002a00 <HAL_UART_IRQHandler+0x280>
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d009      	beq.n	8002a00 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 fbf1 	bl	80031d4 <UART_EndTransmit_IT>
    return;
 80029f2:	bf00      	nop
 80029f4:	e004      	b.n	8002a00 <HAL_UART_IRQHandler+0x280>
      return;
 80029f6:	bf00      	nop
 80029f8:	e002      	b.n	8002a00 <HAL_UART_IRQHandler+0x280>
    return;
 80029fa:	bf00      	nop
 80029fc:	e000      	b.n	8002a00 <HAL_UART_IRQHandler+0x280>
    return;
 80029fe:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8002a00:	3720      	adds	r7, #32
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	04000120 	.word	0x04000120
 8002a0c:	080031a9 	.word	0x080031a9

08002a10 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a38:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8002a3c:	b088      	sub	sp, #32
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002a42:	2300      	movs	r3, #0
 8002a44:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	689a      	ldr	r2, [r3, #8]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	691b      	ldr	r3, [r3, #16]
 8002a4e:	431a      	orrs	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	695b      	ldr	r3, [r3, #20]
 8002a54:	431a      	orrs	r2, r3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	69db      	ldr	r3, [r3, #28]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	4baa      	ldr	r3, [pc, #680]	; (8002d10 <UART_SetConfig+0x2d8>)
 8002a66:	4013      	ands	r3, r2
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	6812      	ldr	r2, [r2, #0]
 8002a6c:	69f9      	ldr	r1, [r7, #28]
 8002a6e:	430b      	orrs	r3, r1
 8002a70:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	68da      	ldr	r2, [r3, #12]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	430a      	orrs	r2, r1
 8002a86:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	699b      	ldr	r3, [r3, #24]
 8002a8c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4aa0      	ldr	r2, [pc, #640]	; (8002d14 <UART_SetConfig+0x2dc>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d004      	beq.n	8002aa2 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a1b      	ldr	r3, [r3, #32]
 8002a9c:	69fa      	ldr	r2, [r7, #28]
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	69fa      	ldr	r2, [r7, #28]
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a97      	ldr	r2, [pc, #604]	; (8002d18 <UART_SetConfig+0x2e0>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d121      	bne.n	8002b04 <UART_SetConfig+0xcc>
 8002ac0:	4b96      	ldr	r3, [pc, #600]	; (8002d1c <UART_SetConfig+0x2e4>)
 8002ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ac6:	f003 0303 	and.w	r3, r3, #3
 8002aca:	2b03      	cmp	r3, #3
 8002acc:	d816      	bhi.n	8002afc <UART_SetConfig+0xc4>
 8002ace:	a201      	add	r2, pc, #4	; (adr r2, 8002ad4 <UART_SetConfig+0x9c>)
 8002ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ad4:	08002ae5 	.word	0x08002ae5
 8002ad8:	08002af1 	.word	0x08002af1
 8002adc:	08002aeb 	.word	0x08002aeb
 8002ae0:	08002af7 	.word	0x08002af7
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	76fb      	strb	r3, [r7, #27]
 8002ae8:	e098      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002aea:	2302      	movs	r3, #2
 8002aec:	76fb      	strb	r3, [r7, #27]
 8002aee:	e095      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002af0:	2304      	movs	r3, #4
 8002af2:	76fb      	strb	r3, [r7, #27]
 8002af4:	e092      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002af6:	2308      	movs	r3, #8
 8002af8:	76fb      	strb	r3, [r7, #27]
 8002afa:	e08f      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002afc:	2310      	movs	r3, #16
 8002afe:	76fb      	strb	r3, [r7, #27]
 8002b00:	bf00      	nop
 8002b02:	e08b      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a85      	ldr	r2, [pc, #532]	; (8002d20 <UART_SetConfig+0x2e8>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d134      	bne.n	8002b78 <UART_SetConfig+0x140>
 8002b0e:	4b83      	ldr	r3, [pc, #524]	; (8002d1c <UART_SetConfig+0x2e4>)
 8002b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b14:	f003 030c 	and.w	r3, r3, #12
 8002b18:	2b0c      	cmp	r3, #12
 8002b1a:	d829      	bhi.n	8002b70 <UART_SetConfig+0x138>
 8002b1c:	a201      	add	r2, pc, #4	; (adr r2, 8002b24 <UART_SetConfig+0xec>)
 8002b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b22:	bf00      	nop
 8002b24:	08002b59 	.word	0x08002b59
 8002b28:	08002b71 	.word	0x08002b71
 8002b2c:	08002b71 	.word	0x08002b71
 8002b30:	08002b71 	.word	0x08002b71
 8002b34:	08002b65 	.word	0x08002b65
 8002b38:	08002b71 	.word	0x08002b71
 8002b3c:	08002b71 	.word	0x08002b71
 8002b40:	08002b71 	.word	0x08002b71
 8002b44:	08002b5f 	.word	0x08002b5f
 8002b48:	08002b71 	.word	0x08002b71
 8002b4c:	08002b71 	.word	0x08002b71
 8002b50:	08002b71 	.word	0x08002b71
 8002b54:	08002b6b 	.word	0x08002b6b
 8002b58:	2300      	movs	r3, #0
 8002b5a:	76fb      	strb	r3, [r7, #27]
 8002b5c:	e05e      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002b5e:	2302      	movs	r3, #2
 8002b60:	76fb      	strb	r3, [r7, #27]
 8002b62:	e05b      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002b64:	2304      	movs	r3, #4
 8002b66:	76fb      	strb	r3, [r7, #27]
 8002b68:	e058      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002b6a:	2308      	movs	r3, #8
 8002b6c:	76fb      	strb	r3, [r7, #27]
 8002b6e:	e055      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002b70:	2310      	movs	r3, #16
 8002b72:	76fb      	strb	r3, [r7, #27]
 8002b74:	bf00      	nop
 8002b76:	e051      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a69      	ldr	r2, [pc, #420]	; (8002d24 <UART_SetConfig+0x2ec>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d120      	bne.n	8002bc4 <UART_SetConfig+0x18c>
 8002b82:	4b66      	ldr	r3, [pc, #408]	; (8002d1c <UART_SetConfig+0x2e4>)
 8002b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b88:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002b8c:	2b10      	cmp	r3, #16
 8002b8e:	d00f      	beq.n	8002bb0 <UART_SetConfig+0x178>
 8002b90:	2b10      	cmp	r3, #16
 8002b92:	d802      	bhi.n	8002b9a <UART_SetConfig+0x162>
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d005      	beq.n	8002ba4 <UART_SetConfig+0x16c>
 8002b98:	e010      	b.n	8002bbc <UART_SetConfig+0x184>
 8002b9a:	2b20      	cmp	r3, #32
 8002b9c:	d005      	beq.n	8002baa <UART_SetConfig+0x172>
 8002b9e:	2b30      	cmp	r3, #48	; 0x30
 8002ba0:	d009      	beq.n	8002bb6 <UART_SetConfig+0x17e>
 8002ba2:	e00b      	b.n	8002bbc <UART_SetConfig+0x184>
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	76fb      	strb	r3, [r7, #27]
 8002ba8:	e038      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002baa:	2302      	movs	r3, #2
 8002bac:	76fb      	strb	r3, [r7, #27]
 8002bae:	e035      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002bb0:	2304      	movs	r3, #4
 8002bb2:	76fb      	strb	r3, [r7, #27]
 8002bb4:	e032      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002bb6:	2308      	movs	r3, #8
 8002bb8:	76fb      	strb	r3, [r7, #27]
 8002bba:	e02f      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002bbc:	2310      	movs	r3, #16
 8002bbe:	76fb      	strb	r3, [r7, #27]
 8002bc0:	bf00      	nop
 8002bc2:	e02b      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a52      	ldr	r2, [pc, #328]	; (8002d14 <UART_SetConfig+0x2dc>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d124      	bne.n	8002c18 <UART_SetConfig+0x1e0>
 8002bce:	4b53      	ldr	r3, [pc, #332]	; (8002d1c <UART_SetConfig+0x2e4>)
 8002bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bd4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002bd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bdc:	d012      	beq.n	8002c04 <UART_SetConfig+0x1cc>
 8002bde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002be2:	d802      	bhi.n	8002bea <UART_SetConfig+0x1b2>
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d007      	beq.n	8002bf8 <UART_SetConfig+0x1c0>
 8002be8:	e012      	b.n	8002c10 <UART_SetConfig+0x1d8>
 8002bea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bee:	d006      	beq.n	8002bfe <UART_SetConfig+0x1c6>
 8002bf0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002bf4:	d009      	beq.n	8002c0a <UART_SetConfig+0x1d2>
 8002bf6:	e00b      	b.n	8002c10 <UART_SetConfig+0x1d8>
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	76fb      	strb	r3, [r7, #27]
 8002bfc:	e00e      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002bfe:	2302      	movs	r3, #2
 8002c00:	76fb      	strb	r3, [r7, #27]
 8002c02:	e00b      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002c04:	2304      	movs	r3, #4
 8002c06:	76fb      	strb	r3, [r7, #27]
 8002c08:	e008      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002c0a:	2308      	movs	r3, #8
 8002c0c:	76fb      	strb	r3, [r7, #27]
 8002c0e:	e005      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002c10:	2310      	movs	r3, #16
 8002c12:	76fb      	strb	r3, [r7, #27]
 8002c14:	bf00      	nop
 8002c16:	e001      	b.n	8002c1c <UART_SetConfig+0x1e4>
 8002c18:	2310      	movs	r3, #16
 8002c1a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a3c      	ldr	r2, [pc, #240]	; (8002d14 <UART_SetConfig+0x2dc>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	f040 8082 	bne.w	8002d2c <UART_SetConfig+0x2f4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002c28:	7efb      	ldrb	r3, [r7, #27]
 8002c2a:	2b08      	cmp	r3, #8
 8002c2c:	d823      	bhi.n	8002c76 <UART_SetConfig+0x23e>
 8002c2e:	a201      	add	r2, pc, #4	; (adr r2, 8002c34 <UART_SetConfig+0x1fc>)
 8002c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c34:	08002c59 	.word	0x08002c59
 8002c38:	08002c77 	.word	0x08002c77
 8002c3c:	08002c61 	.word	0x08002c61
 8002c40:	08002c77 	.word	0x08002c77
 8002c44:	08002c67 	.word	0x08002c67
 8002c48:	08002c77 	.word	0x08002c77
 8002c4c:	08002c77 	.word	0x08002c77
 8002c50:	08002c77 	.word	0x08002c77
 8002c54:	08002c6f 	.word	0x08002c6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c58:	f7ff f9fc 	bl	8002054 <HAL_RCC_GetPCLK1Freq>
 8002c5c:	6178      	str	r0, [r7, #20]
        break;
 8002c5e:	e00f      	b.n	8002c80 <UART_SetConfig+0x248>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c60:	4b31      	ldr	r3, [pc, #196]	; (8002d28 <UART_SetConfig+0x2f0>)
 8002c62:	617b      	str	r3, [r7, #20]
        break;
 8002c64:	e00c      	b.n	8002c80 <UART_SetConfig+0x248>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c66:	f7ff f95f 	bl	8001f28 <HAL_RCC_GetSysClockFreq>
 8002c6a:	6178      	str	r0, [r7, #20]
        break;
 8002c6c:	e008      	b.n	8002c80 <UART_SetConfig+0x248>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c72:	617b      	str	r3, [r7, #20]
        break;
 8002c74:	e004      	b.n	8002c80 <UART_SetConfig+0x248>
      default:
        pclk = 0U;
 8002c76:	2300      	movs	r3, #0
 8002c78:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	76bb      	strb	r3, [r7, #26]
        break;
 8002c7e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	f000 8100 	beq.w	8002e88 <UART_SetConfig+0x450>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685a      	ldr	r2, [r3, #4]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	4413      	add	r3, r2
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d305      	bcc.n	8002ca4 <UART_SetConfig+0x26c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d902      	bls.n	8002caa <UART_SetConfig+0x272>
      {
        ret = HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	76bb      	strb	r3, [r7, #26]
 8002ca8:	e0ee      	b.n	8002e88 <UART_SetConfig+0x450>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	4619      	mov	r1, r3
 8002cae:	f04f 0200 	mov.w	r2, #0
 8002cb2:	f04f 0300 	mov.w	r3, #0
 8002cb6:	f04f 0400 	mov.w	r4, #0
 8002cba:	0214      	lsls	r4, r2, #8
 8002cbc:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8002cc0:	020b      	lsls	r3, r1, #8
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	6852      	ldr	r2, [r2, #4]
 8002cc6:	0852      	lsrs	r2, r2, #1
 8002cc8:	4611      	mov	r1, r2
 8002cca:	f04f 0200 	mov.w	r2, #0
 8002cce:	eb13 0b01 	adds.w	fp, r3, r1
 8002cd2:	eb44 0c02 	adc.w	ip, r4, r2
 8002cd6:	4658      	mov	r0, fp
 8002cd8:	4661      	mov	r1, ip
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f04f 0400 	mov.w	r4, #0
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	4623      	mov	r3, r4
 8002ce6:	f7fd fac3 	bl	8000270 <__aeabi_uldivmod>
 8002cea:	4603      	mov	r3, r0
 8002cec:	460c      	mov	r4, r1
 8002cee:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002cf6:	d308      	bcc.n	8002d0a <UART_SetConfig+0x2d2>
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002cfe:	d204      	bcs.n	8002d0a <UART_SetConfig+0x2d2>
        {
          huart->Instance->BRR = usartdiv;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	693a      	ldr	r2, [r7, #16]
 8002d06:	60da      	str	r2, [r3, #12]
 8002d08:	e0be      	b.n	8002e88 <UART_SetConfig+0x450>
        }
        else
        {
          ret = HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	76bb      	strb	r3, [r7, #26]
 8002d0e:	e0bb      	b.n	8002e88 <UART_SetConfig+0x450>
 8002d10:	efff69f3 	.word	0xefff69f3
 8002d14:	40008000 	.word	0x40008000
 8002d18:	40013800 	.word	0x40013800
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	40004400 	.word	0x40004400
 8002d24:	40004800 	.word	0x40004800
 8002d28:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	69db      	ldr	r3, [r3, #28]
 8002d30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d34:	d15c      	bne.n	8002df0 <UART_SetConfig+0x3b8>
  {
    switch (clocksource)
 8002d36:	7efb      	ldrb	r3, [r7, #27]
 8002d38:	2b08      	cmp	r3, #8
 8002d3a:	d828      	bhi.n	8002d8e <UART_SetConfig+0x356>
 8002d3c:	a201      	add	r2, pc, #4	; (adr r2, 8002d44 <UART_SetConfig+0x30c>)
 8002d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d42:	bf00      	nop
 8002d44:	08002d69 	.word	0x08002d69
 8002d48:	08002d71 	.word	0x08002d71
 8002d4c:	08002d79 	.word	0x08002d79
 8002d50:	08002d8f 	.word	0x08002d8f
 8002d54:	08002d7f 	.word	0x08002d7f
 8002d58:	08002d8f 	.word	0x08002d8f
 8002d5c:	08002d8f 	.word	0x08002d8f
 8002d60:	08002d8f 	.word	0x08002d8f
 8002d64:	08002d87 	.word	0x08002d87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d68:	f7ff f974 	bl	8002054 <HAL_RCC_GetPCLK1Freq>
 8002d6c:	6178      	str	r0, [r7, #20]
        break;
 8002d6e:	e013      	b.n	8002d98 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d70:	f7ff f986 	bl	8002080 <HAL_RCC_GetPCLK2Freq>
 8002d74:	6178      	str	r0, [r7, #20]
        break;
 8002d76:	e00f      	b.n	8002d98 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d78:	4b49      	ldr	r3, [pc, #292]	; (8002ea0 <UART_SetConfig+0x468>)
 8002d7a:	617b      	str	r3, [r7, #20]
        break;
 8002d7c:	e00c      	b.n	8002d98 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d7e:	f7ff f8d3 	bl	8001f28 <HAL_RCC_GetSysClockFreq>
 8002d82:	6178      	str	r0, [r7, #20]
        break;
 8002d84:	e008      	b.n	8002d98 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d8a:	617b      	str	r3, [r7, #20]
        break;
 8002d8c:	e004      	b.n	8002d98 <UART_SetConfig+0x360>
      default:
        pclk = 0U;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	76bb      	strb	r3, [r7, #26]
        break;
 8002d96:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d074      	beq.n	8002e88 <UART_SetConfig+0x450>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	005a      	lsls	r2, r3, #1
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	085b      	lsrs	r3, r3, #1
 8002da8:	441a      	add	r2, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	2b0f      	cmp	r3, #15
 8002dba:	d916      	bls.n	8002dea <UART_SetConfig+0x3b2>
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dc2:	d212      	bcs.n	8002dea <UART_SetConfig+0x3b2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	f023 030f 	bic.w	r3, r3, #15
 8002dcc:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	085b      	lsrs	r3, r3, #1
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	f003 0307 	and.w	r3, r3, #7
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	89fb      	ldrh	r3, [r7, #14]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	89fa      	ldrh	r2, [r7, #14]
 8002de6:	60da      	str	r2, [r3, #12]
 8002de8:	e04e      	b.n	8002e88 <UART_SetConfig+0x450>
      }
      else
      {
        ret = HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	76bb      	strb	r3, [r7, #26]
 8002dee:	e04b      	b.n	8002e88 <UART_SetConfig+0x450>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002df0:	7efb      	ldrb	r3, [r7, #27]
 8002df2:	2b08      	cmp	r3, #8
 8002df4:	d827      	bhi.n	8002e46 <UART_SetConfig+0x40e>
 8002df6:	a201      	add	r2, pc, #4	; (adr r2, 8002dfc <UART_SetConfig+0x3c4>)
 8002df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dfc:	08002e21 	.word	0x08002e21
 8002e00:	08002e29 	.word	0x08002e29
 8002e04:	08002e31 	.word	0x08002e31
 8002e08:	08002e47 	.word	0x08002e47
 8002e0c:	08002e37 	.word	0x08002e37
 8002e10:	08002e47 	.word	0x08002e47
 8002e14:	08002e47 	.word	0x08002e47
 8002e18:	08002e47 	.word	0x08002e47
 8002e1c:	08002e3f 	.word	0x08002e3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e20:	f7ff f918 	bl	8002054 <HAL_RCC_GetPCLK1Freq>
 8002e24:	6178      	str	r0, [r7, #20]
        break;
 8002e26:	e013      	b.n	8002e50 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e28:	f7ff f92a 	bl	8002080 <HAL_RCC_GetPCLK2Freq>
 8002e2c:	6178      	str	r0, [r7, #20]
        break;
 8002e2e:	e00f      	b.n	8002e50 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e30:	4b1b      	ldr	r3, [pc, #108]	; (8002ea0 <UART_SetConfig+0x468>)
 8002e32:	617b      	str	r3, [r7, #20]
        break;
 8002e34:	e00c      	b.n	8002e50 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e36:	f7ff f877 	bl	8001f28 <HAL_RCC_GetSysClockFreq>
 8002e3a:	6178      	str	r0, [r7, #20]
        break;
 8002e3c:	e008      	b.n	8002e50 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e42:	617b      	str	r3, [r7, #20]
        break;
 8002e44:	e004      	b.n	8002e50 <UART_SetConfig+0x418>
      default:
        pclk = 0U;
 8002e46:	2300      	movs	r3, #0
 8002e48:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	76bb      	strb	r3, [r7, #26]
        break;
 8002e4e:	bf00      	nop
    }

    if (pclk != 0U)
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d018      	beq.n	8002e88 <UART_SetConfig+0x450>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	085a      	lsrs	r2, r3, #1
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	441a      	add	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	2b0f      	cmp	r3, #15
 8002e70:	d908      	bls.n	8002e84 <UART_SetConfig+0x44c>
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e78:	d204      	bcs.n	8002e84 <UART_SetConfig+0x44c>
      {
        huart->Instance->BRR = usartdiv;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	693a      	ldr	r2, [r7, #16]
 8002e80:	60da      	str	r2, [r3, #12]
 8002e82:	e001      	b.n	8002e88 <UART_SetConfig+0x450>
      }
      else
      {
        ret = HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002e94:	7ebb      	ldrb	r3, [r7, #26]
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3720      	adds	r7, #32
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8002ea0:	00f42400 	.word	0x00f42400

08002ea4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb0:	f003 0301 	and.w	r3, r3, #1
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d00a      	beq.n	8002ece <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	430a      	orrs	r2, r1
 8002ecc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00a      	beq.n	8002ef0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	430a      	orrs	r2, r1
 8002eee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef4:	f003 0304 	and.w	r3, r3, #4
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00a      	beq.n	8002f12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f16:	f003 0308 	and.w	r3, r3, #8
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d00a      	beq.n	8002f34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	430a      	orrs	r2, r1
 8002f32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f38:	f003 0310 	and.w	r3, r3, #16
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d00a      	beq.n	8002f56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	430a      	orrs	r2, r1
 8002f54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5a:	f003 0320 	and.w	r3, r3, #32
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d00a      	beq.n	8002f78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	430a      	orrs	r2, r1
 8002f76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d01a      	beq.n	8002fba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	430a      	orrs	r2, r1
 8002f98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002fa2:	d10a      	bne.n	8002fba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00a      	beq.n	8002fdc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	605a      	str	r2, [r3, #4]
  }
}
 8002fdc:	bf00      	nop
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af02      	add	r7, sp, #8
 8002fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002ff6:	f7fd ff03 	bl	8000e00 <HAL_GetTick>
 8002ffa:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0308 	and.w	r3, r3, #8
 8003006:	2b08      	cmp	r3, #8
 8003008:	d10e      	bne.n	8003028 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800300a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800300e:	9300      	str	r3, [sp, #0]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2200      	movs	r2, #0
 8003014:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f000 f82a 	bl	8003072 <UART_WaitOnFlagUntilTimeout>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e020      	b.n	800306a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0304 	and.w	r3, r3, #4
 8003032:	2b04      	cmp	r3, #4
 8003034:	d10e      	bne.n	8003054 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003036:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800303a:	9300      	str	r3, [sp, #0]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2200      	movs	r2, #0
 8003040:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f000 f814 	bl	8003072 <UART_WaitOnFlagUntilTimeout>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e00a      	b.n	800306a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2220      	movs	r2, #32
 8003058:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2220      	movs	r2, #32
 800305e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3710      	adds	r7, #16
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b084      	sub	sp, #16
 8003076:	af00      	add	r7, sp, #0
 8003078:	60f8      	str	r0, [r7, #12]
 800307a:	60b9      	str	r1, [r7, #8]
 800307c:	603b      	str	r3, [r7, #0]
 800307e:	4613      	mov	r3, r2
 8003080:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003082:	e05d      	b.n	8003140 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800308a:	d059      	beq.n	8003140 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800308c:	f7fd feb8 	bl	8000e00 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	429a      	cmp	r2, r3
 800309a:	d302      	bcc.n	80030a2 <UART_WaitOnFlagUntilTimeout+0x30>
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d11b      	bne.n	80030da <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80030b0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	689a      	ldr	r2, [r3, #8]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f022 0201 	bic.w	r2, r2, #1
 80030c0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2220      	movs	r2, #32
 80030c6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2220      	movs	r2, #32
 80030cc:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e042      	b.n	8003160 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0304 	and.w	r3, r3, #4
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d02b      	beq.n	8003140 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	69db      	ldr	r3, [r3, #28]
 80030ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030f6:	d123      	bne.n	8003140 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003100:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003110:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f022 0201 	bic.w	r2, r2, #1
 8003120:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2220      	movs	r2, #32
 8003126:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2220      	movs	r2, #32
 800312c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2220      	movs	r2, #32
 8003132:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e00f      	b.n	8003160 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	69da      	ldr	r2, [r3, #28]
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	4013      	ands	r3, r2
 800314a:	68ba      	ldr	r2, [r7, #8]
 800314c:	429a      	cmp	r2, r3
 800314e:	bf0c      	ite	eq
 8003150:	2301      	moveq	r3, #1
 8003152:	2300      	movne	r3, #0
 8003154:	b2db      	uxtb	r3, r3
 8003156:	461a      	mov	r2, r3
 8003158:	79fb      	ldrb	r3, [r7, #7]
 800315a:	429a      	cmp	r2, r3
 800315c:	d092      	beq.n	8003084 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800315e:	2300      	movs	r3, #0
}
 8003160:	4618      	mov	r0, r3
 8003162:	3710      	adds	r7, #16
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800317e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	689a      	ldr	r2, [r3, #8]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 0201 	bic.w	r2, r2, #1
 800318e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2220      	movs	r2, #32
 8003194:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	661a      	str	r2, [r3, #96]	; 0x60
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80031c6:	68f8      	ldr	r0, [r7, #12]
 80031c8:	f7ff fc2c 	bl	8002a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80031cc:	bf00      	nop
 80031ce:	3710      	adds	r7, #16
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031ea:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2220      	movs	r2, #32
 80031f0:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f7ff fc09 	bl	8002a10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80031fe:	bf00      	nop
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}

08003206 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003206:	b580      	push	{r7, lr}
 8003208:	b084      	sub	sp, #16
 800320a:	af00      	add	r7, sp, #0
 800320c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003214:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800321a:	2b22      	cmp	r3, #34	; 0x22
 800321c:	d13a      	bne.n	8003294 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003224:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003226:	89bb      	ldrh	r3, [r7, #12]
 8003228:	b2d9      	uxtb	r1, r3
 800322a:	89fb      	ldrh	r3, [r7, #14]
 800322c:	b2da      	uxtb	r2, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003232:	400a      	ands	r2, r1
 8003234:	b2d2      	uxtb	r2, r2
 8003236:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800323c:	1c5a      	adds	r2, r3, #1
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003248:	b29b      	uxth	r3, r3
 800324a:	3b01      	subs	r3, #1
 800324c:	b29a      	uxth	r2, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800325a:	b29b      	uxth	r3, r3
 800325c:	2b00      	cmp	r3, #0
 800325e:	d123      	bne.n	80032a8 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800326e:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	689a      	ldr	r2, [r3, #8]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f022 0201 	bic.w	r2, r2, #1
 800327e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2220      	movs	r2, #32
 8003284:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f7fd fa9b 	bl	80007c8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003292:	e009      	b.n	80032a8 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	8b1b      	ldrh	r3, [r3, #24]
 800329a:	b29a      	uxth	r2, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f042 0208 	orr.w	r2, r2, #8
 80032a4:	b292      	uxth	r2, r2
 80032a6:	831a      	strh	r2, [r3, #24]
}
 80032a8:	bf00      	nop
 80032aa:	3710      	adds	r7, #16
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80032be:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80032c4:	2b22      	cmp	r3, #34	; 0x22
 80032c6:	d13a      	bne.n	800333e <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80032ce:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032d4:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80032d6:	89ba      	ldrh	r2, [r7, #12]
 80032d8:	89fb      	ldrh	r3, [r7, #14]
 80032da:	4013      	ands	r3, r2
 80032dc:	b29a      	uxth	r2, r3
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032e6:	1c9a      	adds	r2, r3, #2
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	3b01      	subs	r3, #1
 80032f6:	b29a      	uxth	r2, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003304:	b29b      	uxth	r3, r3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d123      	bne.n	8003352 <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003318:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	689a      	ldr	r2, [r3, #8]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 0201 	bic.w	r2, r2, #1
 8003328:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2220      	movs	r2, #32
 800332e:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7fd fa46 	bl	80007c8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800333c:	e009      	b.n	8003352 <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	8b1b      	ldrh	r3, [r3, #24]
 8003344:	b29a      	uxth	r2, r3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f042 0208 	orr.w	r2, r2, #8
 800334e:	b292      	uxth	r2, r2
 8003350:	831a      	strh	r2, [r3, #24]
}
 8003352:	bf00      	nop
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800335a:	b480      	push	{r7}
 800335c:	b083      	sub	sp, #12
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003362:	bf00      	nop
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
	...

08003370 <__errno>:
 8003370:	4b01      	ldr	r3, [pc, #4]	; (8003378 <__errno+0x8>)
 8003372:	6818      	ldr	r0, [r3, #0]
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	2000001c 	.word	0x2000001c

0800337c <__libc_init_array>:
 800337c:	b570      	push	{r4, r5, r6, lr}
 800337e:	4e0d      	ldr	r6, [pc, #52]	; (80033b4 <__libc_init_array+0x38>)
 8003380:	4c0d      	ldr	r4, [pc, #52]	; (80033b8 <__libc_init_array+0x3c>)
 8003382:	1ba4      	subs	r4, r4, r6
 8003384:	10a4      	asrs	r4, r4, #2
 8003386:	2500      	movs	r5, #0
 8003388:	42a5      	cmp	r5, r4
 800338a:	d109      	bne.n	80033a0 <__libc_init_array+0x24>
 800338c:	4e0b      	ldr	r6, [pc, #44]	; (80033bc <__libc_init_array+0x40>)
 800338e:	4c0c      	ldr	r4, [pc, #48]	; (80033c0 <__libc_init_array+0x44>)
 8003390:	f000 ffb2 	bl	80042f8 <_init>
 8003394:	1ba4      	subs	r4, r4, r6
 8003396:	10a4      	asrs	r4, r4, #2
 8003398:	2500      	movs	r5, #0
 800339a:	42a5      	cmp	r5, r4
 800339c:	d105      	bne.n	80033aa <__libc_init_array+0x2e>
 800339e:	bd70      	pop	{r4, r5, r6, pc}
 80033a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033a4:	4798      	blx	r3
 80033a6:	3501      	adds	r5, #1
 80033a8:	e7ee      	b.n	8003388 <__libc_init_array+0xc>
 80033aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033ae:	4798      	blx	r3
 80033b0:	3501      	adds	r5, #1
 80033b2:	e7f2      	b.n	800339a <__libc_init_array+0x1e>
 80033b4:	08004460 	.word	0x08004460
 80033b8:	08004460 	.word	0x08004460
 80033bc:	08004460 	.word	0x08004460
 80033c0:	08004464 	.word	0x08004464

080033c4 <memset>:
 80033c4:	4402      	add	r2, r0
 80033c6:	4603      	mov	r3, r0
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d100      	bne.n	80033ce <memset+0xa>
 80033cc:	4770      	bx	lr
 80033ce:	f803 1b01 	strb.w	r1, [r3], #1
 80033d2:	e7f9      	b.n	80033c8 <memset+0x4>

080033d4 <iprintf>:
 80033d4:	b40f      	push	{r0, r1, r2, r3}
 80033d6:	4b0a      	ldr	r3, [pc, #40]	; (8003400 <iprintf+0x2c>)
 80033d8:	b513      	push	{r0, r1, r4, lr}
 80033da:	681c      	ldr	r4, [r3, #0]
 80033dc:	b124      	cbz	r4, 80033e8 <iprintf+0x14>
 80033de:	69a3      	ldr	r3, [r4, #24]
 80033e0:	b913      	cbnz	r3, 80033e8 <iprintf+0x14>
 80033e2:	4620      	mov	r0, r4
 80033e4:	f000 fa36 	bl	8003854 <__sinit>
 80033e8:	ab05      	add	r3, sp, #20
 80033ea:	9a04      	ldr	r2, [sp, #16]
 80033ec:	68a1      	ldr	r1, [r4, #8]
 80033ee:	9301      	str	r3, [sp, #4]
 80033f0:	4620      	mov	r0, r4
 80033f2:	f000 fbef 	bl	8003bd4 <_vfiprintf_r>
 80033f6:	b002      	add	sp, #8
 80033f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033fc:	b004      	add	sp, #16
 80033fe:	4770      	bx	lr
 8003400:	2000001c 	.word	0x2000001c

08003404 <putchar>:
 8003404:	b538      	push	{r3, r4, r5, lr}
 8003406:	4b08      	ldr	r3, [pc, #32]	; (8003428 <putchar+0x24>)
 8003408:	681c      	ldr	r4, [r3, #0]
 800340a:	4605      	mov	r5, r0
 800340c:	b124      	cbz	r4, 8003418 <putchar+0x14>
 800340e:	69a3      	ldr	r3, [r4, #24]
 8003410:	b913      	cbnz	r3, 8003418 <putchar+0x14>
 8003412:	4620      	mov	r0, r4
 8003414:	f000 fa1e 	bl	8003854 <__sinit>
 8003418:	68a2      	ldr	r2, [r4, #8]
 800341a:	4629      	mov	r1, r5
 800341c:	4620      	mov	r0, r4
 800341e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003422:	f000 be75 	b.w	8004110 <_putc_r>
 8003426:	bf00      	nop
 8003428:	2000001c 	.word	0x2000001c

0800342c <_puts_r>:
 800342c:	b570      	push	{r4, r5, r6, lr}
 800342e:	460e      	mov	r6, r1
 8003430:	4605      	mov	r5, r0
 8003432:	b118      	cbz	r0, 800343c <_puts_r+0x10>
 8003434:	6983      	ldr	r3, [r0, #24]
 8003436:	b90b      	cbnz	r3, 800343c <_puts_r+0x10>
 8003438:	f000 fa0c 	bl	8003854 <__sinit>
 800343c:	69ab      	ldr	r3, [r5, #24]
 800343e:	68ac      	ldr	r4, [r5, #8]
 8003440:	b913      	cbnz	r3, 8003448 <_puts_r+0x1c>
 8003442:	4628      	mov	r0, r5
 8003444:	f000 fa06 	bl	8003854 <__sinit>
 8003448:	4b23      	ldr	r3, [pc, #140]	; (80034d8 <_puts_r+0xac>)
 800344a:	429c      	cmp	r4, r3
 800344c:	d117      	bne.n	800347e <_puts_r+0x52>
 800344e:	686c      	ldr	r4, [r5, #4]
 8003450:	89a3      	ldrh	r3, [r4, #12]
 8003452:	071b      	lsls	r3, r3, #28
 8003454:	d51d      	bpl.n	8003492 <_puts_r+0x66>
 8003456:	6923      	ldr	r3, [r4, #16]
 8003458:	b1db      	cbz	r3, 8003492 <_puts_r+0x66>
 800345a:	3e01      	subs	r6, #1
 800345c:	68a3      	ldr	r3, [r4, #8]
 800345e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003462:	3b01      	subs	r3, #1
 8003464:	60a3      	str	r3, [r4, #8]
 8003466:	b9e9      	cbnz	r1, 80034a4 <_puts_r+0x78>
 8003468:	2b00      	cmp	r3, #0
 800346a:	da2e      	bge.n	80034ca <_puts_r+0x9e>
 800346c:	4622      	mov	r2, r4
 800346e:	210a      	movs	r1, #10
 8003470:	4628      	mov	r0, r5
 8003472:	f000 f83f 	bl	80034f4 <__swbuf_r>
 8003476:	3001      	adds	r0, #1
 8003478:	d011      	beq.n	800349e <_puts_r+0x72>
 800347a:	200a      	movs	r0, #10
 800347c:	e011      	b.n	80034a2 <_puts_r+0x76>
 800347e:	4b17      	ldr	r3, [pc, #92]	; (80034dc <_puts_r+0xb0>)
 8003480:	429c      	cmp	r4, r3
 8003482:	d101      	bne.n	8003488 <_puts_r+0x5c>
 8003484:	68ac      	ldr	r4, [r5, #8]
 8003486:	e7e3      	b.n	8003450 <_puts_r+0x24>
 8003488:	4b15      	ldr	r3, [pc, #84]	; (80034e0 <_puts_r+0xb4>)
 800348a:	429c      	cmp	r4, r3
 800348c:	bf08      	it	eq
 800348e:	68ec      	ldreq	r4, [r5, #12]
 8003490:	e7de      	b.n	8003450 <_puts_r+0x24>
 8003492:	4621      	mov	r1, r4
 8003494:	4628      	mov	r0, r5
 8003496:	f000 f87f 	bl	8003598 <__swsetup_r>
 800349a:	2800      	cmp	r0, #0
 800349c:	d0dd      	beq.n	800345a <_puts_r+0x2e>
 800349e:	f04f 30ff 	mov.w	r0, #4294967295
 80034a2:	bd70      	pop	{r4, r5, r6, pc}
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	da04      	bge.n	80034b2 <_puts_r+0x86>
 80034a8:	69a2      	ldr	r2, [r4, #24]
 80034aa:	429a      	cmp	r2, r3
 80034ac:	dc06      	bgt.n	80034bc <_puts_r+0x90>
 80034ae:	290a      	cmp	r1, #10
 80034b0:	d004      	beq.n	80034bc <_puts_r+0x90>
 80034b2:	6823      	ldr	r3, [r4, #0]
 80034b4:	1c5a      	adds	r2, r3, #1
 80034b6:	6022      	str	r2, [r4, #0]
 80034b8:	7019      	strb	r1, [r3, #0]
 80034ba:	e7cf      	b.n	800345c <_puts_r+0x30>
 80034bc:	4622      	mov	r2, r4
 80034be:	4628      	mov	r0, r5
 80034c0:	f000 f818 	bl	80034f4 <__swbuf_r>
 80034c4:	3001      	adds	r0, #1
 80034c6:	d1c9      	bne.n	800345c <_puts_r+0x30>
 80034c8:	e7e9      	b.n	800349e <_puts_r+0x72>
 80034ca:	6823      	ldr	r3, [r4, #0]
 80034cc:	200a      	movs	r0, #10
 80034ce:	1c5a      	adds	r2, r3, #1
 80034d0:	6022      	str	r2, [r4, #0]
 80034d2:	7018      	strb	r0, [r3, #0]
 80034d4:	e7e5      	b.n	80034a2 <_puts_r+0x76>
 80034d6:	bf00      	nop
 80034d8:	080043e4 	.word	0x080043e4
 80034dc:	08004404 	.word	0x08004404
 80034e0:	080043c4 	.word	0x080043c4

080034e4 <puts>:
 80034e4:	4b02      	ldr	r3, [pc, #8]	; (80034f0 <puts+0xc>)
 80034e6:	4601      	mov	r1, r0
 80034e8:	6818      	ldr	r0, [r3, #0]
 80034ea:	f7ff bf9f 	b.w	800342c <_puts_r>
 80034ee:	bf00      	nop
 80034f0:	2000001c 	.word	0x2000001c

080034f4 <__swbuf_r>:
 80034f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034f6:	460e      	mov	r6, r1
 80034f8:	4614      	mov	r4, r2
 80034fa:	4605      	mov	r5, r0
 80034fc:	b118      	cbz	r0, 8003506 <__swbuf_r+0x12>
 80034fe:	6983      	ldr	r3, [r0, #24]
 8003500:	b90b      	cbnz	r3, 8003506 <__swbuf_r+0x12>
 8003502:	f000 f9a7 	bl	8003854 <__sinit>
 8003506:	4b21      	ldr	r3, [pc, #132]	; (800358c <__swbuf_r+0x98>)
 8003508:	429c      	cmp	r4, r3
 800350a:	d12a      	bne.n	8003562 <__swbuf_r+0x6e>
 800350c:	686c      	ldr	r4, [r5, #4]
 800350e:	69a3      	ldr	r3, [r4, #24]
 8003510:	60a3      	str	r3, [r4, #8]
 8003512:	89a3      	ldrh	r3, [r4, #12]
 8003514:	071a      	lsls	r2, r3, #28
 8003516:	d52e      	bpl.n	8003576 <__swbuf_r+0x82>
 8003518:	6923      	ldr	r3, [r4, #16]
 800351a:	b363      	cbz	r3, 8003576 <__swbuf_r+0x82>
 800351c:	6923      	ldr	r3, [r4, #16]
 800351e:	6820      	ldr	r0, [r4, #0]
 8003520:	1ac0      	subs	r0, r0, r3
 8003522:	6963      	ldr	r3, [r4, #20]
 8003524:	b2f6      	uxtb	r6, r6
 8003526:	4283      	cmp	r3, r0
 8003528:	4637      	mov	r7, r6
 800352a:	dc04      	bgt.n	8003536 <__swbuf_r+0x42>
 800352c:	4621      	mov	r1, r4
 800352e:	4628      	mov	r0, r5
 8003530:	f000 f926 	bl	8003780 <_fflush_r>
 8003534:	bb28      	cbnz	r0, 8003582 <__swbuf_r+0x8e>
 8003536:	68a3      	ldr	r3, [r4, #8]
 8003538:	3b01      	subs	r3, #1
 800353a:	60a3      	str	r3, [r4, #8]
 800353c:	6823      	ldr	r3, [r4, #0]
 800353e:	1c5a      	adds	r2, r3, #1
 8003540:	6022      	str	r2, [r4, #0]
 8003542:	701e      	strb	r6, [r3, #0]
 8003544:	6963      	ldr	r3, [r4, #20]
 8003546:	3001      	adds	r0, #1
 8003548:	4283      	cmp	r3, r0
 800354a:	d004      	beq.n	8003556 <__swbuf_r+0x62>
 800354c:	89a3      	ldrh	r3, [r4, #12]
 800354e:	07db      	lsls	r3, r3, #31
 8003550:	d519      	bpl.n	8003586 <__swbuf_r+0x92>
 8003552:	2e0a      	cmp	r6, #10
 8003554:	d117      	bne.n	8003586 <__swbuf_r+0x92>
 8003556:	4621      	mov	r1, r4
 8003558:	4628      	mov	r0, r5
 800355a:	f000 f911 	bl	8003780 <_fflush_r>
 800355e:	b190      	cbz	r0, 8003586 <__swbuf_r+0x92>
 8003560:	e00f      	b.n	8003582 <__swbuf_r+0x8e>
 8003562:	4b0b      	ldr	r3, [pc, #44]	; (8003590 <__swbuf_r+0x9c>)
 8003564:	429c      	cmp	r4, r3
 8003566:	d101      	bne.n	800356c <__swbuf_r+0x78>
 8003568:	68ac      	ldr	r4, [r5, #8]
 800356a:	e7d0      	b.n	800350e <__swbuf_r+0x1a>
 800356c:	4b09      	ldr	r3, [pc, #36]	; (8003594 <__swbuf_r+0xa0>)
 800356e:	429c      	cmp	r4, r3
 8003570:	bf08      	it	eq
 8003572:	68ec      	ldreq	r4, [r5, #12]
 8003574:	e7cb      	b.n	800350e <__swbuf_r+0x1a>
 8003576:	4621      	mov	r1, r4
 8003578:	4628      	mov	r0, r5
 800357a:	f000 f80d 	bl	8003598 <__swsetup_r>
 800357e:	2800      	cmp	r0, #0
 8003580:	d0cc      	beq.n	800351c <__swbuf_r+0x28>
 8003582:	f04f 37ff 	mov.w	r7, #4294967295
 8003586:	4638      	mov	r0, r7
 8003588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800358a:	bf00      	nop
 800358c:	080043e4 	.word	0x080043e4
 8003590:	08004404 	.word	0x08004404
 8003594:	080043c4 	.word	0x080043c4

08003598 <__swsetup_r>:
 8003598:	4b32      	ldr	r3, [pc, #200]	; (8003664 <__swsetup_r+0xcc>)
 800359a:	b570      	push	{r4, r5, r6, lr}
 800359c:	681d      	ldr	r5, [r3, #0]
 800359e:	4606      	mov	r6, r0
 80035a0:	460c      	mov	r4, r1
 80035a2:	b125      	cbz	r5, 80035ae <__swsetup_r+0x16>
 80035a4:	69ab      	ldr	r3, [r5, #24]
 80035a6:	b913      	cbnz	r3, 80035ae <__swsetup_r+0x16>
 80035a8:	4628      	mov	r0, r5
 80035aa:	f000 f953 	bl	8003854 <__sinit>
 80035ae:	4b2e      	ldr	r3, [pc, #184]	; (8003668 <__swsetup_r+0xd0>)
 80035b0:	429c      	cmp	r4, r3
 80035b2:	d10f      	bne.n	80035d4 <__swsetup_r+0x3c>
 80035b4:	686c      	ldr	r4, [r5, #4]
 80035b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035ba:	b29a      	uxth	r2, r3
 80035bc:	0715      	lsls	r5, r2, #28
 80035be:	d42c      	bmi.n	800361a <__swsetup_r+0x82>
 80035c0:	06d0      	lsls	r0, r2, #27
 80035c2:	d411      	bmi.n	80035e8 <__swsetup_r+0x50>
 80035c4:	2209      	movs	r2, #9
 80035c6:	6032      	str	r2, [r6, #0]
 80035c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035cc:	81a3      	strh	r3, [r4, #12]
 80035ce:	f04f 30ff 	mov.w	r0, #4294967295
 80035d2:	e03e      	b.n	8003652 <__swsetup_r+0xba>
 80035d4:	4b25      	ldr	r3, [pc, #148]	; (800366c <__swsetup_r+0xd4>)
 80035d6:	429c      	cmp	r4, r3
 80035d8:	d101      	bne.n	80035de <__swsetup_r+0x46>
 80035da:	68ac      	ldr	r4, [r5, #8]
 80035dc:	e7eb      	b.n	80035b6 <__swsetup_r+0x1e>
 80035de:	4b24      	ldr	r3, [pc, #144]	; (8003670 <__swsetup_r+0xd8>)
 80035e0:	429c      	cmp	r4, r3
 80035e2:	bf08      	it	eq
 80035e4:	68ec      	ldreq	r4, [r5, #12]
 80035e6:	e7e6      	b.n	80035b6 <__swsetup_r+0x1e>
 80035e8:	0751      	lsls	r1, r2, #29
 80035ea:	d512      	bpl.n	8003612 <__swsetup_r+0x7a>
 80035ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80035ee:	b141      	cbz	r1, 8003602 <__swsetup_r+0x6a>
 80035f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80035f4:	4299      	cmp	r1, r3
 80035f6:	d002      	beq.n	80035fe <__swsetup_r+0x66>
 80035f8:	4630      	mov	r0, r6
 80035fa:	f000 fa19 	bl	8003a30 <_free_r>
 80035fe:	2300      	movs	r3, #0
 8003600:	6363      	str	r3, [r4, #52]	; 0x34
 8003602:	89a3      	ldrh	r3, [r4, #12]
 8003604:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003608:	81a3      	strh	r3, [r4, #12]
 800360a:	2300      	movs	r3, #0
 800360c:	6063      	str	r3, [r4, #4]
 800360e:	6923      	ldr	r3, [r4, #16]
 8003610:	6023      	str	r3, [r4, #0]
 8003612:	89a3      	ldrh	r3, [r4, #12]
 8003614:	f043 0308 	orr.w	r3, r3, #8
 8003618:	81a3      	strh	r3, [r4, #12]
 800361a:	6923      	ldr	r3, [r4, #16]
 800361c:	b94b      	cbnz	r3, 8003632 <__swsetup_r+0x9a>
 800361e:	89a3      	ldrh	r3, [r4, #12]
 8003620:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003628:	d003      	beq.n	8003632 <__swsetup_r+0x9a>
 800362a:	4621      	mov	r1, r4
 800362c:	4630      	mov	r0, r6
 800362e:	f000 f9bf 	bl	80039b0 <__smakebuf_r>
 8003632:	89a2      	ldrh	r2, [r4, #12]
 8003634:	f012 0301 	ands.w	r3, r2, #1
 8003638:	d00c      	beq.n	8003654 <__swsetup_r+0xbc>
 800363a:	2300      	movs	r3, #0
 800363c:	60a3      	str	r3, [r4, #8]
 800363e:	6963      	ldr	r3, [r4, #20]
 8003640:	425b      	negs	r3, r3
 8003642:	61a3      	str	r3, [r4, #24]
 8003644:	6923      	ldr	r3, [r4, #16]
 8003646:	b953      	cbnz	r3, 800365e <__swsetup_r+0xc6>
 8003648:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800364c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003650:	d1ba      	bne.n	80035c8 <__swsetup_r+0x30>
 8003652:	bd70      	pop	{r4, r5, r6, pc}
 8003654:	0792      	lsls	r2, r2, #30
 8003656:	bf58      	it	pl
 8003658:	6963      	ldrpl	r3, [r4, #20]
 800365a:	60a3      	str	r3, [r4, #8]
 800365c:	e7f2      	b.n	8003644 <__swsetup_r+0xac>
 800365e:	2000      	movs	r0, #0
 8003660:	e7f7      	b.n	8003652 <__swsetup_r+0xba>
 8003662:	bf00      	nop
 8003664:	2000001c 	.word	0x2000001c
 8003668:	080043e4 	.word	0x080043e4
 800366c:	08004404 	.word	0x08004404
 8003670:	080043c4 	.word	0x080043c4

08003674 <__sflush_r>:
 8003674:	898a      	ldrh	r2, [r1, #12]
 8003676:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800367a:	4605      	mov	r5, r0
 800367c:	0710      	lsls	r0, r2, #28
 800367e:	460c      	mov	r4, r1
 8003680:	d458      	bmi.n	8003734 <__sflush_r+0xc0>
 8003682:	684b      	ldr	r3, [r1, #4]
 8003684:	2b00      	cmp	r3, #0
 8003686:	dc05      	bgt.n	8003694 <__sflush_r+0x20>
 8003688:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800368a:	2b00      	cmp	r3, #0
 800368c:	dc02      	bgt.n	8003694 <__sflush_r+0x20>
 800368e:	2000      	movs	r0, #0
 8003690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003694:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003696:	2e00      	cmp	r6, #0
 8003698:	d0f9      	beq.n	800368e <__sflush_r+0x1a>
 800369a:	2300      	movs	r3, #0
 800369c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80036a0:	682f      	ldr	r7, [r5, #0]
 80036a2:	6a21      	ldr	r1, [r4, #32]
 80036a4:	602b      	str	r3, [r5, #0]
 80036a6:	d032      	beq.n	800370e <__sflush_r+0x9a>
 80036a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80036aa:	89a3      	ldrh	r3, [r4, #12]
 80036ac:	075a      	lsls	r2, r3, #29
 80036ae:	d505      	bpl.n	80036bc <__sflush_r+0x48>
 80036b0:	6863      	ldr	r3, [r4, #4]
 80036b2:	1ac0      	subs	r0, r0, r3
 80036b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80036b6:	b10b      	cbz	r3, 80036bc <__sflush_r+0x48>
 80036b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80036ba:	1ac0      	subs	r0, r0, r3
 80036bc:	2300      	movs	r3, #0
 80036be:	4602      	mov	r2, r0
 80036c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80036c2:	6a21      	ldr	r1, [r4, #32]
 80036c4:	4628      	mov	r0, r5
 80036c6:	47b0      	blx	r6
 80036c8:	1c43      	adds	r3, r0, #1
 80036ca:	89a3      	ldrh	r3, [r4, #12]
 80036cc:	d106      	bne.n	80036dc <__sflush_r+0x68>
 80036ce:	6829      	ldr	r1, [r5, #0]
 80036d0:	291d      	cmp	r1, #29
 80036d2:	d848      	bhi.n	8003766 <__sflush_r+0xf2>
 80036d4:	4a29      	ldr	r2, [pc, #164]	; (800377c <__sflush_r+0x108>)
 80036d6:	40ca      	lsrs	r2, r1
 80036d8:	07d6      	lsls	r6, r2, #31
 80036da:	d544      	bpl.n	8003766 <__sflush_r+0xf2>
 80036dc:	2200      	movs	r2, #0
 80036de:	6062      	str	r2, [r4, #4]
 80036e0:	04d9      	lsls	r1, r3, #19
 80036e2:	6922      	ldr	r2, [r4, #16]
 80036e4:	6022      	str	r2, [r4, #0]
 80036e6:	d504      	bpl.n	80036f2 <__sflush_r+0x7e>
 80036e8:	1c42      	adds	r2, r0, #1
 80036ea:	d101      	bne.n	80036f0 <__sflush_r+0x7c>
 80036ec:	682b      	ldr	r3, [r5, #0]
 80036ee:	b903      	cbnz	r3, 80036f2 <__sflush_r+0x7e>
 80036f0:	6560      	str	r0, [r4, #84]	; 0x54
 80036f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80036f4:	602f      	str	r7, [r5, #0]
 80036f6:	2900      	cmp	r1, #0
 80036f8:	d0c9      	beq.n	800368e <__sflush_r+0x1a>
 80036fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80036fe:	4299      	cmp	r1, r3
 8003700:	d002      	beq.n	8003708 <__sflush_r+0x94>
 8003702:	4628      	mov	r0, r5
 8003704:	f000 f994 	bl	8003a30 <_free_r>
 8003708:	2000      	movs	r0, #0
 800370a:	6360      	str	r0, [r4, #52]	; 0x34
 800370c:	e7c0      	b.n	8003690 <__sflush_r+0x1c>
 800370e:	2301      	movs	r3, #1
 8003710:	4628      	mov	r0, r5
 8003712:	47b0      	blx	r6
 8003714:	1c41      	adds	r1, r0, #1
 8003716:	d1c8      	bne.n	80036aa <__sflush_r+0x36>
 8003718:	682b      	ldr	r3, [r5, #0]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d0c5      	beq.n	80036aa <__sflush_r+0x36>
 800371e:	2b1d      	cmp	r3, #29
 8003720:	d001      	beq.n	8003726 <__sflush_r+0xb2>
 8003722:	2b16      	cmp	r3, #22
 8003724:	d101      	bne.n	800372a <__sflush_r+0xb6>
 8003726:	602f      	str	r7, [r5, #0]
 8003728:	e7b1      	b.n	800368e <__sflush_r+0x1a>
 800372a:	89a3      	ldrh	r3, [r4, #12]
 800372c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003730:	81a3      	strh	r3, [r4, #12]
 8003732:	e7ad      	b.n	8003690 <__sflush_r+0x1c>
 8003734:	690f      	ldr	r7, [r1, #16]
 8003736:	2f00      	cmp	r7, #0
 8003738:	d0a9      	beq.n	800368e <__sflush_r+0x1a>
 800373a:	0793      	lsls	r3, r2, #30
 800373c:	680e      	ldr	r6, [r1, #0]
 800373e:	bf08      	it	eq
 8003740:	694b      	ldreq	r3, [r1, #20]
 8003742:	600f      	str	r7, [r1, #0]
 8003744:	bf18      	it	ne
 8003746:	2300      	movne	r3, #0
 8003748:	eba6 0807 	sub.w	r8, r6, r7
 800374c:	608b      	str	r3, [r1, #8]
 800374e:	f1b8 0f00 	cmp.w	r8, #0
 8003752:	dd9c      	ble.n	800368e <__sflush_r+0x1a>
 8003754:	4643      	mov	r3, r8
 8003756:	463a      	mov	r2, r7
 8003758:	6a21      	ldr	r1, [r4, #32]
 800375a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800375c:	4628      	mov	r0, r5
 800375e:	47b0      	blx	r6
 8003760:	2800      	cmp	r0, #0
 8003762:	dc06      	bgt.n	8003772 <__sflush_r+0xfe>
 8003764:	89a3      	ldrh	r3, [r4, #12]
 8003766:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800376a:	81a3      	strh	r3, [r4, #12]
 800376c:	f04f 30ff 	mov.w	r0, #4294967295
 8003770:	e78e      	b.n	8003690 <__sflush_r+0x1c>
 8003772:	4407      	add	r7, r0
 8003774:	eba8 0800 	sub.w	r8, r8, r0
 8003778:	e7e9      	b.n	800374e <__sflush_r+0xda>
 800377a:	bf00      	nop
 800377c:	20400001 	.word	0x20400001

08003780 <_fflush_r>:
 8003780:	b538      	push	{r3, r4, r5, lr}
 8003782:	690b      	ldr	r3, [r1, #16]
 8003784:	4605      	mov	r5, r0
 8003786:	460c      	mov	r4, r1
 8003788:	b1db      	cbz	r3, 80037c2 <_fflush_r+0x42>
 800378a:	b118      	cbz	r0, 8003794 <_fflush_r+0x14>
 800378c:	6983      	ldr	r3, [r0, #24]
 800378e:	b90b      	cbnz	r3, 8003794 <_fflush_r+0x14>
 8003790:	f000 f860 	bl	8003854 <__sinit>
 8003794:	4b0c      	ldr	r3, [pc, #48]	; (80037c8 <_fflush_r+0x48>)
 8003796:	429c      	cmp	r4, r3
 8003798:	d109      	bne.n	80037ae <_fflush_r+0x2e>
 800379a:	686c      	ldr	r4, [r5, #4]
 800379c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037a0:	b17b      	cbz	r3, 80037c2 <_fflush_r+0x42>
 80037a2:	4621      	mov	r1, r4
 80037a4:	4628      	mov	r0, r5
 80037a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037aa:	f7ff bf63 	b.w	8003674 <__sflush_r>
 80037ae:	4b07      	ldr	r3, [pc, #28]	; (80037cc <_fflush_r+0x4c>)
 80037b0:	429c      	cmp	r4, r3
 80037b2:	d101      	bne.n	80037b8 <_fflush_r+0x38>
 80037b4:	68ac      	ldr	r4, [r5, #8]
 80037b6:	e7f1      	b.n	800379c <_fflush_r+0x1c>
 80037b8:	4b05      	ldr	r3, [pc, #20]	; (80037d0 <_fflush_r+0x50>)
 80037ba:	429c      	cmp	r4, r3
 80037bc:	bf08      	it	eq
 80037be:	68ec      	ldreq	r4, [r5, #12]
 80037c0:	e7ec      	b.n	800379c <_fflush_r+0x1c>
 80037c2:	2000      	movs	r0, #0
 80037c4:	bd38      	pop	{r3, r4, r5, pc}
 80037c6:	bf00      	nop
 80037c8:	080043e4 	.word	0x080043e4
 80037cc:	08004404 	.word	0x08004404
 80037d0:	080043c4 	.word	0x080043c4

080037d4 <std>:
 80037d4:	2300      	movs	r3, #0
 80037d6:	b510      	push	{r4, lr}
 80037d8:	4604      	mov	r4, r0
 80037da:	e9c0 3300 	strd	r3, r3, [r0]
 80037de:	6083      	str	r3, [r0, #8]
 80037e0:	8181      	strh	r1, [r0, #12]
 80037e2:	6643      	str	r3, [r0, #100]	; 0x64
 80037e4:	81c2      	strh	r2, [r0, #14]
 80037e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80037ea:	6183      	str	r3, [r0, #24]
 80037ec:	4619      	mov	r1, r3
 80037ee:	2208      	movs	r2, #8
 80037f0:	305c      	adds	r0, #92	; 0x5c
 80037f2:	f7ff fde7 	bl	80033c4 <memset>
 80037f6:	4b05      	ldr	r3, [pc, #20]	; (800380c <std+0x38>)
 80037f8:	6263      	str	r3, [r4, #36]	; 0x24
 80037fa:	4b05      	ldr	r3, [pc, #20]	; (8003810 <std+0x3c>)
 80037fc:	62a3      	str	r3, [r4, #40]	; 0x28
 80037fe:	4b05      	ldr	r3, [pc, #20]	; (8003814 <std+0x40>)
 8003800:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003802:	4b05      	ldr	r3, [pc, #20]	; (8003818 <std+0x44>)
 8003804:	6224      	str	r4, [r4, #32]
 8003806:	6323      	str	r3, [r4, #48]	; 0x30
 8003808:	bd10      	pop	{r4, pc}
 800380a:	bf00      	nop
 800380c:	0800419d 	.word	0x0800419d
 8003810:	080041bf 	.word	0x080041bf
 8003814:	080041f7 	.word	0x080041f7
 8003818:	0800421b 	.word	0x0800421b

0800381c <_cleanup_r>:
 800381c:	4901      	ldr	r1, [pc, #4]	; (8003824 <_cleanup_r+0x8>)
 800381e:	f000 b885 	b.w	800392c <_fwalk_reent>
 8003822:	bf00      	nop
 8003824:	08003781 	.word	0x08003781

08003828 <__sfmoreglue>:
 8003828:	b570      	push	{r4, r5, r6, lr}
 800382a:	1e4a      	subs	r2, r1, #1
 800382c:	2568      	movs	r5, #104	; 0x68
 800382e:	4355      	muls	r5, r2
 8003830:	460e      	mov	r6, r1
 8003832:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003836:	f000 f949 	bl	8003acc <_malloc_r>
 800383a:	4604      	mov	r4, r0
 800383c:	b140      	cbz	r0, 8003850 <__sfmoreglue+0x28>
 800383e:	2100      	movs	r1, #0
 8003840:	e9c0 1600 	strd	r1, r6, [r0]
 8003844:	300c      	adds	r0, #12
 8003846:	60a0      	str	r0, [r4, #8]
 8003848:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800384c:	f7ff fdba 	bl	80033c4 <memset>
 8003850:	4620      	mov	r0, r4
 8003852:	bd70      	pop	{r4, r5, r6, pc}

08003854 <__sinit>:
 8003854:	6983      	ldr	r3, [r0, #24]
 8003856:	b510      	push	{r4, lr}
 8003858:	4604      	mov	r4, r0
 800385a:	bb33      	cbnz	r3, 80038aa <__sinit+0x56>
 800385c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8003860:	6503      	str	r3, [r0, #80]	; 0x50
 8003862:	4b12      	ldr	r3, [pc, #72]	; (80038ac <__sinit+0x58>)
 8003864:	4a12      	ldr	r2, [pc, #72]	; (80038b0 <__sinit+0x5c>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	6282      	str	r2, [r0, #40]	; 0x28
 800386a:	4298      	cmp	r0, r3
 800386c:	bf04      	itt	eq
 800386e:	2301      	moveq	r3, #1
 8003870:	6183      	streq	r3, [r0, #24]
 8003872:	f000 f81f 	bl	80038b4 <__sfp>
 8003876:	6060      	str	r0, [r4, #4]
 8003878:	4620      	mov	r0, r4
 800387a:	f000 f81b 	bl	80038b4 <__sfp>
 800387e:	60a0      	str	r0, [r4, #8]
 8003880:	4620      	mov	r0, r4
 8003882:	f000 f817 	bl	80038b4 <__sfp>
 8003886:	2200      	movs	r2, #0
 8003888:	60e0      	str	r0, [r4, #12]
 800388a:	2104      	movs	r1, #4
 800388c:	6860      	ldr	r0, [r4, #4]
 800388e:	f7ff ffa1 	bl	80037d4 <std>
 8003892:	2201      	movs	r2, #1
 8003894:	2109      	movs	r1, #9
 8003896:	68a0      	ldr	r0, [r4, #8]
 8003898:	f7ff ff9c 	bl	80037d4 <std>
 800389c:	2202      	movs	r2, #2
 800389e:	2112      	movs	r1, #18
 80038a0:	68e0      	ldr	r0, [r4, #12]
 80038a2:	f7ff ff97 	bl	80037d4 <std>
 80038a6:	2301      	movs	r3, #1
 80038a8:	61a3      	str	r3, [r4, #24]
 80038aa:	bd10      	pop	{r4, pc}
 80038ac:	080043c0 	.word	0x080043c0
 80038b0:	0800381d 	.word	0x0800381d

080038b4 <__sfp>:
 80038b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038b6:	4b1b      	ldr	r3, [pc, #108]	; (8003924 <__sfp+0x70>)
 80038b8:	681e      	ldr	r6, [r3, #0]
 80038ba:	69b3      	ldr	r3, [r6, #24]
 80038bc:	4607      	mov	r7, r0
 80038be:	b913      	cbnz	r3, 80038c6 <__sfp+0x12>
 80038c0:	4630      	mov	r0, r6
 80038c2:	f7ff ffc7 	bl	8003854 <__sinit>
 80038c6:	3648      	adds	r6, #72	; 0x48
 80038c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80038cc:	3b01      	subs	r3, #1
 80038ce:	d503      	bpl.n	80038d8 <__sfp+0x24>
 80038d0:	6833      	ldr	r3, [r6, #0]
 80038d2:	b133      	cbz	r3, 80038e2 <__sfp+0x2e>
 80038d4:	6836      	ldr	r6, [r6, #0]
 80038d6:	e7f7      	b.n	80038c8 <__sfp+0x14>
 80038d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80038dc:	b16d      	cbz	r5, 80038fa <__sfp+0x46>
 80038de:	3468      	adds	r4, #104	; 0x68
 80038e0:	e7f4      	b.n	80038cc <__sfp+0x18>
 80038e2:	2104      	movs	r1, #4
 80038e4:	4638      	mov	r0, r7
 80038e6:	f7ff ff9f 	bl	8003828 <__sfmoreglue>
 80038ea:	6030      	str	r0, [r6, #0]
 80038ec:	2800      	cmp	r0, #0
 80038ee:	d1f1      	bne.n	80038d4 <__sfp+0x20>
 80038f0:	230c      	movs	r3, #12
 80038f2:	603b      	str	r3, [r7, #0]
 80038f4:	4604      	mov	r4, r0
 80038f6:	4620      	mov	r0, r4
 80038f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038fa:	4b0b      	ldr	r3, [pc, #44]	; (8003928 <__sfp+0x74>)
 80038fc:	6665      	str	r5, [r4, #100]	; 0x64
 80038fe:	e9c4 5500 	strd	r5, r5, [r4]
 8003902:	60a5      	str	r5, [r4, #8]
 8003904:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8003908:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800390c:	2208      	movs	r2, #8
 800390e:	4629      	mov	r1, r5
 8003910:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003914:	f7ff fd56 	bl	80033c4 <memset>
 8003918:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800391c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003920:	e7e9      	b.n	80038f6 <__sfp+0x42>
 8003922:	bf00      	nop
 8003924:	080043c0 	.word	0x080043c0
 8003928:	ffff0001 	.word	0xffff0001

0800392c <_fwalk_reent>:
 800392c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003930:	4680      	mov	r8, r0
 8003932:	4689      	mov	r9, r1
 8003934:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003938:	2600      	movs	r6, #0
 800393a:	b914      	cbnz	r4, 8003942 <_fwalk_reent+0x16>
 800393c:	4630      	mov	r0, r6
 800393e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003942:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8003946:	3f01      	subs	r7, #1
 8003948:	d501      	bpl.n	800394e <_fwalk_reent+0x22>
 800394a:	6824      	ldr	r4, [r4, #0]
 800394c:	e7f5      	b.n	800393a <_fwalk_reent+0xe>
 800394e:	89ab      	ldrh	r3, [r5, #12]
 8003950:	2b01      	cmp	r3, #1
 8003952:	d907      	bls.n	8003964 <_fwalk_reent+0x38>
 8003954:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003958:	3301      	adds	r3, #1
 800395a:	d003      	beq.n	8003964 <_fwalk_reent+0x38>
 800395c:	4629      	mov	r1, r5
 800395e:	4640      	mov	r0, r8
 8003960:	47c8      	blx	r9
 8003962:	4306      	orrs	r6, r0
 8003964:	3568      	adds	r5, #104	; 0x68
 8003966:	e7ee      	b.n	8003946 <_fwalk_reent+0x1a>

08003968 <__swhatbuf_r>:
 8003968:	b570      	push	{r4, r5, r6, lr}
 800396a:	460e      	mov	r6, r1
 800396c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003970:	2900      	cmp	r1, #0
 8003972:	b096      	sub	sp, #88	; 0x58
 8003974:	4614      	mov	r4, r2
 8003976:	461d      	mov	r5, r3
 8003978:	da07      	bge.n	800398a <__swhatbuf_r+0x22>
 800397a:	2300      	movs	r3, #0
 800397c:	602b      	str	r3, [r5, #0]
 800397e:	89b3      	ldrh	r3, [r6, #12]
 8003980:	061a      	lsls	r2, r3, #24
 8003982:	d410      	bmi.n	80039a6 <__swhatbuf_r+0x3e>
 8003984:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003988:	e00e      	b.n	80039a8 <__swhatbuf_r+0x40>
 800398a:	466a      	mov	r2, sp
 800398c:	f000 fc6c 	bl	8004268 <_fstat_r>
 8003990:	2800      	cmp	r0, #0
 8003992:	dbf2      	blt.n	800397a <__swhatbuf_r+0x12>
 8003994:	9a01      	ldr	r2, [sp, #4]
 8003996:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800399a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800399e:	425a      	negs	r2, r3
 80039a0:	415a      	adcs	r2, r3
 80039a2:	602a      	str	r2, [r5, #0]
 80039a4:	e7ee      	b.n	8003984 <__swhatbuf_r+0x1c>
 80039a6:	2340      	movs	r3, #64	; 0x40
 80039a8:	2000      	movs	r0, #0
 80039aa:	6023      	str	r3, [r4, #0]
 80039ac:	b016      	add	sp, #88	; 0x58
 80039ae:	bd70      	pop	{r4, r5, r6, pc}

080039b0 <__smakebuf_r>:
 80039b0:	898b      	ldrh	r3, [r1, #12]
 80039b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80039b4:	079d      	lsls	r5, r3, #30
 80039b6:	4606      	mov	r6, r0
 80039b8:	460c      	mov	r4, r1
 80039ba:	d507      	bpl.n	80039cc <__smakebuf_r+0x1c>
 80039bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80039c0:	6023      	str	r3, [r4, #0]
 80039c2:	6123      	str	r3, [r4, #16]
 80039c4:	2301      	movs	r3, #1
 80039c6:	6163      	str	r3, [r4, #20]
 80039c8:	b002      	add	sp, #8
 80039ca:	bd70      	pop	{r4, r5, r6, pc}
 80039cc:	ab01      	add	r3, sp, #4
 80039ce:	466a      	mov	r2, sp
 80039d0:	f7ff ffca 	bl	8003968 <__swhatbuf_r>
 80039d4:	9900      	ldr	r1, [sp, #0]
 80039d6:	4605      	mov	r5, r0
 80039d8:	4630      	mov	r0, r6
 80039da:	f000 f877 	bl	8003acc <_malloc_r>
 80039de:	b948      	cbnz	r0, 80039f4 <__smakebuf_r+0x44>
 80039e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039e4:	059a      	lsls	r2, r3, #22
 80039e6:	d4ef      	bmi.n	80039c8 <__smakebuf_r+0x18>
 80039e8:	f023 0303 	bic.w	r3, r3, #3
 80039ec:	f043 0302 	orr.w	r3, r3, #2
 80039f0:	81a3      	strh	r3, [r4, #12]
 80039f2:	e7e3      	b.n	80039bc <__smakebuf_r+0xc>
 80039f4:	4b0d      	ldr	r3, [pc, #52]	; (8003a2c <__smakebuf_r+0x7c>)
 80039f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80039f8:	89a3      	ldrh	r3, [r4, #12]
 80039fa:	6020      	str	r0, [r4, #0]
 80039fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a00:	81a3      	strh	r3, [r4, #12]
 8003a02:	9b00      	ldr	r3, [sp, #0]
 8003a04:	6163      	str	r3, [r4, #20]
 8003a06:	9b01      	ldr	r3, [sp, #4]
 8003a08:	6120      	str	r0, [r4, #16]
 8003a0a:	b15b      	cbz	r3, 8003a24 <__smakebuf_r+0x74>
 8003a0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003a10:	4630      	mov	r0, r6
 8003a12:	f000 fc3b 	bl	800428c <_isatty_r>
 8003a16:	b128      	cbz	r0, 8003a24 <__smakebuf_r+0x74>
 8003a18:	89a3      	ldrh	r3, [r4, #12]
 8003a1a:	f023 0303 	bic.w	r3, r3, #3
 8003a1e:	f043 0301 	orr.w	r3, r3, #1
 8003a22:	81a3      	strh	r3, [r4, #12]
 8003a24:	89a3      	ldrh	r3, [r4, #12]
 8003a26:	431d      	orrs	r5, r3
 8003a28:	81a5      	strh	r5, [r4, #12]
 8003a2a:	e7cd      	b.n	80039c8 <__smakebuf_r+0x18>
 8003a2c:	0800381d 	.word	0x0800381d

08003a30 <_free_r>:
 8003a30:	b538      	push	{r3, r4, r5, lr}
 8003a32:	4605      	mov	r5, r0
 8003a34:	2900      	cmp	r1, #0
 8003a36:	d045      	beq.n	8003ac4 <_free_r+0x94>
 8003a38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a3c:	1f0c      	subs	r4, r1, #4
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	bfb8      	it	lt
 8003a42:	18e4      	addlt	r4, r4, r3
 8003a44:	f000 fc44 	bl	80042d0 <__malloc_lock>
 8003a48:	4a1f      	ldr	r2, [pc, #124]	; (8003ac8 <_free_r+0x98>)
 8003a4a:	6813      	ldr	r3, [r2, #0]
 8003a4c:	4610      	mov	r0, r2
 8003a4e:	b933      	cbnz	r3, 8003a5e <_free_r+0x2e>
 8003a50:	6063      	str	r3, [r4, #4]
 8003a52:	6014      	str	r4, [r2, #0]
 8003a54:	4628      	mov	r0, r5
 8003a56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a5a:	f000 bc3a 	b.w	80042d2 <__malloc_unlock>
 8003a5e:	42a3      	cmp	r3, r4
 8003a60:	d90c      	bls.n	8003a7c <_free_r+0x4c>
 8003a62:	6821      	ldr	r1, [r4, #0]
 8003a64:	1862      	adds	r2, r4, r1
 8003a66:	4293      	cmp	r3, r2
 8003a68:	bf04      	itt	eq
 8003a6a:	681a      	ldreq	r2, [r3, #0]
 8003a6c:	685b      	ldreq	r3, [r3, #4]
 8003a6e:	6063      	str	r3, [r4, #4]
 8003a70:	bf04      	itt	eq
 8003a72:	1852      	addeq	r2, r2, r1
 8003a74:	6022      	streq	r2, [r4, #0]
 8003a76:	6004      	str	r4, [r0, #0]
 8003a78:	e7ec      	b.n	8003a54 <_free_r+0x24>
 8003a7a:	4613      	mov	r3, r2
 8003a7c:	685a      	ldr	r2, [r3, #4]
 8003a7e:	b10a      	cbz	r2, 8003a84 <_free_r+0x54>
 8003a80:	42a2      	cmp	r2, r4
 8003a82:	d9fa      	bls.n	8003a7a <_free_r+0x4a>
 8003a84:	6819      	ldr	r1, [r3, #0]
 8003a86:	1858      	adds	r0, r3, r1
 8003a88:	42a0      	cmp	r0, r4
 8003a8a:	d10b      	bne.n	8003aa4 <_free_r+0x74>
 8003a8c:	6820      	ldr	r0, [r4, #0]
 8003a8e:	4401      	add	r1, r0
 8003a90:	1858      	adds	r0, r3, r1
 8003a92:	4282      	cmp	r2, r0
 8003a94:	6019      	str	r1, [r3, #0]
 8003a96:	d1dd      	bne.n	8003a54 <_free_r+0x24>
 8003a98:	6810      	ldr	r0, [r2, #0]
 8003a9a:	6852      	ldr	r2, [r2, #4]
 8003a9c:	605a      	str	r2, [r3, #4]
 8003a9e:	4401      	add	r1, r0
 8003aa0:	6019      	str	r1, [r3, #0]
 8003aa2:	e7d7      	b.n	8003a54 <_free_r+0x24>
 8003aa4:	d902      	bls.n	8003aac <_free_r+0x7c>
 8003aa6:	230c      	movs	r3, #12
 8003aa8:	602b      	str	r3, [r5, #0]
 8003aaa:	e7d3      	b.n	8003a54 <_free_r+0x24>
 8003aac:	6820      	ldr	r0, [r4, #0]
 8003aae:	1821      	adds	r1, r4, r0
 8003ab0:	428a      	cmp	r2, r1
 8003ab2:	bf04      	itt	eq
 8003ab4:	6811      	ldreq	r1, [r2, #0]
 8003ab6:	6852      	ldreq	r2, [r2, #4]
 8003ab8:	6062      	str	r2, [r4, #4]
 8003aba:	bf04      	itt	eq
 8003abc:	1809      	addeq	r1, r1, r0
 8003abe:	6021      	streq	r1, [r4, #0]
 8003ac0:	605c      	str	r4, [r3, #4]
 8003ac2:	e7c7      	b.n	8003a54 <_free_r+0x24>
 8003ac4:	bd38      	pop	{r3, r4, r5, pc}
 8003ac6:	bf00      	nop
 8003ac8:	200000a4 	.word	0x200000a4

08003acc <_malloc_r>:
 8003acc:	b570      	push	{r4, r5, r6, lr}
 8003ace:	1ccd      	adds	r5, r1, #3
 8003ad0:	f025 0503 	bic.w	r5, r5, #3
 8003ad4:	3508      	adds	r5, #8
 8003ad6:	2d0c      	cmp	r5, #12
 8003ad8:	bf38      	it	cc
 8003ada:	250c      	movcc	r5, #12
 8003adc:	2d00      	cmp	r5, #0
 8003ade:	4606      	mov	r6, r0
 8003ae0:	db01      	blt.n	8003ae6 <_malloc_r+0x1a>
 8003ae2:	42a9      	cmp	r1, r5
 8003ae4:	d903      	bls.n	8003aee <_malloc_r+0x22>
 8003ae6:	230c      	movs	r3, #12
 8003ae8:	6033      	str	r3, [r6, #0]
 8003aea:	2000      	movs	r0, #0
 8003aec:	bd70      	pop	{r4, r5, r6, pc}
 8003aee:	f000 fbef 	bl	80042d0 <__malloc_lock>
 8003af2:	4a21      	ldr	r2, [pc, #132]	; (8003b78 <_malloc_r+0xac>)
 8003af4:	6814      	ldr	r4, [r2, #0]
 8003af6:	4621      	mov	r1, r4
 8003af8:	b991      	cbnz	r1, 8003b20 <_malloc_r+0x54>
 8003afa:	4c20      	ldr	r4, [pc, #128]	; (8003b7c <_malloc_r+0xb0>)
 8003afc:	6823      	ldr	r3, [r4, #0]
 8003afe:	b91b      	cbnz	r3, 8003b08 <_malloc_r+0x3c>
 8003b00:	4630      	mov	r0, r6
 8003b02:	f000 fb3b 	bl	800417c <_sbrk_r>
 8003b06:	6020      	str	r0, [r4, #0]
 8003b08:	4629      	mov	r1, r5
 8003b0a:	4630      	mov	r0, r6
 8003b0c:	f000 fb36 	bl	800417c <_sbrk_r>
 8003b10:	1c43      	adds	r3, r0, #1
 8003b12:	d124      	bne.n	8003b5e <_malloc_r+0x92>
 8003b14:	230c      	movs	r3, #12
 8003b16:	6033      	str	r3, [r6, #0]
 8003b18:	4630      	mov	r0, r6
 8003b1a:	f000 fbda 	bl	80042d2 <__malloc_unlock>
 8003b1e:	e7e4      	b.n	8003aea <_malloc_r+0x1e>
 8003b20:	680b      	ldr	r3, [r1, #0]
 8003b22:	1b5b      	subs	r3, r3, r5
 8003b24:	d418      	bmi.n	8003b58 <_malloc_r+0x8c>
 8003b26:	2b0b      	cmp	r3, #11
 8003b28:	d90f      	bls.n	8003b4a <_malloc_r+0x7e>
 8003b2a:	600b      	str	r3, [r1, #0]
 8003b2c:	50cd      	str	r5, [r1, r3]
 8003b2e:	18cc      	adds	r4, r1, r3
 8003b30:	4630      	mov	r0, r6
 8003b32:	f000 fbce 	bl	80042d2 <__malloc_unlock>
 8003b36:	f104 000b 	add.w	r0, r4, #11
 8003b3a:	1d23      	adds	r3, r4, #4
 8003b3c:	f020 0007 	bic.w	r0, r0, #7
 8003b40:	1ac3      	subs	r3, r0, r3
 8003b42:	d0d3      	beq.n	8003aec <_malloc_r+0x20>
 8003b44:	425a      	negs	r2, r3
 8003b46:	50e2      	str	r2, [r4, r3]
 8003b48:	e7d0      	b.n	8003aec <_malloc_r+0x20>
 8003b4a:	428c      	cmp	r4, r1
 8003b4c:	684b      	ldr	r3, [r1, #4]
 8003b4e:	bf16      	itet	ne
 8003b50:	6063      	strne	r3, [r4, #4]
 8003b52:	6013      	streq	r3, [r2, #0]
 8003b54:	460c      	movne	r4, r1
 8003b56:	e7eb      	b.n	8003b30 <_malloc_r+0x64>
 8003b58:	460c      	mov	r4, r1
 8003b5a:	6849      	ldr	r1, [r1, #4]
 8003b5c:	e7cc      	b.n	8003af8 <_malloc_r+0x2c>
 8003b5e:	1cc4      	adds	r4, r0, #3
 8003b60:	f024 0403 	bic.w	r4, r4, #3
 8003b64:	42a0      	cmp	r0, r4
 8003b66:	d005      	beq.n	8003b74 <_malloc_r+0xa8>
 8003b68:	1a21      	subs	r1, r4, r0
 8003b6a:	4630      	mov	r0, r6
 8003b6c:	f000 fb06 	bl	800417c <_sbrk_r>
 8003b70:	3001      	adds	r0, #1
 8003b72:	d0cf      	beq.n	8003b14 <_malloc_r+0x48>
 8003b74:	6025      	str	r5, [r4, #0]
 8003b76:	e7db      	b.n	8003b30 <_malloc_r+0x64>
 8003b78:	200000a4 	.word	0x200000a4
 8003b7c:	200000a8 	.word	0x200000a8

08003b80 <__sfputc_r>:
 8003b80:	6893      	ldr	r3, [r2, #8]
 8003b82:	3b01      	subs	r3, #1
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	b410      	push	{r4}
 8003b88:	6093      	str	r3, [r2, #8]
 8003b8a:	da08      	bge.n	8003b9e <__sfputc_r+0x1e>
 8003b8c:	6994      	ldr	r4, [r2, #24]
 8003b8e:	42a3      	cmp	r3, r4
 8003b90:	db01      	blt.n	8003b96 <__sfputc_r+0x16>
 8003b92:	290a      	cmp	r1, #10
 8003b94:	d103      	bne.n	8003b9e <__sfputc_r+0x1e>
 8003b96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b9a:	f7ff bcab 	b.w	80034f4 <__swbuf_r>
 8003b9e:	6813      	ldr	r3, [r2, #0]
 8003ba0:	1c58      	adds	r0, r3, #1
 8003ba2:	6010      	str	r0, [r2, #0]
 8003ba4:	7019      	strb	r1, [r3, #0]
 8003ba6:	4608      	mov	r0, r1
 8003ba8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bac:	4770      	bx	lr

08003bae <__sfputs_r>:
 8003bae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bb0:	4606      	mov	r6, r0
 8003bb2:	460f      	mov	r7, r1
 8003bb4:	4614      	mov	r4, r2
 8003bb6:	18d5      	adds	r5, r2, r3
 8003bb8:	42ac      	cmp	r4, r5
 8003bba:	d101      	bne.n	8003bc0 <__sfputs_r+0x12>
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	e007      	b.n	8003bd0 <__sfputs_r+0x22>
 8003bc0:	463a      	mov	r2, r7
 8003bc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bc6:	4630      	mov	r0, r6
 8003bc8:	f7ff ffda 	bl	8003b80 <__sfputc_r>
 8003bcc:	1c43      	adds	r3, r0, #1
 8003bce:	d1f3      	bne.n	8003bb8 <__sfputs_r+0xa>
 8003bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003bd4 <_vfiprintf_r>:
 8003bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bd8:	460c      	mov	r4, r1
 8003bda:	b09d      	sub	sp, #116	; 0x74
 8003bdc:	4617      	mov	r7, r2
 8003bde:	461d      	mov	r5, r3
 8003be0:	4606      	mov	r6, r0
 8003be2:	b118      	cbz	r0, 8003bec <_vfiprintf_r+0x18>
 8003be4:	6983      	ldr	r3, [r0, #24]
 8003be6:	b90b      	cbnz	r3, 8003bec <_vfiprintf_r+0x18>
 8003be8:	f7ff fe34 	bl	8003854 <__sinit>
 8003bec:	4b7c      	ldr	r3, [pc, #496]	; (8003de0 <_vfiprintf_r+0x20c>)
 8003bee:	429c      	cmp	r4, r3
 8003bf0:	d158      	bne.n	8003ca4 <_vfiprintf_r+0xd0>
 8003bf2:	6874      	ldr	r4, [r6, #4]
 8003bf4:	89a3      	ldrh	r3, [r4, #12]
 8003bf6:	0718      	lsls	r0, r3, #28
 8003bf8:	d55e      	bpl.n	8003cb8 <_vfiprintf_r+0xe4>
 8003bfa:	6923      	ldr	r3, [r4, #16]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d05b      	beq.n	8003cb8 <_vfiprintf_r+0xe4>
 8003c00:	2300      	movs	r3, #0
 8003c02:	9309      	str	r3, [sp, #36]	; 0x24
 8003c04:	2320      	movs	r3, #32
 8003c06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003c0a:	2330      	movs	r3, #48	; 0x30
 8003c0c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003c10:	9503      	str	r5, [sp, #12]
 8003c12:	f04f 0b01 	mov.w	fp, #1
 8003c16:	46b8      	mov	r8, r7
 8003c18:	4645      	mov	r5, r8
 8003c1a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003c1e:	b10b      	cbz	r3, 8003c24 <_vfiprintf_r+0x50>
 8003c20:	2b25      	cmp	r3, #37	; 0x25
 8003c22:	d154      	bne.n	8003cce <_vfiprintf_r+0xfa>
 8003c24:	ebb8 0a07 	subs.w	sl, r8, r7
 8003c28:	d00b      	beq.n	8003c42 <_vfiprintf_r+0x6e>
 8003c2a:	4653      	mov	r3, sl
 8003c2c:	463a      	mov	r2, r7
 8003c2e:	4621      	mov	r1, r4
 8003c30:	4630      	mov	r0, r6
 8003c32:	f7ff ffbc 	bl	8003bae <__sfputs_r>
 8003c36:	3001      	adds	r0, #1
 8003c38:	f000 80c2 	beq.w	8003dc0 <_vfiprintf_r+0x1ec>
 8003c3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c3e:	4453      	add	r3, sl
 8003c40:	9309      	str	r3, [sp, #36]	; 0x24
 8003c42:	f898 3000 	ldrb.w	r3, [r8]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	f000 80ba 	beq.w	8003dc0 <_vfiprintf_r+0x1ec>
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	f04f 32ff 	mov.w	r2, #4294967295
 8003c52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c56:	9304      	str	r3, [sp, #16]
 8003c58:	9307      	str	r3, [sp, #28]
 8003c5a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003c5e:	931a      	str	r3, [sp, #104]	; 0x68
 8003c60:	46a8      	mov	r8, r5
 8003c62:	2205      	movs	r2, #5
 8003c64:	f818 1b01 	ldrb.w	r1, [r8], #1
 8003c68:	485e      	ldr	r0, [pc, #376]	; (8003de4 <_vfiprintf_r+0x210>)
 8003c6a:	f7fc fab1 	bl	80001d0 <memchr>
 8003c6e:	9b04      	ldr	r3, [sp, #16]
 8003c70:	bb78      	cbnz	r0, 8003cd2 <_vfiprintf_r+0xfe>
 8003c72:	06d9      	lsls	r1, r3, #27
 8003c74:	bf44      	itt	mi
 8003c76:	2220      	movmi	r2, #32
 8003c78:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003c7c:	071a      	lsls	r2, r3, #28
 8003c7e:	bf44      	itt	mi
 8003c80:	222b      	movmi	r2, #43	; 0x2b
 8003c82:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003c86:	782a      	ldrb	r2, [r5, #0]
 8003c88:	2a2a      	cmp	r2, #42	; 0x2a
 8003c8a:	d02a      	beq.n	8003ce2 <_vfiprintf_r+0x10e>
 8003c8c:	9a07      	ldr	r2, [sp, #28]
 8003c8e:	46a8      	mov	r8, r5
 8003c90:	2000      	movs	r0, #0
 8003c92:	250a      	movs	r5, #10
 8003c94:	4641      	mov	r1, r8
 8003c96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c9a:	3b30      	subs	r3, #48	; 0x30
 8003c9c:	2b09      	cmp	r3, #9
 8003c9e:	d969      	bls.n	8003d74 <_vfiprintf_r+0x1a0>
 8003ca0:	b360      	cbz	r0, 8003cfc <_vfiprintf_r+0x128>
 8003ca2:	e024      	b.n	8003cee <_vfiprintf_r+0x11a>
 8003ca4:	4b50      	ldr	r3, [pc, #320]	; (8003de8 <_vfiprintf_r+0x214>)
 8003ca6:	429c      	cmp	r4, r3
 8003ca8:	d101      	bne.n	8003cae <_vfiprintf_r+0xda>
 8003caa:	68b4      	ldr	r4, [r6, #8]
 8003cac:	e7a2      	b.n	8003bf4 <_vfiprintf_r+0x20>
 8003cae:	4b4f      	ldr	r3, [pc, #316]	; (8003dec <_vfiprintf_r+0x218>)
 8003cb0:	429c      	cmp	r4, r3
 8003cb2:	bf08      	it	eq
 8003cb4:	68f4      	ldreq	r4, [r6, #12]
 8003cb6:	e79d      	b.n	8003bf4 <_vfiprintf_r+0x20>
 8003cb8:	4621      	mov	r1, r4
 8003cba:	4630      	mov	r0, r6
 8003cbc:	f7ff fc6c 	bl	8003598 <__swsetup_r>
 8003cc0:	2800      	cmp	r0, #0
 8003cc2:	d09d      	beq.n	8003c00 <_vfiprintf_r+0x2c>
 8003cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8003cc8:	b01d      	add	sp, #116	; 0x74
 8003cca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cce:	46a8      	mov	r8, r5
 8003cd0:	e7a2      	b.n	8003c18 <_vfiprintf_r+0x44>
 8003cd2:	4a44      	ldr	r2, [pc, #272]	; (8003de4 <_vfiprintf_r+0x210>)
 8003cd4:	1a80      	subs	r0, r0, r2
 8003cd6:	fa0b f000 	lsl.w	r0, fp, r0
 8003cda:	4318      	orrs	r0, r3
 8003cdc:	9004      	str	r0, [sp, #16]
 8003cde:	4645      	mov	r5, r8
 8003ce0:	e7be      	b.n	8003c60 <_vfiprintf_r+0x8c>
 8003ce2:	9a03      	ldr	r2, [sp, #12]
 8003ce4:	1d11      	adds	r1, r2, #4
 8003ce6:	6812      	ldr	r2, [r2, #0]
 8003ce8:	9103      	str	r1, [sp, #12]
 8003cea:	2a00      	cmp	r2, #0
 8003cec:	db01      	blt.n	8003cf2 <_vfiprintf_r+0x11e>
 8003cee:	9207      	str	r2, [sp, #28]
 8003cf0:	e004      	b.n	8003cfc <_vfiprintf_r+0x128>
 8003cf2:	4252      	negs	r2, r2
 8003cf4:	f043 0302 	orr.w	r3, r3, #2
 8003cf8:	9207      	str	r2, [sp, #28]
 8003cfa:	9304      	str	r3, [sp, #16]
 8003cfc:	f898 3000 	ldrb.w	r3, [r8]
 8003d00:	2b2e      	cmp	r3, #46	; 0x2e
 8003d02:	d10e      	bne.n	8003d22 <_vfiprintf_r+0x14e>
 8003d04:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003d08:	2b2a      	cmp	r3, #42	; 0x2a
 8003d0a:	d138      	bne.n	8003d7e <_vfiprintf_r+0x1aa>
 8003d0c:	9b03      	ldr	r3, [sp, #12]
 8003d0e:	1d1a      	adds	r2, r3, #4
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	9203      	str	r2, [sp, #12]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	bfb8      	it	lt
 8003d18:	f04f 33ff 	movlt.w	r3, #4294967295
 8003d1c:	f108 0802 	add.w	r8, r8, #2
 8003d20:	9305      	str	r3, [sp, #20]
 8003d22:	4d33      	ldr	r5, [pc, #204]	; (8003df0 <_vfiprintf_r+0x21c>)
 8003d24:	f898 1000 	ldrb.w	r1, [r8]
 8003d28:	2203      	movs	r2, #3
 8003d2a:	4628      	mov	r0, r5
 8003d2c:	f7fc fa50 	bl	80001d0 <memchr>
 8003d30:	b140      	cbz	r0, 8003d44 <_vfiprintf_r+0x170>
 8003d32:	2340      	movs	r3, #64	; 0x40
 8003d34:	1b40      	subs	r0, r0, r5
 8003d36:	fa03 f000 	lsl.w	r0, r3, r0
 8003d3a:	9b04      	ldr	r3, [sp, #16]
 8003d3c:	4303      	orrs	r3, r0
 8003d3e:	f108 0801 	add.w	r8, r8, #1
 8003d42:	9304      	str	r3, [sp, #16]
 8003d44:	f898 1000 	ldrb.w	r1, [r8]
 8003d48:	482a      	ldr	r0, [pc, #168]	; (8003df4 <_vfiprintf_r+0x220>)
 8003d4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003d4e:	2206      	movs	r2, #6
 8003d50:	f108 0701 	add.w	r7, r8, #1
 8003d54:	f7fc fa3c 	bl	80001d0 <memchr>
 8003d58:	2800      	cmp	r0, #0
 8003d5a:	d037      	beq.n	8003dcc <_vfiprintf_r+0x1f8>
 8003d5c:	4b26      	ldr	r3, [pc, #152]	; (8003df8 <_vfiprintf_r+0x224>)
 8003d5e:	bb1b      	cbnz	r3, 8003da8 <_vfiprintf_r+0x1d4>
 8003d60:	9b03      	ldr	r3, [sp, #12]
 8003d62:	3307      	adds	r3, #7
 8003d64:	f023 0307 	bic.w	r3, r3, #7
 8003d68:	3308      	adds	r3, #8
 8003d6a:	9303      	str	r3, [sp, #12]
 8003d6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d6e:	444b      	add	r3, r9
 8003d70:	9309      	str	r3, [sp, #36]	; 0x24
 8003d72:	e750      	b.n	8003c16 <_vfiprintf_r+0x42>
 8003d74:	fb05 3202 	mla	r2, r5, r2, r3
 8003d78:	2001      	movs	r0, #1
 8003d7a:	4688      	mov	r8, r1
 8003d7c:	e78a      	b.n	8003c94 <_vfiprintf_r+0xc0>
 8003d7e:	2300      	movs	r3, #0
 8003d80:	f108 0801 	add.w	r8, r8, #1
 8003d84:	9305      	str	r3, [sp, #20]
 8003d86:	4619      	mov	r1, r3
 8003d88:	250a      	movs	r5, #10
 8003d8a:	4640      	mov	r0, r8
 8003d8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d90:	3a30      	subs	r2, #48	; 0x30
 8003d92:	2a09      	cmp	r2, #9
 8003d94:	d903      	bls.n	8003d9e <_vfiprintf_r+0x1ca>
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d0c3      	beq.n	8003d22 <_vfiprintf_r+0x14e>
 8003d9a:	9105      	str	r1, [sp, #20]
 8003d9c:	e7c1      	b.n	8003d22 <_vfiprintf_r+0x14e>
 8003d9e:	fb05 2101 	mla	r1, r5, r1, r2
 8003da2:	2301      	movs	r3, #1
 8003da4:	4680      	mov	r8, r0
 8003da6:	e7f0      	b.n	8003d8a <_vfiprintf_r+0x1b6>
 8003da8:	ab03      	add	r3, sp, #12
 8003daa:	9300      	str	r3, [sp, #0]
 8003dac:	4622      	mov	r2, r4
 8003dae:	4b13      	ldr	r3, [pc, #76]	; (8003dfc <_vfiprintf_r+0x228>)
 8003db0:	a904      	add	r1, sp, #16
 8003db2:	4630      	mov	r0, r6
 8003db4:	f3af 8000 	nop.w
 8003db8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003dbc:	4681      	mov	r9, r0
 8003dbe:	d1d5      	bne.n	8003d6c <_vfiprintf_r+0x198>
 8003dc0:	89a3      	ldrh	r3, [r4, #12]
 8003dc2:	065b      	lsls	r3, r3, #25
 8003dc4:	f53f af7e 	bmi.w	8003cc4 <_vfiprintf_r+0xf0>
 8003dc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003dca:	e77d      	b.n	8003cc8 <_vfiprintf_r+0xf4>
 8003dcc:	ab03      	add	r3, sp, #12
 8003dce:	9300      	str	r3, [sp, #0]
 8003dd0:	4622      	mov	r2, r4
 8003dd2:	4b0a      	ldr	r3, [pc, #40]	; (8003dfc <_vfiprintf_r+0x228>)
 8003dd4:	a904      	add	r1, sp, #16
 8003dd6:	4630      	mov	r0, r6
 8003dd8:	f000 f888 	bl	8003eec <_printf_i>
 8003ddc:	e7ec      	b.n	8003db8 <_vfiprintf_r+0x1e4>
 8003dde:	bf00      	nop
 8003de0:	080043e4 	.word	0x080043e4
 8003de4:	08004424 	.word	0x08004424
 8003de8:	08004404 	.word	0x08004404
 8003dec:	080043c4 	.word	0x080043c4
 8003df0:	0800442a 	.word	0x0800442a
 8003df4:	0800442e 	.word	0x0800442e
 8003df8:	00000000 	.word	0x00000000
 8003dfc:	08003baf 	.word	0x08003baf

08003e00 <_printf_common>:
 8003e00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e04:	4691      	mov	r9, r2
 8003e06:	461f      	mov	r7, r3
 8003e08:	688a      	ldr	r2, [r1, #8]
 8003e0a:	690b      	ldr	r3, [r1, #16]
 8003e0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e10:	4293      	cmp	r3, r2
 8003e12:	bfb8      	it	lt
 8003e14:	4613      	movlt	r3, r2
 8003e16:	f8c9 3000 	str.w	r3, [r9]
 8003e1a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e1e:	4606      	mov	r6, r0
 8003e20:	460c      	mov	r4, r1
 8003e22:	b112      	cbz	r2, 8003e2a <_printf_common+0x2a>
 8003e24:	3301      	adds	r3, #1
 8003e26:	f8c9 3000 	str.w	r3, [r9]
 8003e2a:	6823      	ldr	r3, [r4, #0]
 8003e2c:	0699      	lsls	r1, r3, #26
 8003e2e:	bf42      	ittt	mi
 8003e30:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003e34:	3302      	addmi	r3, #2
 8003e36:	f8c9 3000 	strmi.w	r3, [r9]
 8003e3a:	6825      	ldr	r5, [r4, #0]
 8003e3c:	f015 0506 	ands.w	r5, r5, #6
 8003e40:	d107      	bne.n	8003e52 <_printf_common+0x52>
 8003e42:	f104 0a19 	add.w	sl, r4, #25
 8003e46:	68e3      	ldr	r3, [r4, #12]
 8003e48:	f8d9 2000 	ldr.w	r2, [r9]
 8003e4c:	1a9b      	subs	r3, r3, r2
 8003e4e:	42ab      	cmp	r3, r5
 8003e50:	dc28      	bgt.n	8003ea4 <_printf_common+0xa4>
 8003e52:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003e56:	6822      	ldr	r2, [r4, #0]
 8003e58:	3300      	adds	r3, #0
 8003e5a:	bf18      	it	ne
 8003e5c:	2301      	movne	r3, #1
 8003e5e:	0692      	lsls	r2, r2, #26
 8003e60:	d42d      	bmi.n	8003ebe <_printf_common+0xbe>
 8003e62:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003e66:	4639      	mov	r1, r7
 8003e68:	4630      	mov	r0, r6
 8003e6a:	47c0      	blx	r8
 8003e6c:	3001      	adds	r0, #1
 8003e6e:	d020      	beq.n	8003eb2 <_printf_common+0xb2>
 8003e70:	6823      	ldr	r3, [r4, #0]
 8003e72:	68e5      	ldr	r5, [r4, #12]
 8003e74:	f8d9 2000 	ldr.w	r2, [r9]
 8003e78:	f003 0306 	and.w	r3, r3, #6
 8003e7c:	2b04      	cmp	r3, #4
 8003e7e:	bf08      	it	eq
 8003e80:	1aad      	subeq	r5, r5, r2
 8003e82:	68a3      	ldr	r3, [r4, #8]
 8003e84:	6922      	ldr	r2, [r4, #16]
 8003e86:	bf0c      	ite	eq
 8003e88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e8c:	2500      	movne	r5, #0
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	bfc4      	itt	gt
 8003e92:	1a9b      	subgt	r3, r3, r2
 8003e94:	18ed      	addgt	r5, r5, r3
 8003e96:	f04f 0900 	mov.w	r9, #0
 8003e9a:	341a      	adds	r4, #26
 8003e9c:	454d      	cmp	r5, r9
 8003e9e:	d11a      	bne.n	8003ed6 <_printf_common+0xd6>
 8003ea0:	2000      	movs	r0, #0
 8003ea2:	e008      	b.n	8003eb6 <_printf_common+0xb6>
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	4652      	mov	r2, sl
 8003ea8:	4639      	mov	r1, r7
 8003eaa:	4630      	mov	r0, r6
 8003eac:	47c0      	blx	r8
 8003eae:	3001      	adds	r0, #1
 8003eb0:	d103      	bne.n	8003eba <_printf_common+0xba>
 8003eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8003eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003eba:	3501      	adds	r5, #1
 8003ebc:	e7c3      	b.n	8003e46 <_printf_common+0x46>
 8003ebe:	18e1      	adds	r1, r4, r3
 8003ec0:	1c5a      	adds	r2, r3, #1
 8003ec2:	2030      	movs	r0, #48	; 0x30
 8003ec4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003ec8:	4422      	add	r2, r4
 8003eca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003ece:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003ed2:	3302      	adds	r3, #2
 8003ed4:	e7c5      	b.n	8003e62 <_printf_common+0x62>
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	4622      	mov	r2, r4
 8003eda:	4639      	mov	r1, r7
 8003edc:	4630      	mov	r0, r6
 8003ede:	47c0      	blx	r8
 8003ee0:	3001      	adds	r0, #1
 8003ee2:	d0e6      	beq.n	8003eb2 <_printf_common+0xb2>
 8003ee4:	f109 0901 	add.w	r9, r9, #1
 8003ee8:	e7d8      	b.n	8003e9c <_printf_common+0x9c>
	...

08003eec <_printf_i>:
 8003eec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003ef0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003ef4:	460c      	mov	r4, r1
 8003ef6:	7e09      	ldrb	r1, [r1, #24]
 8003ef8:	b085      	sub	sp, #20
 8003efa:	296e      	cmp	r1, #110	; 0x6e
 8003efc:	4617      	mov	r7, r2
 8003efe:	4606      	mov	r6, r0
 8003f00:	4698      	mov	r8, r3
 8003f02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003f04:	f000 80b3 	beq.w	800406e <_printf_i+0x182>
 8003f08:	d822      	bhi.n	8003f50 <_printf_i+0x64>
 8003f0a:	2963      	cmp	r1, #99	; 0x63
 8003f0c:	d036      	beq.n	8003f7c <_printf_i+0x90>
 8003f0e:	d80a      	bhi.n	8003f26 <_printf_i+0x3a>
 8003f10:	2900      	cmp	r1, #0
 8003f12:	f000 80b9 	beq.w	8004088 <_printf_i+0x19c>
 8003f16:	2958      	cmp	r1, #88	; 0x58
 8003f18:	f000 8083 	beq.w	8004022 <_printf_i+0x136>
 8003f1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f20:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003f24:	e032      	b.n	8003f8c <_printf_i+0xa0>
 8003f26:	2964      	cmp	r1, #100	; 0x64
 8003f28:	d001      	beq.n	8003f2e <_printf_i+0x42>
 8003f2a:	2969      	cmp	r1, #105	; 0x69
 8003f2c:	d1f6      	bne.n	8003f1c <_printf_i+0x30>
 8003f2e:	6820      	ldr	r0, [r4, #0]
 8003f30:	6813      	ldr	r3, [r2, #0]
 8003f32:	0605      	lsls	r5, r0, #24
 8003f34:	f103 0104 	add.w	r1, r3, #4
 8003f38:	d52a      	bpl.n	8003f90 <_printf_i+0xa4>
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	6011      	str	r1, [r2, #0]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	da03      	bge.n	8003f4a <_printf_i+0x5e>
 8003f42:	222d      	movs	r2, #45	; 0x2d
 8003f44:	425b      	negs	r3, r3
 8003f46:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003f4a:	486f      	ldr	r0, [pc, #444]	; (8004108 <_printf_i+0x21c>)
 8003f4c:	220a      	movs	r2, #10
 8003f4e:	e039      	b.n	8003fc4 <_printf_i+0xd8>
 8003f50:	2973      	cmp	r1, #115	; 0x73
 8003f52:	f000 809d 	beq.w	8004090 <_printf_i+0x1a4>
 8003f56:	d808      	bhi.n	8003f6a <_printf_i+0x7e>
 8003f58:	296f      	cmp	r1, #111	; 0x6f
 8003f5a:	d020      	beq.n	8003f9e <_printf_i+0xb2>
 8003f5c:	2970      	cmp	r1, #112	; 0x70
 8003f5e:	d1dd      	bne.n	8003f1c <_printf_i+0x30>
 8003f60:	6823      	ldr	r3, [r4, #0]
 8003f62:	f043 0320 	orr.w	r3, r3, #32
 8003f66:	6023      	str	r3, [r4, #0]
 8003f68:	e003      	b.n	8003f72 <_printf_i+0x86>
 8003f6a:	2975      	cmp	r1, #117	; 0x75
 8003f6c:	d017      	beq.n	8003f9e <_printf_i+0xb2>
 8003f6e:	2978      	cmp	r1, #120	; 0x78
 8003f70:	d1d4      	bne.n	8003f1c <_printf_i+0x30>
 8003f72:	2378      	movs	r3, #120	; 0x78
 8003f74:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f78:	4864      	ldr	r0, [pc, #400]	; (800410c <_printf_i+0x220>)
 8003f7a:	e055      	b.n	8004028 <_printf_i+0x13c>
 8003f7c:	6813      	ldr	r3, [r2, #0]
 8003f7e:	1d19      	adds	r1, r3, #4
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	6011      	str	r1, [r2, #0]
 8003f84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e08c      	b.n	80040aa <_printf_i+0x1be>
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	6011      	str	r1, [r2, #0]
 8003f94:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003f98:	bf18      	it	ne
 8003f9a:	b21b      	sxthne	r3, r3
 8003f9c:	e7cf      	b.n	8003f3e <_printf_i+0x52>
 8003f9e:	6813      	ldr	r3, [r2, #0]
 8003fa0:	6825      	ldr	r5, [r4, #0]
 8003fa2:	1d18      	adds	r0, r3, #4
 8003fa4:	6010      	str	r0, [r2, #0]
 8003fa6:	0628      	lsls	r0, r5, #24
 8003fa8:	d501      	bpl.n	8003fae <_printf_i+0xc2>
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	e002      	b.n	8003fb4 <_printf_i+0xc8>
 8003fae:	0668      	lsls	r0, r5, #25
 8003fb0:	d5fb      	bpl.n	8003faa <_printf_i+0xbe>
 8003fb2:	881b      	ldrh	r3, [r3, #0]
 8003fb4:	4854      	ldr	r0, [pc, #336]	; (8004108 <_printf_i+0x21c>)
 8003fb6:	296f      	cmp	r1, #111	; 0x6f
 8003fb8:	bf14      	ite	ne
 8003fba:	220a      	movne	r2, #10
 8003fbc:	2208      	moveq	r2, #8
 8003fbe:	2100      	movs	r1, #0
 8003fc0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003fc4:	6865      	ldr	r5, [r4, #4]
 8003fc6:	60a5      	str	r5, [r4, #8]
 8003fc8:	2d00      	cmp	r5, #0
 8003fca:	f2c0 8095 	blt.w	80040f8 <_printf_i+0x20c>
 8003fce:	6821      	ldr	r1, [r4, #0]
 8003fd0:	f021 0104 	bic.w	r1, r1, #4
 8003fd4:	6021      	str	r1, [r4, #0]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d13d      	bne.n	8004056 <_printf_i+0x16a>
 8003fda:	2d00      	cmp	r5, #0
 8003fdc:	f040 808e 	bne.w	80040fc <_printf_i+0x210>
 8003fe0:	4665      	mov	r5, ip
 8003fe2:	2a08      	cmp	r2, #8
 8003fe4:	d10b      	bne.n	8003ffe <_printf_i+0x112>
 8003fe6:	6823      	ldr	r3, [r4, #0]
 8003fe8:	07db      	lsls	r3, r3, #31
 8003fea:	d508      	bpl.n	8003ffe <_printf_i+0x112>
 8003fec:	6923      	ldr	r3, [r4, #16]
 8003fee:	6862      	ldr	r2, [r4, #4]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	bfde      	ittt	le
 8003ff4:	2330      	movle	r3, #48	; 0x30
 8003ff6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003ffa:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003ffe:	ebac 0305 	sub.w	r3, ip, r5
 8004002:	6123      	str	r3, [r4, #16]
 8004004:	f8cd 8000 	str.w	r8, [sp]
 8004008:	463b      	mov	r3, r7
 800400a:	aa03      	add	r2, sp, #12
 800400c:	4621      	mov	r1, r4
 800400e:	4630      	mov	r0, r6
 8004010:	f7ff fef6 	bl	8003e00 <_printf_common>
 8004014:	3001      	adds	r0, #1
 8004016:	d14d      	bne.n	80040b4 <_printf_i+0x1c8>
 8004018:	f04f 30ff 	mov.w	r0, #4294967295
 800401c:	b005      	add	sp, #20
 800401e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004022:	4839      	ldr	r0, [pc, #228]	; (8004108 <_printf_i+0x21c>)
 8004024:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004028:	6813      	ldr	r3, [r2, #0]
 800402a:	6821      	ldr	r1, [r4, #0]
 800402c:	1d1d      	adds	r5, r3, #4
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	6015      	str	r5, [r2, #0]
 8004032:	060a      	lsls	r2, r1, #24
 8004034:	d50b      	bpl.n	800404e <_printf_i+0x162>
 8004036:	07ca      	lsls	r2, r1, #31
 8004038:	bf44      	itt	mi
 800403a:	f041 0120 	orrmi.w	r1, r1, #32
 800403e:	6021      	strmi	r1, [r4, #0]
 8004040:	b91b      	cbnz	r3, 800404a <_printf_i+0x15e>
 8004042:	6822      	ldr	r2, [r4, #0]
 8004044:	f022 0220 	bic.w	r2, r2, #32
 8004048:	6022      	str	r2, [r4, #0]
 800404a:	2210      	movs	r2, #16
 800404c:	e7b7      	b.n	8003fbe <_printf_i+0xd2>
 800404e:	064d      	lsls	r5, r1, #25
 8004050:	bf48      	it	mi
 8004052:	b29b      	uxthmi	r3, r3
 8004054:	e7ef      	b.n	8004036 <_printf_i+0x14a>
 8004056:	4665      	mov	r5, ip
 8004058:	fbb3 f1f2 	udiv	r1, r3, r2
 800405c:	fb02 3311 	mls	r3, r2, r1, r3
 8004060:	5cc3      	ldrb	r3, [r0, r3]
 8004062:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004066:	460b      	mov	r3, r1
 8004068:	2900      	cmp	r1, #0
 800406a:	d1f5      	bne.n	8004058 <_printf_i+0x16c>
 800406c:	e7b9      	b.n	8003fe2 <_printf_i+0xf6>
 800406e:	6813      	ldr	r3, [r2, #0]
 8004070:	6825      	ldr	r5, [r4, #0]
 8004072:	6961      	ldr	r1, [r4, #20]
 8004074:	1d18      	adds	r0, r3, #4
 8004076:	6010      	str	r0, [r2, #0]
 8004078:	0628      	lsls	r0, r5, #24
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	d501      	bpl.n	8004082 <_printf_i+0x196>
 800407e:	6019      	str	r1, [r3, #0]
 8004080:	e002      	b.n	8004088 <_printf_i+0x19c>
 8004082:	066a      	lsls	r2, r5, #25
 8004084:	d5fb      	bpl.n	800407e <_printf_i+0x192>
 8004086:	8019      	strh	r1, [r3, #0]
 8004088:	2300      	movs	r3, #0
 800408a:	6123      	str	r3, [r4, #16]
 800408c:	4665      	mov	r5, ip
 800408e:	e7b9      	b.n	8004004 <_printf_i+0x118>
 8004090:	6813      	ldr	r3, [r2, #0]
 8004092:	1d19      	adds	r1, r3, #4
 8004094:	6011      	str	r1, [r2, #0]
 8004096:	681d      	ldr	r5, [r3, #0]
 8004098:	6862      	ldr	r2, [r4, #4]
 800409a:	2100      	movs	r1, #0
 800409c:	4628      	mov	r0, r5
 800409e:	f7fc f897 	bl	80001d0 <memchr>
 80040a2:	b108      	cbz	r0, 80040a8 <_printf_i+0x1bc>
 80040a4:	1b40      	subs	r0, r0, r5
 80040a6:	6060      	str	r0, [r4, #4]
 80040a8:	6863      	ldr	r3, [r4, #4]
 80040aa:	6123      	str	r3, [r4, #16]
 80040ac:	2300      	movs	r3, #0
 80040ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040b2:	e7a7      	b.n	8004004 <_printf_i+0x118>
 80040b4:	6923      	ldr	r3, [r4, #16]
 80040b6:	462a      	mov	r2, r5
 80040b8:	4639      	mov	r1, r7
 80040ba:	4630      	mov	r0, r6
 80040bc:	47c0      	blx	r8
 80040be:	3001      	adds	r0, #1
 80040c0:	d0aa      	beq.n	8004018 <_printf_i+0x12c>
 80040c2:	6823      	ldr	r3, [r4, #0]
 80040c4:	079b      	lsls	r3, r3, #30
 80040c6:	d413      	bmi.n	80040f0 <_printf_i+0x204>
 80040c8:	68e0      	ldr	r0, [r4, #12]
 80040ca:	9b03      	ldr	r3, [sp, #12]
 80040cc:	4298      	cmp	r0, r3
 80040ce:	bfb8      	it	lt
 80040d0:	4618      	movlt	r0, r3
 80040d2:	e7a3      	b.n	800401c <_printf_i+0x130>
 80040d4:	2301      	movs	r3, #1
 80040d6:	464a      	mov	r2, r9
 80040d8:	4639      	mov	r1, r7
 80040da:	4630      	mov	r0, r6
 80040dc:	47c0      	blx	r8
 80040de:	3001      	adds	r0, #1
 80040e0:	d09a      	beq.n	8004018 <_printf_i+0x12c>
 80040e2:	3501      	adds	r5, #1
 80040e4:	68e3      	ldr	r3, [r4, #12]
 80040e6:	9a03      	ldr	r2, [sp, #12]
 80040e8:	1a9b      	subs	r3, r3, r2
 80040ea:	42ab      	cmp	r3, r5
 80040ec:	dcf2      	bgt.n	80040d4 <_printf_i+0x1e8>
 80040ee:	e7eb      	b.n	80040c8 <_printf_i+0x1dc>
 80040f0:	2500      	movs	r5, #0
 80040f2:	f104 0919 	add.w	r9, r4, #25
 80040f6:	e7f5      	b.n	80040e4 <_printf_i+0x1f8>
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1ac      	bne.n	8004056 <_printf_i+0x16a>
 80040fc:	7803      	ldrb	r3, [r0, #0]
 80040fe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004102:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004106:	e76c      	b.n	8003fe2 <_printf_i+0xf6>
 8004108:	08004435 	.word	0x08004435
 800410c:	08004446 	.word	0x08004446

08004110 <_putc_r>:
 8004110:	b570      	push	{r4, r5, r6, lr}
 8004112:	460d      	mov	r5, r1
 8004114:	4614      	mov	r4, r2
 8004116:	4606      	mov	r6, r0
 8004118:	b118      	cbz	r0, 8004122 <_putc_r+0x12>
 800411a:	6983      	ldr	r3, [r0, #24]
 800411c:	b90b      	cbnz	r3, 8004122 <_putc_r+0x12>
 800411e:	f7ff fb99 	bl	8003854 <__sinit>
 8004122:	4b13      	ldr	r3, [pc, #76]	; (8004170 <_putc_r+0x60>)
 8004124:	429c      	cmp	r4, r3
 8004126:	d112      	bne.n	800414e <_putc_r+0x3e>
 8004128:	6874      	ldr	r4, [r6, #4]
 800412a:	68a3      	ldr	r3, [r4, #8]
 800412c:	3b01      	subs	r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	60a3      	str	r3, [r4, #8]
 8004132:	da16      	bge.n	8004162 <_putc_r+0x52>
 8004134:	69a2      	ldr	r2, [r4, #24]
 8004136:	4293      	cmp	r3, r2
 8004138:	db02      	blt.n	8004140 <_putc_r+0x30>
 800413a:	b2eb      	uxtb	r3, r5
 800413c:	2b0a      	cmp	r3, #10
 800413e:	d110      	bne.n	8004162 <_putc_r+0x52>
 8004140:	4622      	mov	r2, r4
 8004142:	4629      	mov	r1, r5
 8004144:	4630      	mov	r0, r6
 8004146:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800414a:	f7ff b9d3 	b.w	80034f4 <__swbuf_r>
 800414e:	4b09      	ldr	r3, [pc, #36]	; (8004174 <_putc_r+0x64>)
 8004150:	429c      	cmp	r4, r3
 8004152:	d101      	bne.n	8004158 <_putc_r+0x48>
 8004154:	68b4      	ldr	r4, [r6, #8]
 8004156:	e7e8      	b.n	800412a <_putc_r+0x1a>
 8004158:	4b07      	ldr	r3, [pc, #28]	; (8004178 <_putc_r+0x68>)
 800415a:	429c      	cmp	r4, r3
 800415c:	bf08      	it	eq
 800415e:	68f4      	ldreq	r4, [r6, #12]
 8004160:	e7e3      	b.n	800412a <_putc_r+0x1a>
 8004162:	6823      	ldr	r3, [r4, #0]
 8004164:	1c5a      	adds	r2, r3, #1
 8004166:	6022      	str	r2, [r4, #0]
 8004168:	701d      	strb	r5, [r3, #0]
 800416a:	b2e8      	uxtb	r0, r5
 800416c:	bd70      	pop	{r4, r5, r6, pc}
 800416e:	bf00      	nop
 8004170:	080043e4 	.word	0x080043e4
 8004174:	08004404 	.word	0x08004404
 8004178:	080043c4 	.word	0x080043c4

0800417c <_sbrk_r>:
 800417c:	b538      	push	{r3, r4, r5, lr}
 800417e:	4c06      	ldr	r4, [pc, #24]	; (8004198 <_sbrk_r+0x1c>)
 8004180:	2300      	movs	r3, #0
 8004182:	4605      	mov	r5, r0
 8004184:	4608      	mov	r0, r1
 8004186:	6023      	str	r3, [r4, #0]
 8004188:	f7fc fcc0 	bl	8000b0c <_sbrk>
 800418c:	1c43      	adds	r3, r0, #1
 800418e:	d102      	bne.n	8004196 <_sbrk_r+0x1a>
 8004190:	6823      	ldr	r3, [r4, #0]
 8004192:	b103      	cbz	r3, 8004196 <_sbrk_r+0x1a>
 8004194:	602b      	str	r3, [r5, #0]
 8004196:	bd38      	pop	{r3, r4, r5, pc}
 8004198:	20000138 	.word	0x20000138

0800419c <__sread>:
 800419c:	b510      	push	{r4, lr}
 800419e:	460c      	mov	r4, r1
 80041a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041a4:	f000 f896 	bl	80042d4 <_read_r>
 80041a8:	2800      	cmp	r0, #0
 80041aa:	bfab      	itete	ge
 80041ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80041ae:	89a3      	ldrhlt	r3, [r4, #12]
 80041b0:	181b      	addge	r3, r3, r0
 80041b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80041b6:	bfac      	ite	ge
 80041b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80041ba:	81a3      	strhlt	r3, [r4, #12]
 80041bc:	bd10      	pop	{r4, pc}

080041be <__swrite>:
 80041be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041c2:	461f      	mov	r7, r3
 80041c4:	898b      	ldrh	r3, [r1, #12]
 80041c6:	05db      	lsls	r3, r3, #23
 80041c8:	4605      	mov	r5, r0
 80041ca:	460c      	mov	r4, r1
 80041cc:	4616      	mov	r6, r2
 80041ce:	d505      	bpl.n	80041dc <__swrite+0x1e>
 80041d0:	2302      	movs	r3, #2
 80041d2:	2200      	movs	r2, #0
 80041d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041d8:	f000 f868 	bl	80042ac <_lseek_r>
 80041dc:	89a3      	ldrh	r3, [r4, #12]
 80041de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80041e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80041e6:	81a3      	strh	r3, [r4, #12]
 80041e8:	4632      	mov	r2, r6
 80041ea:	463b      	mov	r3, r7
 80041ec:	4628      	mov	r0, r5
 80041ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80041f2:	f000 b817 	b.w	8004224 <_write_r>

080041f6 <__sseek>:
 80041f6:	b510      	push	{r4, lr}
 80041f8:	460c      	mov	r4, r1
 80041fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041fe:	f000 f855 	bl	80042ac <_lseek_r>
 8004202:	1c43      	adds	r3, r0, #1
 8004204:	89a3      	ldrh	r3, [r4, #12]
 8004206:	bf15      	itete	ne
 8004208:	6560      	strne	r0, [r4, #84]	; 0x54
 800420a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800420e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004212:	81a3      	strheq	r3, [r4, #12]
 8004214:	bf18      	it	ne
 8004216:	81a3      	strhne	r3, [r4, #12]
 8004218:	bd10      	pop	{r4, pc}

0800421a <__sclose>:
 800421a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800421e:	f000 b813 	b.w	8004248 <_close_r>
	...

08004224 <_write_r>:
 8004224:	b538      	push	{r3, r4, r5, lr}
 8004226:	4c07      	ldr	r4, [pc, #28]	; (8004244 <_write_r+0x20>)
 8004228:	4605      	mov	r5, r0
 800422a:	4608      	mov	r0, r1
 800422c:	4611      	mov	r1, r2
 800422e:	2200      	movs	r2, #0
 8004230:	6022      	str	r2, [r4, #0]
 8004232:	461a      	mov	r2, r3
 8004234:	f7fc fc19 	bl	8000a6a <_write>
 8004238:	1c43      	adds	r3, r0, #1
 800423a:	d102      	bne.n	8004242 <_write_r+0x1e>
 800423c:	6823      	ldr	r3, [r4, #0]
 800423e:	b103      	cbz	r3, 8004242 <_write_r+0x1e>
 8004240:	602b      	str	r3, [r5, #0]
 8004242:	bd38      	pop	{r3, r4, r5, pc}
 8004244:	20000138 	.word	0x20000138

08004248 <_close_r>:
 8004248:	b538      	push	{r3, r4, r5, lr}
 800424a:	4c06      	ldr	r4, [pc, #24]	; (8004264 <_close_r+0x1c>)
 800424c:	2300      	movs	r3, #0
 800424e:	4605      	mov	r5, r0
 8004250:	4608      	mov	r0, r1
 8004252:	6023      	str	r3, [r4, #0]
 8004254:	f7fc fc25 	bl	8000aa2 <_close>
 8004258:	1c43      	adds	r3, r0, #1
 800425a:	d102      	bne.n	8004262 <_close_r+0x1a>
 800425c:	6823      	ldr	r3, [r4, #0]
 800425e:	b103      	cbz	r3, 8004262 <_close_r+0x1a>
 8004260:	602b      	str	r3, [r5, #0]
 8004262:	bd38      	pop	{r3, r4, r5, pc}
 8004264:	20000138 	.word	0x20000138

08004268 <_fstat_r>:
 8004268:	b538      	push	{r3, r4, r5, lr}
 800426a:	4c07      	ldr	r4, [pc, #28]	; (8004288 <_fstat_r+0x20>)
 800426c:	2300      	movs	r3, #0
 800426e:	4605      	mov	r5, r0
 8004270:	4608      	mov	r0, r1
 8004272:	4611      	mov	r1, r2
 8004274:	6023      	str	r3, [r4, #0]
 8004276:	f7fc fc20 	bl	8000aba <_fstat>
 800427a:	1c43      	adds	r3, r0, #1
 800427c:	d102      	bne.n	8004284 <_fstat_r+0x1c>
 800427e:	6823      	ldr	r3, [r4, #0]
 8004280:	b103      	cbz	r3, 8004284 <_fstat_r+0x1c>
 8004282:	602b      	str	r3, [r5, #0]
 8004284:	bd38      	pop	{r3, r4, r5, pc}
 8004286:	bf00      	nop
 8004288:	20000138 	.word	0x20000138

0800428c <_isatty_r>:
 800428c:	b538      	push	{r3, r4, r5, lr}
 800428e:	4c06      	ldr	r4, [pc, #24]	; (80042a8 <_isatty_r+0x1c>)
 8004290:	2300      	movs	r3, #0
 8004292:	4605      	mov	r5, r0
 8004294:	4608      	mov	r0, r1
 8004296:	6023      	str	r3, [r4, #0]
 8004298:	f7fc fc1f 	bl	8000ada <_isatty>
 800429c:	1c43      	adds	r3, r0, #1
 800429e:	d102      	bne.n	80042a6 <_isatty_r+0x1a>
 80042a0:	6823      	ldr	r3, [r4, #0]
 80042a2:	b103      	cbz	r3, 80042a6 <_isatty_r+0x1a>
 80042a4:	602b      	str	r3, [r5, #0]
 80042a6:	bd38      	pop	{r3, r4, r5, pc}
 80042a8:	20000138 	.word	0x20000138

080042ac <_lseek_r>:
 80042ac:	b538      	push	{r3, r4, r5, lr}
 80042ae:	4c07      	ldr	r4, [pc, #28]	; (80042cc <_lseek_r+0x20>)
 80042b0:	4605      	mov	r5, r0
 80042b2:	4608      	mov	r0, r1
 80042b4:	4611      	mov	r1, r2
 80042b6:	2200      	movs	r2, #0
 80042b8:	6022      	str	r2, [r4, #0]
 80042ba:	461a      	mov	r2, r3
 80042bc:	f7fc fc18 	bl	8000af0 <_lseek>
 80042c0:	1c43      	adds	r3, r0, #1
 80042c2:	d102      	bne.n	80042ca <_lseek_r+0x1e>
 80042c4:	6823      	ldr	r3, [r4, #0]
 80042c6:	b103      	cbz	r3, 80042ca <_lseek_r+0x1e>
 80042c8:	602b      	str	r3, [r5, #0]
 80042ca:	bd38      	pop	{r3, r4, r5, pc}
 80042cc:	20000138 	.word	0x20000138

080042d0 <__malloc_lock>:
 80042d0:	4770      	bx	lr

080042d2 <__malloc_unlock>:
 80042d2:	4770      	bx	lr

080042d4 <_read_r>:
 80042d4:	b538      	push	{r3, r4, r5, lr}
 80042d6:	4c07      	ldr	r4, [pc, #28]	; (80042f4 <_read_r+0x20>)
 80042d8:	4605      	mov	r5, r0
 80042da:	4608      	mov	r0, r1
 80042dc:	4611      	mov	r1, r2
 80042de:	2200      	movs	r2, #0
 80042e0:	6022      	str	r2, [r4, #0]
 80042e2:	461a      	mov	r2, r3
 80042e4:	f7fc fba4 	bl	8000a30 <_read>
 80042e8:	1c43      	adds	r3, r0, #1
 80042ea:	d102      	bne.n	80042f2 <_read_r+0x1e>
 80042ec:	6823      	ldr	r3, [r4, #0]
 80042ee:	b103      	cbz	r3, 80042f2 <_read_r+0x1e>
 80042f0:	602b      	str	r3, [r5, #0]
 80042f2:	bd38      	pop	{r3, r4, r5, pc}
 80042f4:	20000138 	.word	0x20000138

080042f8 <_init>:
 80042f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042fa:	bf00      	nop
 80042fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042fe:	bc08      	pop	{r3}
 8004300:	469e      	mov	lr, r3
 8004302:	4770      	bx	lr

08004304 <_fini>:
 8004304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004306:	bf00      	nop
 8004308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800430a:	bc08      	pop	{r3}
 800430c:	469e      	mov	lr, r3
 800430e:	4770      	bx	lr
