	component STSource is
		port (
			clk       : in  std_logic                     := 'X'; -- clk
			reset     : in  std_logic                     := 'X'; -- reset
			src_data  : out std_logic_vector(31 downto 0);        -- data
			src_valid : out std_logic_vector(0 downto 0);         -- valid
			src_ready : in  std_logic                     := 'X'  -- ready
		);
	end component STSource;

