INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_blk_mem_gen_0_0/sim/DUT_IV_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUT_IV_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ipshared/pavel-demin/axis_measure_pulse_v1_0/src/axis_measure_pulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_measure_pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_axis_measure_pulse_0_1/sim/DUT_IV_axis_measure_pulse_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUT_IV_axis_measure_pulse_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ipshared/pavel-demin/axis_variable_v1_0/src/axis_variable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_variable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_axis_variable_0_0/sim/DUT_IV_axis_variable_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUT_IV_axis_variable_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/hdl/DUT_IV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUT_IV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.srcs/sources_1/bd/DUT_IV/hdl/DUT_IV_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUT_IV_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_iv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_2
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/cic_compiler_v4_0/hdl/cic_compiler_v4_0_vh_rfs.vhd" into library cic_compiler_v4_0_10
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-307] analyzing entity compare_dualval
INFO: [VRFC 10-307] analyzing entity dpr_ram
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity twopage_address
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity chan_cnt
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity scaler
INFO: [VRFC 10-307] analyzing entity dec_shifter
INFO: [VRFC 10-307] analyzing entity dec_scaler
INFO: [VRFC 10-307] analyzing entity delay_bit
INFO: [VRFC 10-307] analyzing entity add_sub
INFO: [VRFC 10-307] analyzing entity emb_calc
INFO: [VRFC 10-307] analyzing entity int_comb_stage_unfolded
INFO: [VRFC 10-307] analyzing entity int_comb_stage_folded
INFO: [VRFC 10-307] analyzing entity int_comb_section
INFO: [VRFC 10-307] analyzing entity decimate
INFO: [VRFC 10-307] analyzing entity interpolate
INFO: [VRFC 10-307] analyzing entity cic_compiler_v4_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/cic_compiler_v4_0/hdl/cic_compiler_v4_0.vhd" into library cic_compiler_v4_0_10
INFO: [VRFC 10-307] analyzing entity cic_compiler_v4_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_cic_compiler_0_0/sim/DUT_IV_cic_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DUT_IV_cic_compiler_0_0
