Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
        -sort_by group
Design : light_controller
Version: O-2018.06-SP1
Date   : Thu Oct 24 09:54:57 2024
****************************************

Operating Conditions: slow   Library: IBM_CMOS8HP_SS125
Wire Load Model Mode: enclosed

  Startpoint: brake (input port clocked by v_clk)
  Endpoint: state_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  light_controller   500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock v_clk (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    2.000      2.000 r
  brake (in)                              0.000      2.000 r
  U101/Z (INVERT_H)                       0.091      2.091 f
  U102/Z (INVERT_L)                       0.077      2.169 r
  U256/Z (INVERT_K)                       0.053      2.222 f
  U154/Z (XNOR2_C)                        0.134      2.356 f
  U153/Z (AND3_I)                         0.121      2.477 f
  U89/Z (INVERT_H)                        0.044      2.521 r
  U82/Z (INVERT_I)                        0.048      2.568 f
  U203/Z (INVERT_D)                       0.059      2.627 r
  U205/Z (NOR2_C)                         0.085      2.713 f
  U206/Z (INVERT_E)                       0.066      2.778 r
  U93/Z (NOR2_D)                          0.061      2.839 f
  U201/Z (INVERT_F)                       0.063      2.902 r
  U138/Z (AO21_E)                         0.126      3.028 r
  U139/Z (INVERT_D)                       0.055      3.083 f
  U179/Z (AOI22_B)                        0.112      3.194 r
  U123/Z (BUFFER_F)                       0.082      3.277 r
  U178/Z (NAND2_D)                        0.048      3.324 f
  state_reg[2]/D (DFFR_E)                 0.000      3.324 f
  data arrival time                                  3.324

  clock clk (rise edge)                  12.500     12.500
  clock network delay (ideal)             1.500     14.000
  clock uncertainty                      -1.200     12.800
  state_reg[2]/CLK (DFFR_E)               0.000     12.800 r
  library setup time                     -0.310     12.490
  data required time                                12.490
  -----------------------------------------------------------
  data required time                                12.490
  data arrival time                                 -3.324
  -----------------------------------------------------------
  slack (MET)                                        9.165


  Startpoint: brake (input port clocked by v_clk)
  Endpoint: state_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  light_controller   500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock v_clk (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    2.000      2.000 f
  brake (in)                              0.000      2.000 f
  U101/Z (INVERT_H)                       0.137      2.137 r
  U102/Z (INVERT_L)                       0.064      2.201 f
  U256/Z (INVERT_K)                       0.061      2.262 r
  U154/Z (XNOR2_C)                        0.087      2.349 f
  U153/Z (AND3_I)                         0.121      2.470 f
  U89/Z (INVERT_H)                        0.044      2.514 r
  U82/Z (INVERT_I)                        0.048      2.561 f
  U203/Z (INVERT_D)                       0.059      2.620 r
  U205/Z (NOR2_C)                         0.085      2.706 f
  U206/Z (INVERT_E)                       0.066      2.771 r
  U93/Z (NOR2_D)                          0.061      2.832 f
  U201/Z (INVERT_F)                       0.063      2.895 r
  U138/Z (AO21_E)                         0.126      3.021 r
  U139/Z (INVERT_D)                       0.055      3.076 f
  U179/Z (AOI22_B)                        0.112      3.188 r
  U123/Z (BUFFER_F)                       0.082      3.270 r
  U178/Z (NAND2_D)                        0.048      3.317 f
  state_reg[2]/D (DFFR_E)                 0.000      3.318 f
  data arrival time                                  3.318

  clock clk (rise edge)                  12.500     12.500
  clock network delay (ideal)             1.500     14.000
  clock uncertainty                      -1.200     12.800
  state_reg[2]/CLK (DFFR_E)               0.000     12.800 r
  library setup time                     -0.310     12.490
  data required time                                12.490
  -----------------------------------------------------------
  data required time                                12.490
  data arrival time                                 -3.318
  -----------------------------------------------------------
  slack (MET)                                        9.172


  Startpoint: turn_right (input port clocked by v_clk)
  Endpoint: state_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  light_controller   500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock v_clk (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    2.000      2.000 r
  turn_right (in)                         0.000      2.000 r
  U99/Z (INVERT_H)                        0.071      2.071 f
  U100/Z (INVERT_I)                       0.076      2.147 r
  U183/Z (INVERT_J)                       0.051      2.198 f
  U182/Z (XNOR2_C)                        0.130      2.328 f
  U153/Z (AND3_I)                         0.126      2.454 f
  U89/Z (INVERT_H)                        0.044      2.498 r
  U82/Z (INVERT_I)                        0.048      2.546 f
  U203/Z (INVERT_D)                       0.059      2.605 r
  U205/Z (NOR2_C)                         0.085      2.690 f
  U206/Z (INVERT_E)                       0.066      2.756 r
  U93/Z (NOR2_D)                          0.061      2.816 f
  U201/Z (INVERT_F)                       0.063      2.879 r
  U138/Z (AO21_E)                         0.126      3.005 r
  U139/Z (INVERT_D)                       0.055      3.060 f
  U179/Z (AOI22_B)                        0.112      3.172 r
  U123/Z (BUFFER_F)                       0.082      3.254 r
  U178/Z (NAND2_D)                        0.048      3.302 f
  state_reg[2]/D (DFFR_E)                 0.000      3.302 f
  data arrival time                                  3.302

  clock clk (rise edge)                  12.500     12.500
  clock network delay (ideal)             1.500     14.000
  clock uncertainty                      -1.200     12.800
  state_reg[2]/CLK (DFFR_E)               0.000     12.800 r
  library setup time                     -0.310     12.490
  data required time                                12.490
  -----------------------------------------------------------
  data required time                                12.490
  data arrival time                                 -3.302
  -----------------------------------------------------------
  slack (MET)                                        9.188


  Startpoint: turn_right (input port clocked by v_clk)
  Endpoint: state_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  light_controller   500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock v_clk (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    2.000      2.000 f
  turn_right (in)                         0.000      2.000 f
  U99/Z (INVERT_H)                        0.115      2.115 r
  U100/Z (INVERT_I)                       0.064      2.180 f
  U183/Z (INVERT_J)                       0.057      2.237 r
  U182/Z (XNOR2_C)                        0.083      2.320 f
  U153/Z (AND3_I)                         0.126      2.446 f
  U89/Z (INVERT_H)                        0.044      2.490 r
  U82/Z (INVERT_I)                        0.048      2.537 f
  U203/Z (INVERT_D)                       0.059      2.596 r
  U205/Z (NOR2_C)                         0.085      2.682 f
  U206/Z (INVERT_E)                       0.066      2.747 r
  U93/Z (NOR2_D)                          0.061      2.808 f
  U201/Z (INVERT_F)                       0.063      2.871 r
  U138/Z (AO21_E)                         0.126      2.997 r
  U139/Z (INVERT_D)                       0.055      3.052 f
  U179/Z (AOI22_B)                        0.112      3.164 r
  U123/Z (BUFFER_F)                       0.082      3.246 r
  U178/Z (NAND2_D)                        0.048      3.293 f
  state_reg[2]/D (DFFR_E)                 0.000      3.294 f
  data arrival time                                  3.294

  clock clk (rise edge)                  12.500     12.500
  clock network delay (ideal)             1.500     14.000
  clock uncertainty                      -1.200     12.800
  state_reg[2]/CLK (DFFR_E)               0.000     12.800 r
  library setup time                     -0.310     12.490
  data required time                                12.490
  -----------------------------------------------------------
  data required time                                12.490
  data arrival time                                 -3.294
  -----------------------------------------------------------
  slack (MET)                                        9.196


  Startpoint: turn_left (input port clocked by v_clk)
  Endpoint: state_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  light_controller   500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock v_clk (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    2.000      2.000 r
  turn_left (in)                          0.000      2.000 r
  U97/Z (INVERT_H)                        0.087      2.087 f
  U98/Z (INVERT_K)                        0.068      2.155 r
  U227/Z (INVERT_I)                       0.048      2.203 f
  U155/Z (XNOR2_C)                        0.131      2.334 f
  U153/Z (AND3_I)                         0.111      2.445 f
  U89/Z (INVERT_H)                        0.044      2.489 r
  U82/Z (INVERT_I)                        0.048      2.537 f
  U203/Z (INVERT_D)                       0.059      2.596 r
  U205/Z (NOR2_C)                         0.085      2.681 f
  U206/Z (INVERT_E)                       0.066      2.747 r
  U93/Z (NOR2_D)                          0.061      2.808 f
  U201/Z (INVERT_F)                       0.063      2.870 r
  U138/Z (AO21_E)                         0.126      2.996 r
  U139/Z (INVERT_D)                       0.055      3.052 f
  U179/Z (AOI22_B)                        0.112      3.163 r
  U123/Z (BUFFER_F)                       0.082      3.245 r
  U178/Z (NAND2_D)                        0.048      3.293 f
  state_reg[2]/D (DFFR_E)                 0.000      3.293 f
  data arrival time                                  3.293

  clock clk (rise edge)                  12.500     12.500
  clock network delay (ideal)             1.500     14.000
  clock uncertainty                      -1.200     12.800
  state_reg[2]/CLK (DFFR_E)               0.000     12.800 r
  library setup time                     -0.310     12.490
  data required time                                12.490
  -----------------------------------------------------------
  data required time                                12.490
  data arrival time                                 -3.293
  -----------------------------------------------------------
  slack (MET)                                        9.197


  Startpoint: turn_left (input port clocked by v_clk)
  Endpoint: left_taillight_control[2]
            (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  light_controller   500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock v_clk (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    2.000      2.000 f
  turn_left (in)                          0.000      2.000 f
  U97/Z (INVERT_H)                        0.132      2.132 r
  U98/Z (INVERT_K)                        0.056      2.188 f
  U227/Z (INVERT_I)                       0.055      2.243 r
  U200/Z (NAND2BAL_E)                     0.062      2.305 f
  U198/Z (INVERT_H)                       0.058      2.363 r
  U199/Z (INVERT_K)                       0.046      2.409 f
  U195/Z (NOR2_D)                         0.066      2.475 r
  U194/Z (INVERT_H)                       0.054      2.529 f
  U147/Z (INVERT_K)                       0.048      2.578 r
  U146/Z (NOR2_D)                         0.064      2.641 f
  U159/Z (OAI21_C)                        0.134      2.776 r
  U219/Z (CLKI_O)                         0.131      2.907 f
  U187/Z (NAND2_D)                        0.067      2.974 r
  U186/Z (BUFFER_F)                       0.072      3.046 r
  U79/Z (INVERT_D)                        0.048      3.094 f
  U143/Z (INVERT_D)                       0.061      3.154 r
  U142/Z (INVERT_E)                       0.056      3.210 f
  U236/Z (INVERT_F)                       0.056      3.265 r
  U234/Z (INVERT_J)                       0.047      3.312 f
  U235/Z (INVERT_O)                       0.095      3.407 r
  left_taillight_control[2] (out)         0.005      3.412 r
  data arrival time                                  3.412

  clock v_clk (rise edge)                12.500     12.500
  clock network delay (ideal)             0.000     12.500
  output external delay                  -3.000      9.500
  data required time                                 9.500
  -----------------------------------------------------------
  data required time                                 9.500
  data arrival time                                 -3.412
  -----------------------------------------------------------
  slack (MET)                                        6.088


  Startpoint: turn_left (input port clocked by v_clk)
  Endpoint: left_taillight_control[1]
            (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  light_controller   500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock v_clk (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    2.000      2.000 f
  turn_left (in)                          0.000      2.000 f
  U97/Z (INVERT_H)                        0.132      2.132 r
  U98/Z (INVERT_K)                        0.056      2.188 f
  U227/Z (INVERT_I)                       0.055      2.243 r
  U200/Z (NAND2BAL_E)                     0.062      2.305 f
  U198/Z (INVERT_H)                       0.058      2.363 r
  U199/Z (INVERT_K)                       0.046      2.409 f
  U195/Z (NOR2_D)                         0.066      2.475 r
  U194/Z (INVERT_H)                       0.054      2.529 f
  U147/Z (INVERT_K)                       0.048      2.578 r
  U146/Z (NOR2_D)                         0.064      2.641 f
  U159/Z (OAI21_C)                        0.134      2.776 r
  U219/Z (CLKI_O)                         0.131      2.907 f
  U185/Z (NAND2_D)                        0.067      2.974 r
  U184/Z (BUFFER_F)                       0.072      3.046 r
  U78/Z (INVERT_D)                        0.048      3.094 f
  U145/Z (INVERT_D)                       0.061      3.154 r
  U144/Z (INVERT_E)                       0.056      3.210 f
  U239/Z (INVERT_F)                       0.056      3.265 r
  U237/Z (INVERT_J)                       0.047      3.312 f
  U238/Z (INVERT_O)                       0.095      3.407 r
  left_taillight_control[1] (out)         0.005      3.412 r
  data arrival time                                  3.412

  clock v_clk (rise edge)                12.500     12.500
  clock network delay (ideal)             0.000     12.500
  output external delay                  -3.000      9.500
  data required time                                 9.500
  -----------------------------------------------------------
  data required time                                 9.500
  data arrival time                                 -3.412
  -----------------------------------------------------------
  slack (MET)                                        6.088


  Startpoint: turn_right (input port clocked by v_clk)
  Endpoint: left_taillight_control[2]
            (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  light_controller   500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock v_clk (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    2.000      2.000 f
  turn_right (in)                         0.000      2.000 f
  U99/Z (INVERT_H)                        0.115      2.115 r
  U100/Z (INVERT_I)                       0.064      2.180 f
  U183/Z (INVERT_J)                       0.057      2.237 r
  U214/Z (NAND3_C)                        0.075      2.311 f
  U213/Z (INVERT_E)                       0.067      2.378 r
  U129/Z (INVERT_H)                       0.053      2.431 f
  U152/Z (INVERT_F)                       0.051      2.482 r
  U151/Z (BUFFER_L)                       0.059      2.541 r
  U146/Z (NOR2_D)                         0.052      2.593 f
  U159/Z (OAI21_C)                        0.134      2.727 r
  U219/Z (CLKI_O)                         0.131      2.859 f
  U187/Z (NAND2_D)                        0.067      2.925 r
  U186/Z (BUFFER_F)                       0.072      2.998 r
  U79/Z (INVERT_D)                        0.048      3.045 f
  U143/Z (INVERT_D)                       0.061      3.106 r
  U142/Z (INVERT_E)                       0.056      3.162 f
  U236/Z (INVERT_F)                       0.056      3.217 r
  U234/Z (INVERT_J)                       0.047      3.264 f
  U235/Z (INVERT_O)                       0.095      3.359 r
  left_taillight_control[2] (out)         0.005      3.364 r
  data arrival time                                  3.364

  clock v_clk (rise edge)                12.500     12.500
  clock network delay (ideal)             0.000     12.500
  output external delay                  -3.000      9.500
  data required time                                 9.500
  -----------------------------------------------------------
  data required time                                 9.500
  data arrival time                                 -3.364
  -----------------------------------------------------------
  slack (MET)                                        6.136


  Startpoint: turn_right (input port clocked by v_clk)
  Endpoint: left_taillight_control[1]
            (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  light_controller   500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock v_clk (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    2.000      2.000 f
  turn_right (in)                         0.000      2.000 f
  U99/Z (INVERT_H)                        0.115      2.115 r
  U100/Z (INVERT_I)                       0.064      2.180 f
  U183/Z (INVERT_J)                       0.057      2.237 r
  U214/Z (NAND3_C)                        0.075      2.311 f
  U213/Z (INVERT_E)                       0.067      2.378 r
  U129/Z (INVERT_H)                       0.053      2.431 f
  U152/Z (INVERT_F)                       0.051      2.482 r
  U151/Z (BUFFER_L)                       0.059      2.541 r
  U146/Z (NOR2_D)                         0.052      2.593 f
  U159/Z (OAI21_C)                        0.134      2.727 r
  U219/Z (CLKI_O)                         0.131      2.859 f
  U185/Z (NAND2_D)                        0.067      2.925 r
  U184/Z (BUFFER_F)                       0.072      2.998 r
  U78/Z (INVERT_D)                        0.048      3.045 f
  U145/Z (INVERT_D)                       0.061      3.106 r
  U144/Z (INVERT_E)                       0.056      3.162 f
  U239/Z (INVERT_F)                       0.056      3.217 r
  U237/Z (INVERT_J)                       0.047      3.264 f
  U238/Z (INVERT_O)                       0.095      3.359 r
  left_taillight_control[1] (out)         0.005      3.364 r
  data arrival time                                  3.364

  clock v_clk (rise edge)                12.500     12.500
  clock network delay (ideal)             0.000     12.500
  output external delay                  -3.000      9.500
  data required time                                 9.500
  -----------------------------------------------------------
  data required time                                 9.500
  data arrival time                                 -3.364
  -----------------------------------------------------------
  slack (MET)                                        6.136


  Startpoint: turn_left (input port clocked by v_clk)
  Endpoint: left_taillight_control[1]
            (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  light_controller   500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock v_clk (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    2.000      2.000 f
  turn_left (in)                          0.000      2.000 f
  U97/Z (INVERT_H)                        0.132      2.132 r
  U98/Z (INVERT_K)                        0.056      2.188 f
  U227/Z (INVERT_I)                       0.055      2.243 r
  U214/Z (NAND3_C)                        0.067      2.310 f
  U213/Z (INVERT_E)                       0.067      2.377 r
  U129/Z (INVERT_H)                       0.053      2.429 f
  U152/Z (INVERT_F)                       0.051      2.480 r
  U151/Z (BUFFER_L)                       0.059      2.540 r
  U146/Z (NOR2_D)                         0.052      2.592 f
  U159/Z (OAI21_C)                        0.134      2.726 r
  U219/Z (CLKI_O)                         0.131      2.857 f
  U185/Z (NAND2_D)                        0.067      2.924 r
  U184/Z (BUFFER_F)                       0.072      2.996 r
  U78/Z (INVERT_D)                        0.048      3.044 f
  U145/Z (INVERT_D)                       0.061      3.105 r
  U144/Z (INVERT_E)                       0.056      3.160 f
  U239/Z (INVERT_F)                       0.056      3.216 r
  U237/Z (INVERT_J)                       0.047      3.263 f
  U238/Z (INVERT_O)                       0.095      3.357 r
  left_taillight_control[1] (out)         0.005      3.363 r
  data arrival time                                  3.363

  clock v_clk (rise edge)                12.500     12.500
  clock network delay (ideal)             0.000     12.500
  output external delay                  -3.000      9.500
  data required time                                 9.500
  -----------------------------------------------------------
  data required time                                 9.500
  data arrival time                                 -3.363
  -----------------------------------------------------------
  slack (MET)                                        6.137


1
