----------------------------------------------------------------------------- 
-- Altera DSP Builder Advanced Flow Tools Debug Version 12.0
-- Quartus II development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2012 Altera Corporation.  All rights reserved.    
-- Your use of  Altera  Corporation's design tools,  logic functions and other 
-- software and tools,  and its AMPP  partner logic functions, and  any output 
-- files  any of the  foregoing  device programming or simulation files),  and 
-- any associated  documentation or information are expressly subject  to  the 
-- terms and conditions  of the Altera Program License Subscription Agreement, 
-- Altera  MegaCore  Function  License  Agreement, or other applicable license 
-- agreement,  including,  without limitation,  that your use  is for the sole 
-- purpose of  programming  logic  devices  manufactured by Altera and sold by 
-- Altera or its authorized  distributors.  Please  refer  to  the  applicable 
-- agreement for further details.
----------------------------------------------------------------------------- 

-- VHDL created from FPSinCosXDPS5f375
-- VHDL created on Mon Nov 19 14:38:10 2012


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;
--altsyncram ADDRESS_ACLR_A="NONE" ADDRESS_ACLR_B="NONE" ADDRESS_REG_B="CLOCK1" BYTE_SIZE=8 BYTEENA_ACLR_A="NONE" BYTEENA_ACLR_B="NONE" BYTEENA_REG_B="CLOCK1" CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" CLOCK_ENABLE_CORE_A="USE_INPUT_CLKEN" CLOCK_ENABLE_CORE_B="USE_INPUT_CLKEN" CLOCK_ENABLE_INPUT_A="NORMAL" CLOCK_ENABLE_INPUT_B="NORMAL" CLOCK_ENABLE_OUTPUT_A="NORMAL" CLOCK_ENABLE_OUTPUT_B="NORMAL" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="Cyclone II" ENABLE_ECC="FALSE" IMPLEMENT_IN_LES="OFF" INDATA_ACLR_A="NONE" INDATA_ACLR_B="NONE" INDATA_REG_B="CLOCK1" INIT_FILE_LAYOUT="PORT_A" LOW_POWER_MODE="AUTO" MAXIMUM_DEPTH=0 NUMWORDS_A=0 NUMWORDS_B=0 OPERATION_MODE="DUAL_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_ACLR_B="NONE" OUTDATA_REG_A="UNREGISTERED" OUTDATA_REG_B="UNREGISTERED" POWER_UP_UNINITIALIZED="FALSE" RAM_BLOCK_TYPE="AUTO" RDCONTROL_ACLR_B="NONE" RDCONTROL_REG_B="CLOCK1" READ_DURING_WRITE_MODE_MIXED_PORTS="DONT_CARE" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" read_during_write_mode_port_b="NEW_DATA_NO_NBE_READ" stratixiv_m144k_allow_dual_clocks="ON" WIDTH_A=14 WIDTH_B=14 WIDTH_BYTEENA_A=1 WIDTH_BYTEENA_B=1 WIDTHAD_A=7 WIDTHAD_B=7 WRCONTROL_ACLR_A="NONE" WRCONTROL_ACLR_B="NONE" WRCONTROL_WRADDRESS_REG_B="CLOCK1" address_a address_b clock0 clock1 clocken1 data_a q_b wren_a CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
use work.dspba_library_package.all;
USE work.FPSinCosXDPS5f375_safe_path.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
LIBRARY lpm;
USE lpm.lpm_components.all;

-- Text written from d:/qshell64/p4/ip/aion/src/mip_common/hw_model.cpp:1243
entity FPSinCosXDPS5f375 is
    port (
        xIn_v : in std_logic_vector(0 downto 0);
        xIn_c : in std_logic_vector(7 downto 0);
        xIn_0 : in std_logic_vector(63 downto 0);
        en : in std_logic_vector(0 downto 0);
        xOut_v : out std_logic_vector(0 downto 0);
        xOut_c : out std_logic_vector(7 downto 0);
        xOut_0 : out std_logic_vector(63 downto 0);
        xOut_1 : out std_logic_vector(63 downto 0);
        clk : in std_logic;
        areset : in std_logic
        );
end;

architecture normal of FPSinCosXDPS5f375 is

    attribute altera_attribute : string;
    attribute altera_attribute of normal : architecture is "-name NOT_GATE_PUSH_BACK OFF; -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON; -name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410";

    signal GND_q : std_logic_vector (0 downto 0);
    signal VCC_q : std_logic_vector (0 downto 0);
    signal cstAllOWE_uid6_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal cstAllZWF_uid7_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal cstAllZWE_uid8_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal cstBias_uid22_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal cstBiasM1_uid23_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal cstBiasMwShift_uid24_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal cstBiasMwShiftM2_uid25_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal cstBiasMwShiftM2_uid26_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal cstZwShiftP1_uid27_fpSinCosXTest_q : std_logic_vector (28 downto 0);
    signal cstNaNwF_uid32_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal cPi_uid71_fpSinCosXTest_q : std_logic_vector (54 downto 0);
    signal InvSinXIsXRR_uid128_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvSinXIsXRR_uid128_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal signRCond2_uid149_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal signRCond2_uid149_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal signRCond2_uid149_fpSinCosXTest_c : std_logic_vector(0 downto 0);
    signal signRCond2_uid149_fpSinCosXTest_d : std_logic_vector(0 downto 0);
    signal signRCond2_uid149_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal signRCond1_uid154_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal signRCond1_uid154_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal signRCond1_uid154_fpSinCosXTest_c : std_logic_vector(0 downto 0);
    signal signRCond1_uid154_fpSinCosXTest_d : std_logic_vector(0 downto 0);
    signal signRCond1_uid154_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal biasP1_uid184_rrx_uid34_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal constWF_uid204_rrx_uid34_fpSinCosXTest_q : std_logic_vector (5 downto 0);
    signal mExp1O2Pi_uid206_rrx_uid34_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal expPhase2_uid209_rrx_uid34_fpSinCosXTest_a : std_logic_vector(11 downto 0);
    signal expPhase2_uid209_rrx_uid34_fpSinCosXTest_b : std_logic_vector(11 downto 0);
    signal expPhase2_uid209_rrx_uid34_fpSinCosXTest_o : std_logic_vector (11 downto 0);
    signal expPhase2_uid209_rrx_uid34_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal oOver2pi_uid210_rrx_uid34_fpSinCosXTest_q : std_logic_vector (113 downto 0);
    signal zz_uid218_rrx_uid34_fpSinCosXTest_q : std_logic_vector (52 downto 0);
    signal two_uid220_rrx_uid34_fpSinCosXTest_q : std_logic_vector (5 downto 0);
    signal ZerosGB_uid237_rrx_uid34_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (7 downto 0);
    signal leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (15 downto 0);
    signal leftShiftStage0Idx3Pad24_uid257_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (23 downto 0);
    signal leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (1 downto 0);
    signal leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (3 downto 0);
    signal leftShiftStage1Idx3Pad6_uid268_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (5 downto 0);
    signal zs_uid279_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal mO_uid282_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (36 downto 0);
    signal zs_uid287_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (31 downto 0);
    signal leftShiftStage0Idx3_uid329_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal memoryC5_uid446_tableGensinPiZ_q : std_logic_vector(17 downto 0);
    signal memoryC5_uid452_tableGencosPiZ_q : std_logic_vector(17 downto 0);
    signal rndBit_uid461_polyEvalsinPiZ_q : std_logic_vector (1 downto 0);
    signal rndBit_uid479_polyEvalsinPiZ_q : std_logic_vector (2 downto 0);
    signal mO_uid518_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal leftShiftStage0Idx3Pad48_uid559_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (47 downto 0);
    signal leftShiftStage2Idx3Pad3_uid581_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (2 downto 0);
    signal leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (127 downto 0);
    signal leftShiftStage0Idx3Pad192_uid594_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (191 downto 0);
    signal mO_uid636_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (54 downto 0);
    signal leftShiftStage0Idx3_uid683_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal prodXY_uid714_pT1_uid454_polyEvalsinPiZ_a : std_logic_vector (17 downto 0);
    signal prodXY_uid714_pT1_uid454_polyEvalsinPiZ_b : std_logic_vector (17 downto 0);
    signal prodXY_uid714_pT1_uid454_polyEvalsinPiZ_s1 : std_logic_vector (35 downto 0);
    signal prodXY_uid714_pT1_uid454_polyEvalsinPiZ_pr : SIGNED (36 downto 0);
    signal prodXY_uid714_pT1_uid454_polyEvalsinPiZ_q : std_logic_vector (35 downto 0);
    signal topProd_uid719_pT2_uid460_polyEvalsinPiZ_a : std_logic_vector (26 downto 0);
    signal topProd_uid719_pT2_uid460_polyEvalsinPiZ_b : std_logic_vector (26 downto 0);
    signal topProd_uid719_pT2_uid460_polyEvalsinPiZ_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid719_pT2_uid460_polyEvalsinPiZ_pr : SIGNED (54 downto 0);
    signal topProd_uid719_pT2_uid460_polyEvalsinPiZ_q : std_logic_vector (53 downto 0);
    signal sm0_uid722_pT2_uid460_polyEvalsinPiZ_a : std_logic_vector (1 downto 0);
    signal sm0_uid722_pT2_uid460_polyEvalsinPiZ_b : std_logic_vector (4 downto 0);
    signal sm0_uid722_pT2_uid460_polyEvalsinPiZ_s1 : std_logic_vector (6 downto 0);
    signal sm0_uid722_pT2_uid460_polyEvalsinPiZ_pr : UNSIGNED (6 downto 0);
    attribute multstyle : string;
    attribute multstyle of sm0_uid722_pT2_uid460_polyEvalsinPiZ_pr: signal is "logic";
    signal sm0_uid722_pT2_uid460_polyEvalsinPiZ_q : std_logic_vector (6 downto 0);
    signal topProd_uid730_pT3_uid466_polyEvalsinPiZ_a : std_logic_vector (26 downto 0);
    signal topProd_uid730_pT3_uid466_polyEvalsinPiZ_b : std_logic_vector (26 downto 0);
    signal topProd_uid730_pT3_uid466_polyEvalsinPiZ_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid730_pT3_uid466_polyEvalsinPiZ_pr : SIGNED (54 downto 0);
    signal topProd_uid730_pT3_uid466_polyEvalsinPiZ_q : std_logic_vector (53 downto 0);
    signal topProd_uid747_pT4_uid472_polyEvalsinPiZ_a : std_logic_vector (26 downto 0);
    signal topProd_uid747_pT4_uid472_polyEvalsinPiZ_b : std_logic_vector (26 downto 0);
    signal topProd_uid747_pT4_uid472_polyEvalsinPiZ_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid747_pT4_uid472_polyEvalsinPiZ_pr : SIGNED (54 downto 0);
    signal topProd_uid747_pT4_uid472_polyEvalsinPiZ_q : std_logic_vector (53 downto 0);
    signal topProd_uid762_pT5_uid478_polyEvalsinPiZ_a : std_logic_vector (26 downto 0);
    signal topProd_uid762_pT5_uid478_polyEvalsinPiZ_b : std_logic_vector (26 downto 0);
    signal topProd_uid762_pT5_uid478_polyEvalsinPiZ_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid762_pT5_uid478_polyEvalsinPiZ_pr : SIGNED (54 downto 0);
    signal topProd_uid762_pT5_uid478_polyEvalsinPiZ_q : std_logic_vector (53 downto 0);
    signal sm0_uid774_pT5_uid478_polyEvalsinPiZ_a : std_logic_vector (2 downto 0);
    signal sm0_uid774_pT5_uid478_polyEvalsinPiZ_b : std_logic_vector (2 downto 0);
    signal sm0_uid774_pT5_uid478_polyEvalsinPiZ_s1 : std_logic_vector (5 downto 0);
    signal sm0_uid774_pT5_uid478_polyEvalsinPiZ_pr : UNSIGNED (5 downto 0);
    attribute multstyle of sm0_uid774_pT5_uid478_polyEvalsinPiZ_pr: signal is "logic";
    signal sm0_uid774_pT5_uid478_polyEvalsinPiZ_q : std_logic_vector (5 downto 0);
    signal prodXY_uid781_pT1_uid485_polyEvalcosPiZ_a : std_logic_vector (17 downto 0);
    signal prodXY_uid781_pT1_uid485_polyEvalcosPiZ_b : std_logic_vector (17 downto 0);
    signal prodXY_uid781_pT1_uid485_polyEvalcosPiZ_s1 : std_logic_vector (35 downto 0);
    signal prodXY_uid781_pT1_uid485_polyEvalcosPiZ_pr : SIGNED (36 downto 0);
    signal prodXY_uid781_pT1_uid485_polyEvalcosPiZ_q : std_logic_vector (35 downto 0);
    signal topProd_uid786_pT2_uid491_polyEvalcosPiZ_a : std_logic_vector (26 downto 0);
    signal topProd_uid786_pT2_uid491_polyEvalcosPiZ_b : std_logic_vector (26 downto 0);
    signal topProd_uid786_pT2_uid491_polyEvalcosPiZ_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid786_pT2_uid491_polyEvalcosPiZ_pr : SIGNED (54 downto 0);
    signal topProd_uid786_pT2_uid491_polyEvalcosPiZ_q : std_logic_vector (53 downto 0);
    signal sm0_uid789_pT2_uid491_polyEvalcosPiZ_a : std_logic_vector (1 downto 0);
    signal sm0_uid789_pT2_uid491_polyEvalcosPiZ_b : std_logic_vector (4 downto 0);
    signal sm0_uid789_pT2_uid491_polyEvalcosPiZ_s1 : std_logic_vector (6 downto 0);
    signal sm0_uid789_pT2_uid491_polyEvalcosPiZ_pr : UNSIGNED (6 downto 0);
    attribute multstyle of sm0_uid789_pT2_uid491_polyEvalcosPiZ_pr: signal is "logic";
    signal sm0_uid789_pT2_uid491_polyEvalcosPiZ_q : std_logic_vector (6 downto 0);
    signal topProd_uid797_pT3_uid497_polyEvalcosPiZ_a : std_logic_vector (26 downto 0);
    signal topProd_uid797_pT3_uid497_polyEvalcosPiZ_b : std_logic_vector (26 downto 0);
    signal topProd_uid797_pT3_uid497_polyEvalcosPiZ_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid797_pT3_uid497_polyEvalcosPiZ_pr : SIGNED (54 downto 0);
    signal topProd_uid797_pT3_uid497_polyEvalcosPiZ_q : std_logic_vector (53 downto 0);
    signal topProd_uid814_pT4_uid503_polyEvalcosPiZ_a : std_logic_vector (26 downto 0);
    signal topProd_uid814_pT4_uid503_polyEvalcosPiZ_b : std_logic_vector (26 downto 0);
    signal topProd_uid814_pT4_uid503_polyEvalcosPiZ_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid814_pT4_uid503_polyEvalcosPiZ_pr : SIGNED (54 downto 0);
    signal topProd_uid814_pT4_uid503_polyEvalcosPiZ_q : std_logic_vector (53 downto 0);
    signal topProd_uid829_pT5_uid509_polyEvalcosPiZ_a : std_logic_vector (26 downto 0);
    signal topProd_uid829_pT5_uid509_polyEvalcosPiZ_b : std_logic_vector (26 downto 0);
    signal topProd_uid829_pT5_uid509_polyEvalcosPiZ_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid829_pT5_uid509_polyEvalcosPiZ_pr : SIGNED (54 downto 0);
    signal topProd_uid829_pT5_uid509_polyEvalcosPiZ_q : std_logic_vector (53 downto 0);
    signal sm0_uid841_pT5_uid509_polyEvalcosPiZ_a : std_logic_vector (2 downto 0);
    signal sm0_uid841_pT5_uid509_polyEvalcosPiZ_b : std_logic_vector (2 downto 0);
    signal sm0_uid841_pT5_uid509_polyEvalcosPiZ_s1 : std_logic_vector (5 downto 0);
    signal sm0_uid841_pT5_uid509_polyEvalcosPiZ_pr : UNSIGNED (5 downto 0);
    attribute multstyle of sm0_uid841_pT5_uid509_polyEvalcosPiZ_pr: signal is "logic";
    signal sm0_uid841_pT5_uid509_polyEvalcosPiZ_q : std_logic_vector (5 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b0_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b0_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b0_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b0_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b0_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b0_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b0_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b0_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b0_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b0_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b0_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b0_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b0_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b0_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b0_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b0_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b0_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b0_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b0_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b0_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b1_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b1_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b1_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b1_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b1_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b1_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b1_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b1_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b1_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b1_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b1_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b1_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b1_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b1_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b1_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b1_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b1_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b1_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b1_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b1_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b2_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b2_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b2_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b2_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b2_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b2_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b2_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b2_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b2_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b2_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b2_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b2_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b2_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b2_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b2_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b2_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b2_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b2_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b2_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b2_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b3_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b3_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b3_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b3_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b3_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b3_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b3_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b3_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b3_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b3_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b3_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b3_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b3_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b3_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a2_b3_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b3_a : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b3_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b3_s1 : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b3_pr : UNSIGNED (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a3_b3_q : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andAB_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andAB_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andAB_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andAC_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andAC_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andAC_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andAD_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andAD_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andAD_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andAE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andAE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andAE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBC_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBC_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBC_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBD_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBD_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBD_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andCD_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andCD_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andCD_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andCE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andCE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andCE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andDE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andDE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andDE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b0_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b0_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b0_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b0_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b0_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b0_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b0_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b0_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b0_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b0_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b0_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b0_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b0_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b0_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b0_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b0_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b0_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b0_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b0_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b0_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b1_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b1_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b1_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b1_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b1_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b1_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b1_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b1_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b1_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b1_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b1_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b1_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b1_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b1_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b1_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b1_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b1_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b1_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b1_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b1_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b2_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b2_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b2_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b2_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b2_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b2_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b2_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b2_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b2_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b2_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b2_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b2_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b2_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b2_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b2_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b2_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b2_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b2_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b2_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b2_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b3_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b3_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b3_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b3_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b3_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b3_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b3_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b3_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b3_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b3_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b3_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b3_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b3_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b3_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a2_b3_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b3_a : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b3_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b3_s1 : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b3_pr : UNSIGNED (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a3_b3_q : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andAB_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andAB_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andAB_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andAC_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andAC_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andAC_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andAD_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andAD_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andAD_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andAE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andAE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andAE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBC_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBC_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBC_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBD_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBD_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBD_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andCD_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andCD_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andCD_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andCE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andCE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andCE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andDE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andDE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andDE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_q : std_logic_vector(127 downto 0);
    signal fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_reset0 : std_logic;
    signal fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_iq : std_logic_vector (63 downto 0);
    signal fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_ia : std_logic_vector (63 downto 0);
    signal fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_ir : std_logic_vector (63 downto 0);
    signal fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_aa : std_logic_vector (9 downto 0);
    signal fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_ab : std_logic_vector (9 downto 0);
    signal fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_q : std_logic_vector (63 downto 0);
    signal fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_reset0 : std_logic;
    signal fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_iq : std_logic_vector (0 downto 0);
    signal fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_ia : std_logic_vector (0 downto 0);
    signal fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_ir : std_logic_vector (0 downto 0);
    signal fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_aa : std_logic_vector (9 downto 0);
    signal fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_ab : std_logic_vector (9 downto 0);
    signal fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q : std_logic_vector (0 downto 0);
    signal expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_reset0 : std_logic;
    signal expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_iq : std_logic_vector (10 downto 0);
    signal expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_ia : std_logic_vector (10 downto 0);
    signal expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_ir : std_logic_vector (10 downto 0);
    signal expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_aa : std_logic_vector (9 downto 0);
    signal expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_ab : std_logic_vector (9 downto 0);
    signal expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_q : std_logic_vector (10 downto 0);
    signal fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_reset0 : std_logic;
    signal fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_iq : std_logic_vector (63 downto 0);
    signal fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_ia : std_logic_vector (63 downto 0);
    signal fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_ir : std_logic_vector (63 downto 0);
    signal fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_aa : std_logic_vector (9 downto 0);
    signal fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_ab : std_logic_vector (9 downto 0);
    signal fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_q : std_logic_vector (63 downto 0);
    signal fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_reset0 : std_logic;
    signal fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_iq : std_logic_vector (49 downto 0);
    signal fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_ia : std_logic_vector (49 downto 0);
    signal fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_ir : std_logic_vector (49 downto 0);
    signal fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_aa : std_logic_vector (9 downto 0);
    signal fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_ab : std_logic_vector (9 downto 0);
    signal fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_q : std_logic_vector (49 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_a : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_s1 : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_pr : UNSIGNED (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_q : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q : std_logic_vector (188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_36_q : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_q : std_logic_vector(188 downto 0);
    type multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_a_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_a : multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_a_type;
    type multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_c : multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_c_type;
    type multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_p : multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_p_type;
    type multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_w : multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_w_type;
    type multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_x : multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_x_type;
    type multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_y : multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_y_type;
    type multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_s : multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_s_type;
    signal multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_q : std_logic_vector (36 downto 0);
    type multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_a_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_a : multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_a_type;
    type multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_c : multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_c_type;
    type multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_p : multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_p_type;
    type multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_w_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_w : multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_w_type;
    type multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_x_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_x : multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_x_type;
    type multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_y_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_y : multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_y_type;
    type multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_s_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_s : multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_s_type;
    signal multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_a_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_a : multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_a_type;
    type multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_c : multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_c_type;
    type multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_p : multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_p_type;
    type multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_w_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_w : multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_w_type;
    type multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_x_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_x : multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_x_type;
    type multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_y_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_y : multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_y_type;
    type multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_s_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_s : multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_s_type;
    signal multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_a_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_a : multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_a_type;
    type multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_c : multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_c_type;
    type multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_p : multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_p_type;
    type multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_w : multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_w_type;
    type multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_x : multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_x_type;
    type multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_y : multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_y_type;
    type multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_s : multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_s_type;
    signal multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_q : std_logic_vector (36 downto 0);
    type multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_a_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_a : multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_a_type;
    type multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_c : multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_c_type;
    type multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_p : multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_p_type;
    type multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_w_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_w : multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_w_type;
    type multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_x_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_x : multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_x_type;
    type multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_y_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_y : multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_y_type;
    type multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_s_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_s : multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_s_type;
    signal multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_a_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_a : multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_a_type;
    type multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_c : multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_c_type;
    type multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_p : multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_p_type;
    type multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_w_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_w : multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_w_type;
    type multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_x_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_x : multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_x_type;
    type multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_y_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_y : multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_y_type;
    type multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_s_type is array(0 to 0) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_s : multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_s_type;
    signal multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_q : std_logic_vector (54 downto 0);
    signal reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_q : std_logic_vector (2 downto 0);
    signal reg_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (15 downto 0);
    signal reg_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (7 downto 0);
    signal reg_rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0_q : std_logic_vector (9 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_1_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_1_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_1_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_1_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_4_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_1_q : std_logic_vector (26 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_BJ_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_1_q : std_logic_vector (188 downto 0);
    signal reg_fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_3_q : std_logic_vector (156 downto 0);
    signal reg_fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_2_q : std_logic_vector (156 downto 0);
    signal reg_fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_expPhase3_uid214_rrx_uid34_fpSinCosXTest_0_to_expShiftVal_uid221_rrx_uid34_fpSinCosXTest_0_q : std_logic_vector (12 downto 0);
    signal reg_leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_5_q : std_logic_vector (209 downto 0);
    signal reg_leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_4_q : std_logic_vector (209 downto 0);
    signal reg_leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_3_q : std_logic_vector (209 downto 0);
    signal reg_leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_2_q : std_logic_vector (209 downto 0);
    signal reg_leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_q : std_logic_vector (9 downto 0);
    signal reg_highABits_uid226_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_0_q : std_logic_vector (64 downto 0);
    signal reg_os_uid194_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (64 downto 0);
    signal reg_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (63 downto 0);
    signal reg_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (31 downto 0);
    signal reg_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (15 downto 0);
    signal reg_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (7 downto 0);
    signal reg_rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1_q : std_logic_vector (10 downto 0);
    signal reg_y_uid50_fpSinCosXTest_0_to_oneMinusY_uid55_fpSinCosXTest_1_q : std_logic_vector (91 downto 0);
    signal reg_pad_one_uid55_fpSinCosXTest_0_to_oneMinusY_uid55_fpSinCosXTest_0_q : std_logic_vector (92 downto 0);
    signal reg_oneMinusY_uid55_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_0_q : std_logic_vector (93 downto 0);
    signal reg_y_uid50_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_1_q : std_logic_vector (91 downto 0);
    signal reg_rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_1_q : std_logic_vector (63 downto 0);
    signal reg_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_1_q : std_logic_vector (31 downto 0);
    signal reg_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_1_q : std_logic_vector (15 downto 0);
    signal reg_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_1_q : std_logic_vector (7 downto 0);
    signal reg_rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid319_lzcZSin_uid66_fpSinCosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_q : std_logic_vector (6 downto 0);
    signal reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_q : std_logic_vector (6 downto 0);
    signal reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_q : std_logic_vector (6 downto 0);
    signal reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_q : std_logic_vector (6 downto 0);
    signal reg_addr_uid81_fpSinCosXTest_0_to_memoryC5_uid446_tableGensinPiZ_0_q : std_logic_vector (6 downto 0);
    signal reg_yT1_uid453_polyEvalsinPiZ_0_to_prodXY_uid714_pT1_uid454_polyEvalsinPiZ_0_q : std_logic_vector (17 downto 0);
    signal reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_q : std_logic_vector (6 downto 0);
    signal reg_yTop27Bits_uid718_pT2_uid460_polyEvalsinPiZ_0_to_topProd_uid719_pT2_uid460_polyEvalsinPiZ_1_q : std_logic_vector (26 downto 0);
    signal reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid719_pT2_uid460_polyEvalsinPiZ_0_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid720_pT2_uid460_polyEvalsinPiZ_0_to_sm0_uid722_pT2_uid460_polyEvalsinPiZ_0_q : std_logic_vector (1 downto 0);
    signal reg_sSM0W_uid721_pT2_uid460_polyEvalsinPiZ_0_to_sm0_uid722_pT2_uid460_polyEvalsinPiZ_1_q : std_logic_vector (4 downto 0);
    signal reg_R_uid727_pT2_uid460_polyEvalsinPiZ_0_to_ts2_uid463_polyEvalsinPiZ_1_q : std_logic_vector (30 downto 0);
    signal reg_cIncludingRoundingBit_uid462_polyEvalsinPiZ_0_to_ts2_uid463_polyEvalsinPiZ_0_q : std_logic_vector (37 downto 0);
    signal reg_yTop18Bits_uid734_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid732_uid737_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid733_uid736_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_xTop18Bits_uid731_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_yTop27Bits_uid729_pT3_uid466_polyEvalsinPiZ_0_to_topProd_uid730_pT3_uid466_polyEvalsinPiZ_1_q : std_logic_vector (26 downto 0);
    signal reg_xTop27Bits_uid728_pT3_uid466_polyEvalsinPiZ_0_to_topProd_uid730_pT3_uid466_polyEvalsinPiZ_0_q : std_logic_vector (26 downto 0);
    signal reg_R_uid744_pT3_uid466_polyEvalsinPiZ_0_to_ts3_uid469_polyEvalsinPiZ_1_q : std_logic_vector (37 downto 0);
    signal reg_cIncludingRoundingBit_uid468_polyEvalsinPiZ_0_to_ts3_uid469_polyEvalsinPiZ_0_q : std_logic_vector (45 downto 0);
    signal reg_yTop27Bits_uid746_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid748_uid752_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid749_uid751_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_xTop27Bits_uid745_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_R_uid759_pT4_uid472_polyEvalsinPiZ_0_to_ts4_uid475_polyEvalsinPiZ_1_q : std_logic_vector (46 downto 0);
    signal reg_cIncludingRoundingBit_uid474_polyEvalsinPiZ_0_to_ts4_uid475_polyEvalsinPiZ_0_q : std_logic_vector (52 downto 0);
    signal reg_yTop27Bits_uid761_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid763_uid769_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid772_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_0_q : std_logic_vector (2 downto 0);
    signal reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_q : std_logic_vector (2 downto 0);
    signal reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_q : std_logic_vector (26 downto 0);
    signal reg_R_uid780_pT5_uid478_polyEvalsinPiZ_0_to_ts5_uid481_polyEvalsinPiZ_1_q : std_logic_vector (54 downto 0);
    signal reg_cIncludingRoundingBit_uid480_polyEvalsinPiZ_0_to_ts5_uid481_polyEvalsinPiZ_0_q : std_logic_vector (61 downto 0);
    signal reg_mulSin_uid92_fpSinCosXTest_b_3_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_1_q : std_logic_vector (15 downto 0);
    signal reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_0_q : std_logic_vector (15 downto 0);
    signal reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b3_0_q : std_logic_vector (15 downto 0);
    signal reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1_q : std_logic_vector (15 downto 0);
    signal reg_mulSin_uid92_fpSinCosXTest_a_2_0_to_mulSin_uid92_fpSinCosXTest_a2_b0_0_q : std_logic_vector (15 downto 0);
    signal reg_mulSin_uid92_fpSinCosXTest_a_3_0_to_mulSin_uid92_fpSinCosXTest_a3_b0_0_q : std_logic_vector (15 downto 0);
    signal reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a3_b1_1_q : std_logic_vector (15 downto 0);
    signal reg_mulSin_uid92_fpSinCosXTest_b_2_0_to_mulSin_uid92_fpSinCosXTest_a3_b2_1_q : std_logic_vector (15 downto 0);
    signal reg_mulSin_uid92_fpSinCosXTest_comp_2_out1_BJ_0_to_mulSin_uid92_fpSinCosXTest_ADD_1_q : std_logic_vector (127 downto 0);
    signal reg_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_0_to_expFracRSin_uid102_fpSinCosXTest_0_q : std_logic_vector (63 downto 0);
    signal reg_sinRndOp_uid100_uid101_fpSinCosXTest_0_to_expFracRSin_uid102_fpSinCosXTest_1_q : std_logic_vector (54 downto 0);
    signal reg_intXParity_uid49_fpSinCosXTest_0_to_signComp_uid129_fpSinCosXTest_3_q : std_logic_vector (0 downto 0);
    signal reg_InvSinXIsX_uid127_fpSinCosXTest_0_to_signComp_uid129_fpSinCosXTest_2_q : std_logic_vector (0 downto 0);
    signal reg_yTopWFRRP1_uid53_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_1_q : std_logic_vector (52 downto 0);
    signal reg_half_uid52_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_2_q : std_logic_vector (52 downto 0);
    signal reg_rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_1_q : std_logic_vector (63 downto 0);
    signal reg_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_1_q : std_logic_vector (31 downto 0);
    signal reg_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_1_q : std_logic_vector (15 downto 0);
    signal reg_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_1_q : std_logic_vector (7 downto 0);
    signal reg_rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid400_lzcZCos_uid69_fpSinCosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_q : std_logic_vector (6 downto 0);
    signal reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_q : std_logic_vector (6 downto 0);
    signal reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_q : std_logic_vector (6 downto 0);
    signal reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_q : std_logic_vector (6 downto 0);
    signal reg_addr_uid83_fpSinCosXTest_0_to_memoryC5_uid452_tableGencosPiZ_0_q : std_logic_vector (6 downto 0);
    signal reg_yT1_uid484_polyEvalcosPiZ_0_to_prodXY_uid781_pT1_uid485_polyEvalcosPiZ_0_q : std_logic_vector (17 downto 0);
    signal reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_q : std_logic_vector (6 downto 0);
    signal reg_yTop27Bits_uid785_pT2_uid491_polyEvalcosPiZ_0_to_topProd_uid786_pT2_uid491_polyEvalcosPiZ_1_q : std_logic_vector (26 downto 0);
    signal reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid786_pT2_uid491_polyEvalcosPiZ_0_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid787_pT2_uid491_polyEvalcosPiZ_0_to_sm0_uid789_pT2_uid491_polyEvalcosPiZ_0_q : std_logic_vector (1 downto 0);
    signal reg_sSM0W_uid788_pT2_uid491_polyEvalcosPiZ_0_to_sm0_uid789_pT2_uid491_polyEvalcosPiZ_1_q : std_logic_vector (4 downto 0);
    signal reg_R_uid794_pT2_uid491_polyEvalcosPiZ_0_to_ts2_uid494_polyEvalcosPiZ_1_q : std_logic_vector (30 downto 0);
    signal reg_cIncludingRoundingBit_uid493_polyEvalcosPiZ_0_to_ts2_uid494_polyEvalcosPiZ_0_q : std_logic_vector (37 downto 0);
    signal reg_yTop18Bits_uid801_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid799_uid804_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid800_uid803_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_xTop18Bits_uid798_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_yTop27Bits_uid796_pT3_uid497_polyEvalcosPiZ_0_to_topProd_uid797_pT3_uid497_polyEvalcosPiZ_1_q : std_logic_vector (26 downto 0);
    signal reg_xTop27Bits_uid795_pT3_uid497_polyEvalcosPiZ_0_to_topProd_uid797_pT3_uid497_polyEvalcosPiZ_0_q : std_logic_vector (26 downto 0);
    signal reg_R_uid811_pT3_uid497_polyEvalcosPiZ_0_to_ts3_uid500_polyEvalcosPiZ_1_q : std_logic_vector (37 downto 0);
    signal reg_cIncludingRoundingBit_uid499_polyEvalcosPiZ_0_to_ts3_uid500_polyEvalcosPiZ_0_q : std_logic_vector (45 downto 0);
    signal reg_yTop27Bits_uid813_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid815_uid819_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid816_uid818_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_xTop27Bits_uid812_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_R_uid826_pT4_uid503_polyEvalcosPiZ_0_to_ts4_uid506_polyEvalcosPiZ_1_q : std_logic_vector (46 downto 0);
    signal reg_cIncludingRoundingBit_uid505_polyEvalcosPiZ_0_to_ts4_uid506_polyEvalcosPiZ_0_q : std_logic_vector (52 downto 0);
    signal reg_yTop27Bits_uid828_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid830_uid836_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid839_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_0_q : std_logic_vector (2 downto 0);
    signal reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_q : std_logic_vector (2 downto 0);
    signal reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_q : std_logic_vector (26 downto 0);
    signal reg_R_uid847_pT5_uid509_polyEvalcosPiZ_0_to_ts5_uid512_polyEvalcosPiZ_1_q : std_logic_vector (54 downto 0);
    signal reg_cIncludingRoundingBit_uid511_polyEvalcosPiZ_0_to_ts5_uid512_polyEvalcosPiZ_0_q : std_logic_vector (61 downto 0);
    signal reg_mulCos_uid105_fpSinCosXTest_b_3_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_1_q : std_logic_vector (15 downto 0);
    signal reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_0_q : std_logic_vector (15 downto 0);
    signal reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b3_0_q : std_logic_vector (15 downto 0);
    signal reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1_q : std_logic_vector (15 downto 0);
    signal reg_mulCos_uid105_fpSinCosXTest_a_2_0_to_mulCos_uid105_fpSinCosXTest_a2_b0_0_q : std_logic_vector (15 downto 0);
    signal reg_mulCos_uid105_fpSinCosXTest_a_3_0_to_mulCos_uid105_fpSinCosXTest_a3_b0_0_q : std_logic_vector (15 downto 0);
    signal reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a3_b1_1_q : std_logic_vector (15 downto 0);
    signal reg_mulCos_uid105_fpSinCosXTest_b_2_0_to_mulCos_uid105_fpSinCosXTest_a3_b2_1_q : std_logic_vector (15 downto 0);
    signal reg_mulCos_uid105_fpSinCosXTest_comp_2_out1_BJ_0_to_mulCos_uid105_fpSinCosXTest_ADD_1_q : std_logic_vector (127 downto 0);
    signal reg_expFracRCosPreRnd_uid111_uid111_fpSinCosXTest_0_to_expFracRCos_uid114_fpSinCosXTest_0_q : std_logic_vector (63 downto 0);
    signal reg_cosRndOp_uid112_uid113_fpSinCosXTest_0_to_expFracRCos_uid114_fpSinCosXTest_1_q : std_logic_vector (53 downto 0);
    signal reg_expSelBitsCos_uid141_fpSinCosXTest_0_to_expSelectorCos_uid142_fpSinCosXTest_0_q : std_logic_vector (3 downto 0);
    signal ld_fracXRR_uid39_fpSinCosXTest_b_to_oFracXRR_uid43_uid43_fpSinCosXTest_a_q : std_logic_vector (63 downto 0);
    signal ld_oneMinusY_uid55_fpSinCosXTest_q_to_zSinOMyBottom_uid58_fpSinCosXTest_a_q : std_logic_vector (93 downto 0);
    signal ld_y_uid50_fpSinCosXTest_b_to_zSinYBottom_uid59_fpSinCosXTest_a_q : std_logic_vector (91 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_expPSin_uid76_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_zPsinPiZ_uid84_fpSinCosXTest_a_q : std_logic_vector (90 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_zPcosPiZ_uid87_fpSinCosXTest_a_q : std_logic_vector (90 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsX_uid40_fpSinCosXTest_n_to_InvSinXIsX_uid127_fpSinCosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_signX_uid37_fpSinCosXTest_b_to_signR_uid130_fpSinCosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_InvSinXIsX_uid127_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_InvCosXIsOneXRR_uid133_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_cosXIsOneXRR_uid42_fpSinCosXTest_n_to_rZOrOne_uid137_fpSinCosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_cosXONe_uid145_fpSinCosXTest_q_to_InvCosXONe_uid146_fpSinCosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_yIsZero_uid51_fpSinCosXTest_q_to_InvYIsZero_uid148_fpSinCosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_intXParity_uid49_fpSinCosXTest_b_to_signRCond2_uid149_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q_to_os_uid194_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q_to_zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_a_q : std_logic_vector (156 downto 0);
    signal ld_lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b_to_basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_a_q : std_logic_vector (7 downto 0);
    signal ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n_to_finalFrac_uid240_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_exc_R_uid179_rrx_uid34_fpSinCosXTest_q_to_sRPostExc_uid248_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_cStage_uid284_lzcZSin_uid66_fpSinCosXTest_b_q : std_logic_vector (26 downto 0);
    signal ld_rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_c_q : std_logic_vector (63 downto 0);
    signal ld_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_c_q : std_logic_vector (31 downto 0);
    signal ld_vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_d_q : std_logic_vector (31 downto 0);
    signal ld_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_c_q : std_logic_vector (15 downto 0);
    signal ld_vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_d_q : std_logic_vector (15 downto 0);
    signal ld_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_c_q : std_logic_vector (7 downto 0);
    signal ld_vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_d_q : std_logic_vector (7 downto 0);
    signal ld_vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_d_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_e_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_f_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_g_q : std_logic_vector (0 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_cStage_uid365_lzcZCos_uid69_fpSinCosXTest_b_q : std_logic_vector (26 downto 0);
    signal ld_rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_c_q : std_logic_vector (63 downto 0);
    signal ld_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_c_q : std_logic_vector (31 downto 0);
    signal ld_vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_d_q : std_logic_vector (31 downto 0);
    signal ld_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_c_q : std_logic_vector (15 downto 0);
    signal ld_vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_d_q : std_logic_vector (15 downto 0);
    signal ld_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_c_q : std_logic_vector (7 downto 0);
    signal ld_vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_d_q : std_logic_vector (7 downto 0);
    signal ld_vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_d_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_e_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_f_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_g_q : std_logic_vector (0 downto 0);
    signal ld_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (15 downto 0);
    signal ld_vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q : std_logic_vector (15 downto 0);
    signal ld_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (7 downto 0);
    signal ld_vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q : std_logic_vector (7 downto 0);
    signal ld_vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_e_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_f_q : std_logic_vector (0 downto 0);
    signal ld_X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (3 downto 0);
    signal ld_leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (1 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (8 downto 0);
    signal ld_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (63 downto 0);
    signal ld_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (31 downto 0);
    signal ld_vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q : std_logic_vector (31 downto 0);
    signal ld_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (15 downto 0);
    signal ld_vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q : std_logic_vector (15 downto 0);
    signal ld_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (7 downto 0);
    signal ld_vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q : std_logic_vector (7 downto 0);
    signal ld_vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_e_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_f_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_g_q : std_logic_vector (0 downto 0);
    signal ld_mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_q_to_mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_a_q : std_logic_vector (127 downto 0);
    signal ld_mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_q_to_mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_a_q : std_logic_vector (127 downto 0);
    signal ld_y_uid50_fpSinCosXTest_b_to_reg_y_uid50_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_1_a_q : std_logic_vector (91 downto 0);
    signal ld_xIn_v_to_xOut_v_replace_mem_reset0 : std_logic;
    signal ld_xIn_v_to_xOut_v_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_xIn_v_to_xOut_v_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_xIn_v_to_xOut_v_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_xIn_v_to_xOut_v_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_xIn_v_to_xOut_v_replace_rdcnt_eq : std_logic;
    signal ld_xIn_v_to_xOut_v_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_xIn_v_to_xOut_v_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_xIn_v_to_xOut_v_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve : boolean;
    attribute preserve of ld_xIn_v_to_xOut_v_sticky_ena_q : signal is true;
    signal ld_xIn_c_to_xOut_c_replace_mem_reset0 : std_logic;
    signal ld_xIn_c_to_xOut_c_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xIn_c_to_xOut_c_sticky_ena_q : signal is true;
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (54 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (54 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (54 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_q : std_logic_vector (54 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_eq : std_logic;
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_sticky_ena_q : signal is true;
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_outputreg_q : std_logic_vector (10 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_reset0 : std_logic;
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_eq : std_logic;
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena_q : signal is true;
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_inputreg_q : std_logic_vector (90 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_reset0 : std_logic;
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_iq : std_logic_vector (90 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_ia : std_logic_vector (90 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_ir : std_logic_vector (90 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_q : std_logic_vector (90 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_eq : std_logic;
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_inputreg_q : std_logic_vector (54 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_reset0 : std_logic;
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_iq : std_logic_vector (54 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_ia : std_logic_vector (54 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_ir : std_logic_vector (54 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_q : std_logic_vector (54 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_outputreg_q : std_logic_vector (10 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_reset0 : std_logic;
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_ir : std_logic_vector (51 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_reset0 : std_logic;
    signal ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_sticky_ena_q : signal is true;
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena_q : signal is true;
    signal ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (1 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (1 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_eq : std_logic;
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena_q : signal is true;
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_reset0 : std_logic;
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_ir : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i : unsigned(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdreg_q : std_logic_vector (0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena_q : signal is true;
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_reset0 : std_logic;
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena_q : signal is true;
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_outputreg_q : std_logic_vector (11 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_reset0 : std_logic;
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_iq : std_logic_vector (11 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_ia : std_logic_vector (11 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_ir : std_logic_vector (11 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_q : std_logic_vector (11 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena_q : signal is true;
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_outputreg_q : std_logic_vector (64 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (64 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (64 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (64 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_q : std_logic_vector (64 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena_q : signal is true;
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_outputreg_q : std_logic_vector (10 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena_q : signal is true;
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_outputreg_q : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_reset0 : std_logic;
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_eq : std_logic;
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena_q : signal is true;
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (63 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (63 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (63 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_q : std_logic_vector (63 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_q : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q : std_logic_vector(1 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_i : unsigned(1 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg_q : std_logic_vector (1 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_mem_top_q : std_logic_vector (2 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (26 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (90 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (90 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (90 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_q : std_logic_vector (90 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena_q : signal is true;
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_q : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (26 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (90 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (90 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (90 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_q : std_logic_vector (90 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena_q : signal is true;
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_q : std_logic_vector(1 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_i : unsigned(1 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_eq : std_logic;
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdreg_q : std_logic_vector (1 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_mem_top_q : std_logic_vector (2 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_sticky_ena_q : signal is true;
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena_q : signal is true;
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_eq : std_logic;
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena_q : signal is true;
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_sticky_ena_q : signal is true;
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena_q : signal is true;
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena_q : signal is true;
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (35 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (35 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (35 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_q : std_logic_vector (35 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (19 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (19 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (19 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_q : std_logic_vector (19 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (40 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (40 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (40 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_q : std_logic_vector (40 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (8 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (8 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (8 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_q : std_logic_vector (8 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (72 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (72 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (72 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_q : std_logic_vector (72 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena_q : signal is true;
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_iq : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_ia : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_ir : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_q : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_sticky_ena_q : signal is true;
    signal ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_iq : std_logic_vector (17 downto 0);
    signal ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_ia : std_logic_vector (17 downto 0);
    signal ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_ir : std_logic_vector (17 downto 0);
    signal ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_q : std_logic_vector (17 downto 0);
    signal ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_sticky_ena_q : signal is true;
    signal ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_iq : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_ia : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_ir : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_q : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_sticky_ena_q : signal is true;
    signal ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_iq : std_logic_vector (17 downto 0);
    signal ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_ia : std_logic_vector (17 downto 0);
    signal ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_ir : std_logic_vector (17 downto 0);
    signal ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_q : std_logic_vector (17 downto 0);
    signal ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_sticky_ena_q : signal is true;
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_reset0 : std_logic;
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_ir : std_logic_vector (2 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena_q : signal is true;
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_iq : std_logic_vector (9 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_ia : std_logic_vector (9 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_ir : std_logic_vector (9 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_q : std_logic_vector (9 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_eq : std_logic;
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_eq : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_sticky_ena_q : signal is true;
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_eq : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_sticky_ena_q : signal is true;
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_eq : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_sticky_ena_q : signal is true;
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_sticky_ena_q : signal is true;
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_sticky_ena_q : signal is true;
    signal ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_reset0 : std_logic;
    signal ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_ir : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_sticky_ena_q : signal is true;
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_reset0 : std_logic;
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_ir : std_logic_vector (26 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_eq : std_logic;
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_sticky_ena_q : signal is true;
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_sticky_ena_q : signal is true;
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_sticky_ena_q : signal is true;
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_sticky_ena_q : signal is true;
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_sticky_ena_q : signal is true;
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_sticky_ena_q : signal is true;
    signal ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_reset0 : std_logic;
    signal ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_ir : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_sticky_ena_q : signal is true;
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_reset0 : std_logic;
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_ir : std_logic_vector (26 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_sticky_ena_q : signal is true;
    signal sinXIsXRR_uid41_fpSinCosXTest_a : std_logic_vector(13 downto 0);
    signal sinXIsXRR_uid41_fpSinCosXTest_b : std_logic_vector(13 downto 0);
    signal sinXIsXRR_uid41_fpSinCosXTest_o : std_logic_vector (13 downto 0);
    signal sinXIsXRR_uid41_fpSinCosXTest_cin : std_logic_vector (0 downto 0);
    signal sinXIsXRR_uid41_fpSinCosXTest_n : std_logic_vector (0 downto 0);
    signal cosXIsOneXRR_uid42_fpSinCosXTest_a : std_logic_vector(13 downto 0);
    signal cosXIsOneXRR_uid42_fpSinCosXTest_b : std_logic_vector(13 downto 0);
    signal cosXIsOneXRR_uid42_fpSinCosXTest_o : std_logic_vector (13 downto 0);
    signal cosXIsOneXRR_uid42_fpSinCosXTest_cin : std_logic_vector (0 downto 0);
    signal cosXIsOneXRR_uid42_fpSinCosXTest_n : std_logic_vector (0 downto 0);
    signal yIsZero_uid51_fpSinCosXTest_a : std_logic_vector(91 downto 0);
    signal yIsZero_uid51_fpSinCosXTest_b : std_logic_vector(91 downto 0);
    signal yIsZero_uid51_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal pad_one_uid55_fpSinCosXTest_q : std_logic_vector (92 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_a : std_logic_vector(96 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_b : std_logic_vector(96 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_o : std_logic_vector (96 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_cin : std_logic_vector (0 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_c : std_logic_vector (0 downto 0);
    signal spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_q : std_logic_vector (26 downto 0);
    signal pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_q : std_logic_vector (25 downto 0);
    signal spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_q : std_logic_vector (26 downto 0);
    signal pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_q : std_logic_vector (25 downto 0);
    signal vCount_uid319_lzcZSin_uid66_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid319_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid319_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid400_lzcZCos_uid69_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid400_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid400_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_andEF_join_q : std_logic_vector (127 downto 0);
    signal InvCmpYToOneMinusY_uid61_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvCmpYToOneMinusY_uid61_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal InvSinXIsX_uid127_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvSinXIsX_uid127_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal InvCosXIsOneXRR_uid133_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvCosXIsOneXRR_uid133_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal InvCosXONe_uid146_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvCosXONe_uid146_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal InvYIsZero_uid148_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvYIsZero_uid148_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal InvIntXParity_uid152_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvIntXParity_uid152_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_q : std_logic_vector (52 downto 0);
    signal oFracXRR_uid43_uid43_fpSinCosXTest_q : std_logic_vector (64 downto 0);
    signal half_uid52_fpSinCosXTest_q : std_logic_vector (52 downto 0);
    signal ld_xIn_v_to_xOut_v_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_xIn_v_to_xOut_v_notEnable_a : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_notEnable_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdmux_q : std_logic_vector (0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_q : std_logic_vector (1 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdmux_q : std_logic_vector (1 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal exp_uid9_fpSinCosXTest_in : std_logic_vector (62 downto 0);
    signal exp_uid9_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal frac_uid13_fpSinCosXTest_in : std_logic_vector (51 downto 0);
    signal frac_uid13_fpSinCosXTest_b : std_logic_vector (51 downto 0);
    signal signX_uid37_fpSinCosXTest_in : std_logic_vector (63 downto 0);
    signal signX_uid37_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal expFracX_uid160_px_uid33_fpSinCosXTest_in : std_logic_vector (62 downto 0);
    signal expFracX_uid160_px_uid33_fpSinCosXTest_b : std_logic_vector (62 downto 0);
    signal expXIsZero_uid10_fpSinCosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid10_fpSinCosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid10_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid12_fpSinCosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid12_fpSinCosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid12_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid14_fpSinCosXTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid14_fpSinCosXTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid14_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid15_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid15_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid15_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal sinXIsX_uid40_fpSinCosXTest_a : std_logic_vector(13 downto 0);
    signal sinXIsX_uid40_fpSinCosXTest_b : std_logic_vector(13 downto 0);
    signal sinXIsX_uid40_fpSinCosXTest_o : std_logic_vector (13 downto 0);
    signal sinXIsX_uid40_fpSinCosXTest_cin : std_logic_vector (0 downto 0);
    signal sinXIsX_uid40_fpSinCosXTest_n : std_logic_vector (0 downto 0);
    signal fxpXShiftValExt_uid45_fpSinCosXTest_a : std_logic_vector(11 downto 0);
    signal fxpXShiftValExt_uid45_fpSinCosXTest_b : std_logic_vector(11 downto 0);
    signal fxpXShiftValExt_uid45_fpSinCosXTest_o : std_logic_vector (11 downto 0);
    signal fxpXShiftValExt_uid45_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal yIsHalf_uid54_fpSinCosXTest_a : std_logic_vector(52 downto 0);
    signal yIsHalf_uid54_fpSinCosXTest_b : std_logic_vector(52 downto 0);
    signal yIsHalf_uid54_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_a : std_logic_vector(93 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_b : std_logic_vector(93 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_o : std_logic_vector (93 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal p_uid73_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal p_uid73_fpSinCosXTest_q : std_logic_vector (54 downto 0);
    signal expHardCase_uid78_fpSinCosXTest_a : std_logic_vector(11 downto 0);
    signal expHardCase_uid78_fpSinCosXTest_b : std_logic_vector(11 downto 0);
    signal expHardCase_uid78_fpSinCosXTest_o : std_logic_vector (11 downto 0);
    signal expHardCase_uid78_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal expFracRSin_uid102_fpSinCosXTest_a : std_logic_vector(64 downto 0);
    signal expFracRSin_uid102_fpSinCosXTest_b : std_logic_vector(64 downto 0);
    signal expFracRSin_uid102_fpSinCosXTest_o : std_logic_vector (64 downto 0);
    signal expFracRSin_uid102_fpSinCosXTest_q : std_logic_vector (64 downto 0);
    signal expFracRCos_uid114_fpSinCosXTest_a : std_logic_vector(64 downto 0);
    signal expFracRCos_uid114_fpSinCosXTest_b : std_logic_vector(64 downto 0);
    signal expFracRCos_uid114_fpSinCosXTest_o : std_logic_vector (64 downto 0);
    signal expFracRCos_uid114_fpSinCosXTest_q : std_logic_vector (64 downto 0);
    signal excRNaN_uid117_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid117_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid117_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal excSelSin_uid119_fpSinCosXTest_q : std_logic_vector(1 downto 0);
    signal signComp_uid129_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal signComp_uid129_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal signComp_uid129_fpSinCosXTest_c : std_logic_vector(0 downto 0);
    signal signComp_uid129_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal signR_uid130_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal signR_uid130_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal signR_uid130_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal yHalfCosXNotOne_uid135_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal yHalfCosXNotOne_uid135_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal yHalfCosXNotOne_uid135_fpSinCosXTest_c : std_logic_vector(0 downto 0);
    signal yHalfCosXNotOne_uid135_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal rZOrOne_uid137_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal rZOrOne_uid137_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal rZOrOne_uid137_fpSinCosXTest_c : std_logic_vector(0 downto 0);
    signal rZOrOne_uid137_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal expSelectorCos_uid142_fpSinCosXTest_q : std_logic_vector(1 downto 0);
    signal cosXONe_uid145_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal cosXONe_uid145_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal cosXONe_uid145_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal signRCos_uid155_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal signRCos_uid155_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal signRCos_uid155_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal expPhase3_uid214_rrx_uid34_fpSinCosXTest_a : std_logic_vector(13 downto 0);
    signal expPhase3_uid214_rrx_uid34_fpSinCosXTest_b : std_logic_vector(13 downto 0);
    signal expPhase3_uid214_rrx_uid34_fpSinCosXTest_o : std_logic_vector (13 downto 0);
    signal expPhase3_uid214_rrx_uid34_fpSinCosXTest_q : std_logic_vector (12 downto 0);
    signal normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q : std_logic_vector (156 downto 0);
    signal expShiftVal_uid221_rrx_uid34_fpSinCosXTest_a : std_logic_vector(14 downto 0);
    signal expShiftVal_uid221_rrx_uid34_fpSinCosXTest_b : std_logic_vector(14 downto 0);
    signal expShiftVal_uid221_rrx_uid34_fpSinCosXTest_o : std_logic_vector (14 downto 0);
    signal expShiftVal_uid221_rrx_uid34_fpSinCosXTest_q : std_logic_vector (13 downto 0);
    signal sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_a : std_logic_vector(65 downto 0);
    signal sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_b : std_logic_vector(65 downto 0);
    signal sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_o : std_logic_vector (65 downto 0);
    signal sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_q : std_logic_vector (65 downto 0);
    signal vCount_uid281_lzcZSin_uid66_fpSinCosXTest_a : std_logic_vector(63 downto 0);
    signal vCount_uid281_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector(63 downto 0);
    signal vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid289_lzcZSin_uid66_fpSinCosXTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid289_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (31 downto 0);
    signal vCount_uid295_lzcZSin_uid66_fpSinCosXTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid295_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (15 downto 0);
    signal vCount_uid301_lzcZSin_uid66_fpSinCosXTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid301_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (7 downto 0);
    signal vCount_uid362_lzcZCos_uid69_fpSinCosXTest_a : std_logic_vector(63 downto 0);
    signal vCount_uid362_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector(63 downto 0);
    signal vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid370_lzcZCos_uid69_fpSinCosXTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid370_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (31 downto 0);
    signal vCount_uid376_lzcZCos_uid69_fpSinCosXTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid376_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (15 downto 0);
    signal vCount_uid382_lzcZCos_uid69_fpSinCosXTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid382_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (7 downto 0);
    signal memoryC0_uid441_tableGensinPiZ_q : std_logic_vector(58 downto 0);
    signal memoryC1_uid442_tableGensinPiZ_q : std_logic_vector(50 downto 0);
    signal memoryC2_uid443_tableGensinPiZ_q : std_logic_vector(43 downto 0);
    signal memoryC3_uid444_tableGensinPiZ_q : std_logic_vector(35 downto 0);
    signal memoryC4_uid445_tableGensinPiZ_q : std_logic_vector(26 downto 0);
    signal memoryC0_uid447_tableGencosPiZ_q : std_logic_vector(58 downto 0);
    signal memoryC1_uid448_tableGencosPiZ_q : std_logic_vector(50 downto 0);
    signal memoryC2_uid449_tableGencosPiZ_q : std_logic_vector(43 downto 0);
    signal memoryC3_uid450_tableGencosPiZ_q : std_logic_vector(35 downto 0);
    signal memoryC4_uid451_tableGencosPiZ_q : std_logic_vector(26 downto 0);
    signal ts2_uid463_polyEvalsinPiZ_a : std_logic_vector(38 downto 0);
    signal ts2_uid463_polyEvalsinPiZ_b : std_logic_vector(38 downto 0);
    signal ts2_uid463_polyEvalsinPiZ_o : std_logic_vector (38 downto 0);
    signal ts2_uid463_polyEvalsinPiZ_q : std_logic_vector (38 downto 0);
    signal ts3_uid469_polyEvalsinPiZ_a : std_logic_vector(46 downto 0);
    signal ts3_uid469_polyEvalsinPiZ_b : std_logic_vector(46 downto 0);
    signal ts3_uid469_polyEvalsinPiZ_o : std_logic_vector (46 downto 0);
    signal ts3_uid469_polyEvalsinPiZ_q : std_logic_vector (46 downto 0);
    signal ts4_uid475_polyEvalsinPiZ_a : std_logic_vector(53 downto 0);
    signal ts4_uid475_polyEvalsinPiZ_b : std_logic_vector(53 downto 0);
    signal ts4_uid475_polyEvalsinPiZ_o : std_logic_vector (53 downto 0);
    signal ts4_uid475_polyEvalsinPiZ_q : std_logic_vector (53 downto 0);
    signal ts5_uid481_polyEvalsinPiZ_a : std_logic_vector(62 downto 0);
    signal ts5_uid481_polyEvalsinPiZ_b : std_logic_vector(62 downto 0);
    signal ts5_uid481_polyEvalsinPiZ_o : std_logic_vector (62 downto 0);
    signal ts5_uid481_polyEvalsinPiZ_q : std_logic_vector (62 downto 0);
    signal ts2_uid494_polyEvalcosPiZ_a : std_logic_vector(38 downto 0);
    signal ts2_uid494_polyEvalcosPiZ_b : std_logic_vector(38 downto 0);
    signal ts2_uid494_polyEvalcosPiZ_o : std_logic_vector (38 downto 0);
    signal ts2_uid494_polyEvalcosPiZ_q : std_logic_vector (38 downto 0);
    signal ts3_uid500_polyEvalcosPiZ_a : std_logic_vector(46 downto 0);
    signal ts3_uid500_polyEvalcosPiZ_b : std_logic_vector(46 downto 0);
    signal ts3_uid500_polyEvalcosPiZ_o : std_logic_vector (46 downto 0);
    signal ts3_uid500_polyEvalcosPiZ_q : std_logic_vector (46 downto 0);
    signal ts4_uid506_polyEvalcosPiZ_a : std_logic_vector(53 downto 0);
    signal ts4_uid506_polyEvalcosPiZ_b : std_logic_vector(53 downto 0);
    signal ts4_uid506_polyEvalcosPiZ_o : std_logic_vector (53 downto 0);
    signal ts4_uid506_polyEvalcosPiZ_q : std_logic_vector (53 downto 0);
    signal ts5_uid512_polyEvalcosPiZ_a : std_logic_vector(62 downto 0);
    signal ts5_uid512_polyEvalcosPiZ_b : std_logic_vector(62 downto 0);
    signal ts5_uid512_polyEvalcosPiZ_o : std_logic_vector (62 downto 0);
    signal ts5_uid512_polyEvalcosPiZ_q : std_logic_vector (62 downto 0);
    signal vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (15 downto 0);
    signal vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (7 downto 0);
    signal leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a : std_logic_vector(63 downto 0);
    signal vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector(63 downto 0);
    signal vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (31 downto 0);
    signal vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (15 downto 0);
    signal vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (7 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_f : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_g : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_h : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_i : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_j : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_k : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_l : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_m : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_n : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_o : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_p : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_f : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_g : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_h : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_i : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_j : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_k : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_l : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_m : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_n : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_o : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_p : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_orOne_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_a : std_logic_vector(128 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_b : std_logic_vector(128 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_o : std_logic_vector (128 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_q : std_logic_vector (128 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_f : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_g : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_h : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_i : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_j : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_k : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_l : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_m : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_n : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_o : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_p : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_f : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_g : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_h : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_i : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_j : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_k : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_l : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_m : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_n : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_o : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_p : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_orOne_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_a : std_logic_vector(128 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_b : std_logic_vector(128 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_o : std_logic_vector (128 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_q : std_logic_vector (128 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_a : std_logic_vector(189 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_b : std_logic_vector(189 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_o : std_logic_vector (189 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_q : std_logic_vector (189 downto 0);
    signal ld_xIn_v_to_xOut_v_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal extendedFracX_uid47_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal fracXRExt_uid238_rrx_uid34_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal lx_uid247_rrx_uid34_fpSinCosXTest_q : std_logic_vector (75 downto 0);
    signal leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal cStage_uid284_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal cStage_uid365_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal cIncludingRoundingBit_uid462_polyEvalsinPiZ_q : std_logic_vector (37 downto 0);
    signal cIncludingRoundingBit_uid468_polyEvalsinPiZ_q : std_logic_vector (45 downto 0);
    signal cIncludingRoundingBit_uid474_polyEvalsinPiZ_q : std_logic_vector (52 downto 0);
    signal cIncludingRoundingBit_uid493_polyEvalcosPiZ_q : std_logic_vector (37 downto 0);
    signal cIncludingRoundingBit_uid499_polyEvalcosPiZ_q : std_logic_vector (45 downto 0);
    signal cIncludingRoundingBit_uid505_polyEvalcosPiZ_q : std_logic_vector (52 downto 0);
    signal cIncludingRoundingBit_uid480_polyEvalsinPiZ_q : std_logic_vector (61 downto 0);
    signal cIncludingRoundingBit_uid511_polyEvalcosPiZ_q : std_logic_vector (61 downto 0);
    signal leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ_in : std_logic_vector (35 downto 0);
    signal prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ_b : std_logic_vector (18 downto 0);
    signal lowRangeA_uid723_pT2_uid460_polyEvalsinPiZ_in : std_logic_vector (19 downto 0);
    signal lowRangeA_uid723_pT2_uid460_polyEvalsinPiZ_b : std_logic_vector (19 downto 0);
    signal highABits_uid724_pT2_uid460_polyEvalsinPiZ_in : std_logic_vector (53 downto 0);
    signal highABits_uid724_pT2_uid460_polyEvalsinPiZ_b : std_logic_vector (33 downto 0);
    signal sumHighA_B_uid725_pT2_uid460_polyEvalsinPiZ_a : std_logic_vector(35 downto 0);
    signal sumHighA_B_uid725_pT2_uid460_polyEvalsinPiZ_b : std_logic_vector(35 downto 0);
    signal sumHighA_B_uid725_pT2_uid460_polyEvalsinPiZ_o : std_logic_vector (35 downto 0);
    signal sumHighA_B_uid725_pT2_uid460_polyEvalsinPiZ_q : std_logic_vector (34 downto 0);
    signal TtopProdConcSoftProd_uid775_pT5_uid478_polyEvalsinPiZ_q : std_logic_vector (59 downto 0);
    signal prodXYTruncFR_uid782_pT1_uid485_polyEvalcosPiZ_in : std_logic_vector (35 downto 0);
    signal prodXYTruncFR_uid782_pT1_uid485_polyEvalcosPiZ_b : std_logic_vector (18 downto 0);
    signal lowRangeA_uid790_pT2_uid491_polyEvalcosPiZ_in : std_logic_vector (19 downto 0);
    signal lowRangeA_uid790_pT2_uid491_polyEvalcosPiZ_b : std_logic_vector (19 downto 0);
    signal highABits_uid791_pT2_uid491_polyEvalcosPiZ_in : std_logic_vector (53 downto 0);
    signal highABits_uid791_pT2_uid491_polyEvalcosPiZ_b : std_logic_vector (33 downto 0);
    signal sumHighA_B_uid792_pT2_uid491_polyEvalcosPiZ_a : std_logic_vector(35 downto 0);
    signal sumHighA_B_uid792_pT2_uid491_polyEvalcosPiZ_b : std_logic_vector(35 downto 0);
    signal sumHighA_B_uid792_pT2_uid491_polyEvalcosPiZ_o : std_logic_vector (35 downto 0);
    signal sumHighA_B_uid792_pT2_uid491_polyEvalcosPiZ_q : std_logic_vector (34 downto 0);
    signal TtopProdConcSoftProd_uid842_pT5_uid509_polyEvalcosPiZ_q : std_logic_vector (59 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a0_b0_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a0_b0_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a0_b0_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a0_b0_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a1_b0_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a1_b0_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a1_b0_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a1_b0_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a2_b0_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a2_b0_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a2_b0_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a2_b0_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a3_b0_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a3_b0_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a3_b0_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a3_b0_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a0_b1_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a0_b1_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a0_b1_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a0_b1_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a1_b1_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a1_b1_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a1_b1_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a1_b1_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a2_b1_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a2_b1_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a2_b1_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a2_b1_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a3_b1_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a3_b1_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a3_b1_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a3_b1_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a0_b2_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a0_b2_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a0_b2_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a0_b2_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a1_b2_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a1_b2_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a1_b2_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a1_b2_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a2_b2_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a2_b2_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a2_b2_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a2_b2_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a3_b2_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a3_b2_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a3_b2_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a3_b2_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a0_b3_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a0_b3_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a0_b3_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a0_b3_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a1_b3_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a1_b3_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a1_b3_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a1_b3_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a2_b3_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a2_b3_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a2_b3_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a2_b3_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a3_b3_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a3_b3_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a3_b3_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a3_b3_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a0_b0_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a0_b0_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a0_b0_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a0_b0_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a1_b0_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a1_b0_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a1_b0_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a1_b0_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a2_b0_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a2_b0_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a2_b0_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a2_b0_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a3_b0_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a3_b0_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a3_b0_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a3_b0_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a0_b1_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a0_b1_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a0_b1_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a0_b1_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a1_b1_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a1_b1_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a1_b1_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a1_b1_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a2_b1_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a2_b1_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a2_b1_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a2_b1_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a3_b1_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a3_b1_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a3_b1_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a3_b1_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a0_b2_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a0_b2_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a0_b2_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a0_b2_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a1_b2_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a1_b2_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a1_b2_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a1_b2_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a2_b2_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a2_b2_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a2_b2_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a2_b2_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a3_b2_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a3_b2_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a3_b2_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a3_b2_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a0_b3_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a0_b3_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a0_b3_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a0_b3_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a1_b3_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a1_b3_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a1_b3_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a1_b3_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a2_b3_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a2_b3_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a2_b3_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a2_b3_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a3_b3_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a3_b3_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a3_b3_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a3_b3_b : std_logic_vector (15 downto 0);
    signal os_uid194_rrx_uid34_fpSinCosXTest_q : std_logic_vector (64 downto 0);
    signal os_uid198_rrx_uid34_fpSinCosXTest_q : std_logic_vector (113 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b0_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b0_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b0_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b0_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b1_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b1_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b1_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b1_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b1_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b1_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b1_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b1_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b2_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b2_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b2_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b2_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b2_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b2_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b2_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b2_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b3_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b3_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b3_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b3_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b3_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b3_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b3_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b3_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b4_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b4_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b4_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b4_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b4_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b4_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b4_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b4_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q : std_logic_vector (188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q : std_logic_vector (188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q : std_logic_vector (188 downto 0);
    signal multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_b : std_logic_vector (30 downto 0);
    signal multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_b : std_logic_vector (47 downto 0);
    signal multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_b : std_logic_vector (53 downto 0);
    signal multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_b : std_logic_vector (30 downto 0);
    signal multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_b : std_logic_vector (47 downto 0);
    signal multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_b : std_logic_vector (53 downto 0);
    signal zSinOMyBottom_uid58_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal zSinOMyBottom_uid58_fpSinCosXTest_b : std_logic_vector (90 downto 0);
    signal zSinYBottom_uid59_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal zSinYBottom_uid59_fpSinCosXTest_b : std_logic_vector (90 downto 0);
    signal zPsinPiZ_uid84_fpSinCosXTest_in : std_logic_vector (83 downto 0);
    signal zPsinPiZ_uid84_fpSinCosXTest_b : std_logic_vector (44 downto 0);
    signal zPcosPiZ_uid87_fpSinCosXTest_in : std_logic_vector (83 downto 0);
    signal zPcosPiZ_uid87_fpSinCosXTest_b : std_logic_vector (44 downto 0);
    signal excSelBitsSin_uid118_fpSinCosXTest_q : std_logic_vector (2 downto 0);
    signal join_uid140_fpSinCosXTest_q : std_logic_vector (2 downto 0);
    signal multOp2_uid211_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal multOp2_uid211_rrx_uid34_fpSinCosXTest_q : std_logic_vector (113 downto 0);
    signal basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_q : std_logic_vector (73 downto 0);
    signal vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal r_uid320_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (6 downto 0);
    signal vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal r_uid401_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (6 downto 0);
    signal r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (5 downto 0);
    signal vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (6 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmp_a : std_logic_vector(6 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmp_b : std_logic_vector(6 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_cmp_a : std_logic_vector(6 downto 0);
    signal ld_xIn_v_to_xOut_v_cmp_b : std_logic_vector(6 downto 0);
    signal ld_xIn_v_to_xOut_v_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_nor_a : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_nor_b : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_nor_q : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_a : std_logic_vector(5 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_b : std_logic_vector(5 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_a : std_logic_vector(3 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_b : std_logic_vector(3 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_q : std_logic_vector(0 downto 0);
    signal pCos_uid77_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal pCos_uid77_fpSinCosXTest_b : std_logic_vector (54 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmp_a : std_logic_vector(5 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmp_b : std_logic_vector(5 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_a : std_logic_vector(5 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_b : std_logic_vector(5 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_a : std_logic_vector(4 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_b : std_logic_vector(4 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_a : std_logic_vector(4 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_b : std_logic_vector(4 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_a : std_logic_vector(2 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_b : std_logic_vector(2 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal yT2_uid459_polyEvalsinPiZ_in : std_logic_vector (44 downto 0);
    signal yT2_uid459_polyEvalsinPiZ_b : std_logic_vector (26 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmp_a : std_logic_vector(2 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmp_b : std_logic_vector(2 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal yT3_uid465_polyEvalsinPiZ_in : std_logic_vector (44 downto 0);
    signal yT3_uid465_polyEvalsinPiZ_b : std_logic_vector (35 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid471_polyEvalsinPiZ_in : std_logic_vector (44 downto 0);
    signal yT4_uid471_polyEvalsinPiZ_b : std_logic_vector (43 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal yT2_uid490_polyEvalcosPiZ_in : std_logic_vector (44 downto 0);
    signal yT2_uid490_polyEvalcosPiZ_b : std_logic_vector (26 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal yT3_uid496_polyEvalcosPiZ_in : std_logic_vector (44 downto 0);
    signal yT3_uid496_polyEvalcosPiZ_b : std_logic_vector (35 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid502_polyEvalcosPiZ_in : std_logic_vector (44 downto 0);
    signal yT4_uid502_polyEvalcosPiZ_b : std_logic_vector (43 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_nor_q : std_logic_vector(0 downto 0);
    signal zSin_uid60_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal zSin_uid60_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal zCos_uid64_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal zCos_uid64_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal oFracXRRSmallXRR_uid90_fpSinCosXTest_in : std_logic_vector (64 downto 0);
    signal oFracXRRSmallXRR_uid90_fpSinCosXTest_b : std_logic_vector (54 downto 0);
    signal R_uid161_px_uid33_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal InvFracXIsZero_uid16_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid16_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal fxpXShiftVal_uid46_fpSinCosXTest_in : std_logic_vector (4 downto 0);
    signal fxpXShiftVal_uid46_fpSinCosXTest_b : std_logic_vector (4 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a_0_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a_0_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a_1_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a_1_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a_2_in : std_logic_vector (47 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a_2_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a_3_in : std_logic_vector (63 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a_3_b : std_logic_vector (15 downto 0);
    signal expPCos_uid79_fpSinCosXTest_in : std_logic_vector (10 downto 0);
    signal expPCos_uid79_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal fracRCompSin_uid103_fpSinCosXTest_in : std_logic_vector (52 downto 0);
    signal fracRCompSin_uid103_fpSinCosXTest_b : std_logic_vector (51 downto 0);
    signal expRCompSin_uid104_fpSinCosXTest_in : std_logic_vector (63 downto 0);
    signal expRCompSin_uid104_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal fracRCompCos_uid115_fpSinCosXTest_in : std_logic_vector (52 downto 0);
    signal fracRCompCos_uid115_fpSinCosXTest_b : std_logic_vector (51 downto 0);
    signal expRCompSin_uid116_fpSinCosXTest_in : std_logic_vector (63 downto 0);
    signal expRCompSin_uid116_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal join_uid138_fpSinCosXTest_q : std_logic_vector (1 downto 0);
    signal fracRPostExcSin_uid122_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExcSin_uid122_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal expRPostExcSin_uid126_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal expRPostExcSin_uid126_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_in : std_logic_vector (10 downto 0);
    signal exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_in : std_logic_vector (155 downto 0);
    signal finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b : std_logic_vector (64 downto 0);
    signal expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (31 downto 0);
    signal rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid296_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid302_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid308_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal vStage_uid308_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (31 downto 0);
    signal rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid377_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid383_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid389_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal vStage_uid389_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal s2_uid464_polyEvalsinPiZ_in : std_logic_vector (38 downto 0);
    signal s2_uid464_polyEvalsinPiZ_b : std_logic_vector (37 downto 0);
    signal s3_uid470_polyEvalsinPiZ_in : std_logic_vector (46 downto 0);
    signal s3_uid470_polyEvalsinPiZ_b : std_logic_vector (45 downto 0);
    signal s4_uid476_polyEvalsinPiZ_in : std_logic_vector (53 downto 0);
    signal s4_uid476_polyEvalsinPiZ_b : std_logic_vector (52 downto 0);
    signal s5_uid482_polyEvalsinPiZ_in : std_logic_vector (62 downto 0);
    signal s5_uid482_polyEvalsinPiZ_b : std_logic_vector (61 downto 0);
    signal s2_uid495_polyEvalcosPiZ_in : std_logic_vector (38 downto 0);
    signal s2_uid495_polyEvalcosPiZ_b : std_logic_vector (37 downto 0);
    signal s3_uid501_polyEvalcosPiZ_in : std_logic_vector (46 downto 0);
    signal s3_uid501_polyEvalcosPiZ_b : std_logic_vector (45 downto 0);
    signal s4_uid507_polyEvalcosPiZ_in : std_logic_vector (53 downto 0);
    signal s4_uid507_polyEvalcosPiZ_b : std_logic_vector (52 downto 0);
    signal s5_uid513_polyEvalcosPiZ_in : std_logic_vector (62 downto 0);
    signal s5_uid513_polyEvalcosPiZ_b : std_logic_vector (61 downto 0);
    signal rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal LeftShiftStage2208dto0_uid622_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (208 downto 0);
    signal LeftShiftStage2208dto0_uid622_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (208 downto 0);
    signal LeftShiftStage2207dto0_uid625_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (207 downto 0);
    signal LeftShiftStage2207dto0_uid625_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (207 downto 0);
    signal LeftShiftStage2206dto0_uid628_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (206 downto 0);
    signal LeftShiftStage2206dto0_uid628_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (206 downto 0);
    signal rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (31 downto 0);
    signal rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_1_out1_lsb_BS_in : std_logic_vector (126 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_1_out1_lsb_BS_b : std_logic_vector (126 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_1_out2_lsb_BS_in : std_logic_vector (125 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_1_out2_lsb_BS_b : std_logic_vector (125 downto 0);
    signal normBitSin_uid93_fpSinCosXTest_in : std_logic_vector (109 downto 0);
    signal normBitSin_uid93_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal fracRSinPreRndHigh_uid95_fpSinCosXTest_in : std_logic_vector (108 downto 0);
    signal fracRSinPreRndHigh_uid95_fpSinCosXTest_b : std_logic_vector (52 downto 0);
    signal fracRSinPreRndLow_uid96_fpSinCosXTest_in : std_logic_vector (107 downto 0);
    signal fracRSinPreRndLow_uid96_fpSinCosXTest_b : std_logic_vector (52 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_1_out1_lsb_BS_in : std_logic_vector (126 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_1_out1_lsb_BS_b : std_logic_vector (126 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_1_out2_lsb_BS_in : std_logic_vector (125 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_1_out2_lsb_BS_b : std_logic_vector (125 downto 0);
    signal normBitCos_uid106_fpSinCosXTest_in : std_logic_vector (109 downto 0);
    signal normBitCos_uid106_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal fracRCosPreRndHigh_uid108_fpSinCosXTest_in : std_logic_vector (108 downto 0);
    signal fracRCosPreRndHigh_uid108_fpSinCosXTest_b : std_logic_vector (52 downto 0);
    signal fracRCosPreRndLow_uid109_fpSinCosXTest_in : std_logic_vector (107 downto 0);
    signal fracRCosPreRndLow_uid109_fpSinCosXTest_b : std_logic_vector (52 downto 0);
    signal fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_in : std_logic_vector (166 downto 0);
    signal fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_in : std_logic_vector (166 downto 0);
    signal fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_b : std_logic_vector (156 downto 0);
    signal fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_in : std_logic_vector (165 downto 0);
    signal fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_b : std_logic_vector (156 downto 0);
    signal X85dto0_uid252_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (85 downto 0);
    signal X85dto0_uid252_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (85 downto 0);
    signal X77dto0_uid255_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (77 downto 0);
    signal X77dto0_uid255_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (77 downto 0);
    signal X69dto0_uid258_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (69 downto 0);
    signal X69dto0_uid258_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (69 downto 0);
    signal X145dto0_uid589_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (145 downto 0);
    signal X145dto0_uid589_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (145 downto 0);
    signal X81dto0_uid592_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (81 downto 0);
    signal X81dto0_uid592_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (81 downto 0);
    signal X17dto0_uid595_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (17 downto 0);
    signal X17dto0_uid595_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (17 downto 0);
    signal lowRangeB_uid455_polyEvalsinPiZ_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid455_polyEvalsinPiZ_b : std_logic_vector (0 downto 0);
    signal highBBits_uid456_polyEvalsinPiZ_in : std_logic_vector (18 downto 0);
    signal highBBits_uid456_polyEvalsinPiZ_b : std_logic_vector (17 downto 0);
    signal add0_uid723_uid726_pT2_uid460_polyEvalsinPiZ_q : std_logic_vector (54 downto 0);
    signal lowRangeB_uid486_polyEvalcosPiZ_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid486_polyEvalcosPiZ_b : std_logic_vector (0 downto 0);
    signal highBBits_uid487_polyEvalcosPiZ_in : std_logic_vector (18 downto 0);
    signal highBBits_uid487_polyEvalcosPiZ_b : std_logic_vector (17 downto 0);
    signal add0_uid790_uid793_pT2_uid491_polyEvalcosPiZ_q : std_logic_vector (54 downto 0);
    signal mulSin_uid92_fpSinCosXTest_joined_BJ_0_q : std_logic_vector (127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_joined_BJ_1_q : std_logic_vector (127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_joined_BJ_2_q : std_logic_vector (127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_joined_BJ_3_q : std_logic_vector (127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_joined_BJ_4_q : std_logic_vector (127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_joined_BJ_5_q : std_logic_vector (127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_joined_BJ_6_q : std_logic_vector (127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_joined_BJ_0_q : std_logic_vector (127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_joined_BJ_1_q : std_logic_vector (127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_joined_BJ_2_q : std_logic_vector (127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_joined_BJ_3_q : std_logic_vector (127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_joined_BJ_4_q : std_logic_vector (127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_joined_BJ_5_q : std_logic_vector (127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_joined_BJ_6_q : std_logic_vector (127 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q : std_logic_vector (188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_f : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_g : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_q : std_logic_vector(188 downto 0);
    signal lowRangeB_uid740_pT3_uid466_polyEvalsinPiZ_in : std_logic_vector (1 downto 0);
    signal lowRangeB_uid740_pT3_uid466_polyEvalsinPiZ_b : std_logic_vector (1 downto 0);
    signal highBBits_uid741_pT3_uid466_polyEvalsinPiZ_in : std_logic_vector (30 downto 0);
    signal highBBits_uid741_pT3_uid466_polyEvalsinPiZ_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid755_pT4_uid472_polyEvalsinPiZ_in : std_logic_vector (18 downto 0);
    signal lowRangeB_uid755_pT4_uid472_polyEvalsinPiZ_b : std_logic_vector (18 downto 0);
    signal highBBits_uid756_pT4_uid472_polyEvalsinPiZ_in : std_logic_vector (47 downto 0);
    signal highBBits_uid756_pT4_uid472_polyEvalsinPiZ_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid776_pT5_uid478_polyEvalsinPiZ_in : std_logic_vector (18 downto 0);
    signal lowRangeB_uid776_pT5_uid478_polyEvalsinPiZ_b : std_logic_vector (18 downto 0);
    signal highBBits_uid777_pT5_uid478_polyEvalsinPiZ_in : std_logic_vector (53 downto 0);
    signal highBBits_uid777_pT5_uid478_polyEvalsinPiZ_b : std_logic_vector (34 downto 0);
    signal lowRangeB_uid807_pT3_uid497_polyEvalcosPiZ_in : std_logic_vector (1 downto 0);
    signal lowRangeB_uid807_pT3_uid497_polyEvalcosPiZ_b : std_logic_vector (1 downto 0);
    signal highBBits_uid808_pT3_uid497_polyEvalcosPiZ_in : std_logic_vector (30 downto 0);
    signal highBBits_uid808_pT3_uid497_polyEvalcosPiZ_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid822_pT4_uid503_polyEvalcosPiZ_in : std_logic_vector (18 downto 0);
    signal lowRangeB_uid822_pT4_uid503_polyEvalcosPiZ_b : std_logic_vector (18 downto 0);
    signal highBBits_uid823_pT4_uid503_polyEvalcosPiZ_in : std_logic_vector (47 downto 0);
    signal highBBits_uid823_pT4_uid503_polyEvalcosPiZ_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid843_pT5_uid509_polyEvalcosPiZ_in : std_logic_vector (18 downto 0);
    signal lowRangeB_uid843_pT5_uid509_polyEvalcosPiZ_b : std_logic_vector (18 downto 0);
    signal highBBits_uid844_pT5_uid509_polyEvalcosPiZ_in : std_logic_vector (53 downto 0);
    signal highBBits_uid844_pT5_uid509_polyEvalcosPiZ_b : std_logic_vector (34 downto 0);
    signal yT1_uid453_polyEvalsinPiZ_in : std_logic_vector (44 downto 0);
    signal yT1_uid453_polyEvalsinPiZ_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_in : std_logic_vector (17 downto 0);
    signal xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b : std_logic_vector (17 downto 0);
    signal xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_in : std_logic_vector (44 downto 0);
    signal xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b : std_logic_vector (25 downto 0);
    signal sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_in : std_logic_vector (17 downto 0);
    signal sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b : std_logic_vector (2 downto 0);
    signal yT1_uid484_polyEvalcosPiZ_in : std_logic_vector (44 downto 0);
    signal yT1_uid484_polyEvalcosPiZ_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_in : std_logic_vector (17 downto 0);
    signal xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b : std_logic_vector (17 downto 0);
    signal xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_in : std_logic_vector (44 downto 0);
    signal xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b : std_logic_vector (25 downto 0);
    signal sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_in : std_logic_vector (17 downto 0);
    signal sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b : std_logic_vector (2 downto 0);
    signal expSelBitsCos_uid141_fpSinCosXTest_q : std_logic_vector (3 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_in : std_logic_vector (80 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_in : std_logic_vector (107 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_4_in : std_logic_vector (134 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_4_b : std_logic_vector (26 downto 0);
    signal basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_in : std_logic_vector (72 downto 0);
    signal basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b : std_logic_vector (72 downto 0);
    signal rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (63 downto 0);
    signal rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid290_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (31 downto 0);
    signal vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (31 downto 0);
    signal expSinHC_uid74_fpSinCosXTest_a : std_logic_vector(11 downto 0);
    signal expSinHC_uid74_fpSinCosXTest_b : std_logic_vector(11 downto 0);
    signal expSinHC_uid74_fpSinCosXTest_o : std_logic_vector (11 downto 0);
    signal expSinHC_uid74_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal leftShiftStageSel6Dto5_uid330_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (6 downto 0);
    signal leftShiftStageSel6Dto5_uid330_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel4Dto3_uid341_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (4 downto 0);
    signal leftShiftStageSel4Dto3_uid341_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel2Dto1_uid352_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (2 downto 0);
    signal leftShiftStageSel2Dto1_uid352_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel0Dto0_uid357_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (0 downto 0);
    signal leftShiftStageSel0Dto0_uid357_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (63 downto 0);
    signal rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid371_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (31 downto 0);
    signal vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (31 downto 0);
    signal leftShiftStageSel6Dto5_uid411_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (6 downto 0);
    signal leftShiftStageSel6Dto5_uid411_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel4Dto3_uid422_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (4 downto 0);
    signal leftShiftStageSel4Dto3_uid422_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel2Dto1_uid433_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (2 downto 0);
    signal leftShiftStageSel2Dto1_uid433_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel0Dto0_uid438_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (0 downto 0);
    signal leftShiftStageSel0Dto0_uid438_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal expPhase1_uid205_rrx_uid34_fpSinCosXTest_a : std_logic_vector(6 downto 0);
    signal expPhase1_uid205_rrx_uid34_fpSinCosXTest_b : std_logic_vector(6 downto 0);
    signal expPhase1_uid205_rrx_uid34_fpSinCosXTest_o : std_logic_vector (6 downto 0);
    signal expPhase1_uid205_rrx_uid34_fpSinCosXTest_q : std_logic_vector (6 downto 0);
    signal leftShiftStageSel5Dto4_uid562_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (5 downto 0);
    signal leftShiftStageSel5Dto4_uid562_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel3Dto2_uid573_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal leftShiftStageSel3Dto2_uid573_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel1Dto0_uid584_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal leftShiftStageSel1Dto0_uid584_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (63 downto 0);
    signal rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (31 downto 0);
    signal vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (31 downto 0);
    signal finalExpExt_uid233_rrx_uid34_fpSinCosXTest_a : std_logic_vector(11 downto 0);
    signal finalExpExt_uid233_rrx_uid34_fpSinCosXTest_b : std_logic_vector(11 downto 0);
    signal finalExpExt_uid233_rrx_uid34_fpSinCosXTest_o : std_logic_vector (11 downto 0);
    signal finalExpExt_uid233_rrx_uid34_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal leftShiftStageSel6Dto5_uid684_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (6 downto 0);
    signal leftShiftStageSel6Dto5_uid684_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel4Dto3_uid695_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (4 downto 0);
    signal leftShiftStageSel4Dto3_uid695_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel2Dto1_uid706_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (2 downto 0);
    signal leftShiftStageSel2Dto1_uid706_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel0Dto0_uid711_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (0 downto 0);
    signal leftShiftStageSel0Dto0_uid711_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a_0_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a_0_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a_1_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a_1_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a_2_in : std_logic_vector (47 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a_2_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a_3_in : std_logic_vector (63 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a_3_b : std_logic_vector (15 downto 0);
    signal sSM0W_uid721_pT2_uid460_polyEvalsinPiZ_in : std_logic_vector (26 downto 0);
    signal sSM0W_uid721_pT2_uid460_polyEvalsinPiZ_b : std_logic_vector (4 downto 0);
    signal xTop27Bits_uid728_pT3_uid466_polyEvalsinPiZ_in : std_logic_vector (35 downto 0);
    signal xTop27Bits_uid728_pT3_uid466_polyEvalsinPiZ_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid731_pT3_uid466_polyEvalsinPiZ_in : std_logic_vector (35 downto 0);
    signal xTop18Bits_uid731_pT3_uid466_polyEvalsinPiZ_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid733_pT3_uid466_polyEvalsinPiZ_in : std_logic_vector (8 downto 0);
    signal xBottomBits_uid733_pT3_uid466_polyEvalsinPiZ_b : std_logic_vector (8 downto 0);
    signal xTop27Bits_uid745_pT4_uid472_polyEvalsinPiZ_in : std_logic_vector (43 downto 0);
    signal xTop27Bits_uid745_pT4_uid472_polyEvalsinPiZ_b : std_logic_vector (26 downto 0);
    signal xBottomBits_uid749_pT4_uid472_polyEvalsinPiZ_in : std_logic_vector (16 downto 0);
    signal xBottomBits_uid749_pT4_uid472_polyEvalsinPiZ_b : std_logic_vector (16 downto 0);
    signal sSM0W_uid788_pT2_uid491_polyEvalcosPiZ_in : std_logic_vector (26 downto 0);
    signal sSM0W_uid788_pT2_uid491_polyEvalcosPiZ_b : std_logic_vector (4 downto 0);
    signal xTop27Bits_uid795_pT3_uid497_polyEvalcosPiZ_in : std_logic_vector (35 downto 0);
    signal xTop27Bits_uid795_pT3_uid497_polyEvalcosPiZ_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid798_pT3_uid497_polyEvalcosPiZ_in : std_logic_vector (35 downto 0);
    signal xTop18Bits_uid798_pT3_uid497_polyEvalcosPiZ_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid800_pT3_uid497_polyEvalcosPiZ_in : std_logic_vector (8 downto 0);
    signal xBottomBits_uid800_pT3_uid497_polyEvalcosPiZ_b : std_logic_vector (8 downto 0);
    signal xTop27Bits_uid812_pT4_uid503_polyEvalcosPiZ_in : std_logic_vector (43 downto 0);
    signal xTop27Bits_uid812_pT4_uid503_polyEvalcosPiZ_b : std_logic_vector (26 downto 0);
    signal xBottomBits_uid816_pT4_uid503_polyEvalcosPiZ_in : std_logic_vector (16 downto 0);
    signal xBottomBits_uid816_pT4_uid503_polyEvalcosPiZ_b : std_logic_vector (16 downto 0);
    signal addr_uid81_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal addr_uid81_fpSinCosXTest_b : std_logic_vector (6 downto 0);
    signal rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (63 downto 0);
    signal vStage_uid283_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (26 downto 0);
    signal vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (26 downto 0);
    signal X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (58 downto 0);
    signal X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (58 downto 0);
    signal addr_uid83_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal addr_uid83_fpSinCosXTest_b : std_logic_vector (6 downto 0);
    signal rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (63 downto 0);
    signal vStage_uid364_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (26 downto 0);
    signal vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (26 downto 0);
    signal X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (58 downto 0);
    signal X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (58 downto 0);
    signal exp_uid167_rrx_uid34_fpSinCosXTest_in : std_logic_vector (62 downto 0);
    signal exp_uid167_rrx_uid34_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal frac_uid171_rrx_uid34_fpSinCosXTest_in : std_logic_vector (51 downto 0);
    signal frac_uid171_rrx_uid34_fpSinCosXTest_b : std_logic_vector (51 downto 0);
    signal exc_N_uid17_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid17_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid17_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStageSel4Dto3_uid260_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (4 downto 0);
    signal leftShiftStageSel4Dto3_uid260_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel2Dto1_uid271_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (2 downto 0);
    signal leftShiftStageSel2Dto1_uid271_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel0Dto0_uid276_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (0 downto 0);
    signal leftShiftStageSel0Dto0_uid276_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal fracRPostExcCos_uid139_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExcCos_uid139_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal expRPostExcCos_uid144_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal expRPostExcCos_uid144_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal fpSin_uid131_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (5 downto 0);
    signal leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal vCount_uid307_lzcZSin_uid66_fpSinCosXTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid307_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (3 downto 0);
    signal vCount_uid388_lzcZCos_uid69_fpSinCosXTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid388_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (3 downto 0);
    signal yTop27Bits_uid729_pT3_uid466_polyEvalsinPiZ_in : std_logic_vector (37 downto 0);
    signal yTop27Bits_uid729_pT3_uid466_polyEvalsinPiZ_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid732_pT3_uid466_polyEvalsinPiZ_in : std_logic_vector (10 downto 0);
    signal yBottomBits_uid732_pT3_uid466_polyEvalsinPiZ_b : std_logic_vector (10 downto 0);
    signal yTop18Bits_uid734_pT3_uid466_polyEvalsinPiZ_in : std_logic_vector (37 downto 0);
    signal yTop18Bits_uid734_pT3_uid466_polyEvalsinPiZ_b : std_logic_vector (17 downto 0);
    signal yTop27Bits_uid746_pT4_uid472_polyEvalsinPiZ_in : std_logic_vector (45 downto 0);
    signal yTop27Bits_uid746_pT4_uid472_polyEvalsinPiZ_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid748_pT4_uid472_polyEvalsinPiZ_in : std_logic_vector (18 downto 0);
    signal yBottomBits_uid748_pT4_uid472_polyEvalsinPiZ_b : std_logic_vector (18 downto 0);
    signal yTop27Bits_uid761_pT5_uid478_polyEvalsinPiZ_in : std_logic_vector (52 downto 0);
    signal yTop27Bits_uid761_pT5_uid478_polyEvalsinPiZ_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid763_pT5_uid478_polyEvalsinPiZ_in : std_logic_vector (25 downto 0);
    signal yBottomBits_uid763_pT5_uid478_polyEvalsinPiZ_b : std_logic_vector (25 downto 0);
    signal sSM0H_uid772_pT5_uid478_polyEvalsinPiZ_in : std_logic_vector (25 downto 0);
    signal sSM0H_uid772_pT5_uid478_polyEvalsinPiZ_b : std_logic_vector (2 downto 0);
    signal polyEvalSigsinPiZ_uid86_fpSinCosXTest_in : std_logic_vector (59 downto 0);
    signal polyEvalSigsinPiZ_uid86_fpSinCosXTest_b : std_logic_vector (54 downto 0);
    signal yTop27Bits_uid796_pT3_uid497_polyEvalcosPiZ_in : std_logic_vector (37 downto 0);
    signal yTop27Bits_uid796_pT3_uid497_polyEvalcosPiZ_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid799_pT3_uid497_polyEvalcosPiZ_in : std_logic_vector (10 downto 0);
    signal yBottomBits_uid799_pT3_uid497_polyEvalcosPiZ_b : std_logic_vector (10 downto 0);
    signal yTop18Bits_uid801_pT3_uid497_polyEvalcosPiZ_in : std_logic_vector (37 downto 0);
    signal yTop18Bits_uid801_pT3_uid497_polyEvalcosPiZ_b : std_logic_vector (17 downto 0);
    signal yTop27Bits_uid813_pT4_uid503_polyEvalcosPiZ_in : std_logic_vector (45 downto 0);
    signal yTop27Bits_uid813_pT4_uid503_polyEvalcosPiZ_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid815_pT4_uid503_polyEvalcosPiZ_in : std_logic_vector (18 downto 0);
    signal yBottomBits_uid815_pT4_uid503_polyEvalcosPiZ_b : std_logic_vector (18 downto 0);
    signal yTop27Bits_uid828_pT5_uid509_polyEvalcosPiZ_in : std_logic_vector (52 downto 0);
    signal yTop27Bits_uid828_pT5_uid509_polyEvalcosPiZ_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid830_pT5_uid509_polyEvalcosPiZ_in : std_logic_vector (25 downto 0);
    signal yBottomBits_uid830_pT5_uid509_polyEvalcosPiZ_b : std_logic_vector (25 downto 0);
    signal sSM0H_uid839_pT5_uid509_polyEvalcosPiZ_in : std_logic_vector (25 downto 0);
    signal sSM0H_uid839_pT5_uid509_polyEvalcosPiZ_b : std_logic_vector (2 downto 0);
    signal polyEvalSigcosPiZ_uid89_fpSinCosXTest_in : std_logic_vector (59 downto 0);
    signal polyEvalSigcosPiZ_uid89_fpSinCosXTest_b : std_logic_vector (54 downto 0);
    signal vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (3 downto 0);
    signal leftShiftStage3Idx1_uid623_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage3Idx2_uid626_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage3Idx3_uid629_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (3 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_1_out1_BJ_q : std_logic_vector (127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_1_out2_BJ_q : std_logic_vector (127 downto 0);
    signal fracRSinPreRnd_uid97_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal fracRSinPreRnd_uid97_fpSinCosXTest_q : std_logic_vector (52 downto 0);
    signal join_uid99_fpSinCosXTest_q : std_logic_vector (1 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_1_out1_BJ_q : std_logic_vector (127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_1_out2_BJ_q : std_logic_vector (127 downto 0);
    signal fracRCosPreRnd_uid110_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal fracRCosPreRnd_uid110_fpSinCosXTest_q : std_logic_vector (52 downto 0);
    signal cosRndOp_uid112_uid113_fpSinCosXTest_q : std_logic_vector (53 downto 0);
    signal leftShiftStage0Idx1_uid253_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage0Idx2_uid256_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage0Idx3_uid259_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal sumAHighB_uid457_polyEvalsinPiZ_a : std_logic_vector(27 downto 0);
    signal sumAHighB_uid457_polyEvalsinPiZ_b : std_logic_vector(27 downto 0);
    signal sumAHighB_uid457_polyEvalsinPiZ_o : std_logic_vector (27 downto 0);
    signal sumAHighB_uid457_polyEvalsinPiZ_q : std_logic_vector (27 downto 0);
    signal R_uid727_pT2_uid460_polyEvalsinPiZ_in : std_logic_vector (53 downto 0);
    signal R_uid727_pT2_uid460_polyEvalsinPiZ_b : std_logic_vector (30 downto 0);
    signal sumAHighB_uid488_polyEvalcosPiZ_a : std_logic_vector(27 downto 0);
    signal sumAHighB_uid488_polyEvalcosPiZ_b : std_logic_vector(27 downto 0);
    signal sumAHighB_uid488_polyEvalcosPiZ_o : std_logic_vector (27 downto 0);
    signal sumAHighB_uid488_polyEvalcosPiZ_q : std_logic_vector (27 downto 0);
    signal R_uid794_pT2_uid491_polyEvalcosPiZ_in : std_logic_vector (53 downto 0);
    signal R_uid794_pT2_uid491_polyEvalcosPiZ_b : std_logic_vector (30 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_f : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_g : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andAB_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andAB_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andAB_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andAC_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andAC_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andAC_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andAD_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andAD_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andAD_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andAE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andAE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andAE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andAF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andAF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andAF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABCD_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABCD_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABCD_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABCD_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABCD_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABCE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABCE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABCE_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABCE_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABCE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABCF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABCF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABCF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABCF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABCF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABDE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABDE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABDE_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABDE_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABDE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABDF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABDF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABDF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABDF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABDF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABEF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABEF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABEF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABEF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andABEF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andACDE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andACDE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andACDE_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andACDE_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andACDE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andACDF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andACDF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andACDF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andACDF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andACDF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andACEF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andACEF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andACEF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andACEF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andACEF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andADEF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andADEF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andADEF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andADEF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andADEF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBC_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBC_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBC_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBD_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBD_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBD_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andCD_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andCD_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andCD_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andCE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andCE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andCE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andCF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andCF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andCF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andDE_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andDE_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andDE_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andDF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andDF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andDF_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andEF_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andEF_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_andEF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_f : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_g : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andAB_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andAB_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andAB_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andAC_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andAC_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andAC_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andAD_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andAD_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andAD_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andAE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andAE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andAE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andAF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andAF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andAF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABCD_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABCD_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABCD_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABCD_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABCD_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABCE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABCE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABCE_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABCE_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABCE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABCF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABCF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABCF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABCF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABCF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABDE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABDE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABDE_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABDE_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABDE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABDF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABDF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABDF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABDF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABDF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABEF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABEF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABEF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABEF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andABEF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andACDE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andACDE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andACDE_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andACDE_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andACDE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andACDF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andACDF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andACDF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andACDF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andACDF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andACEF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andACEF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andACEF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andACEF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andACEF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andADEF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andADEF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andADEF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andADEF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andADEF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBC_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBC_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBC_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBD_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBD_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBD_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andCD_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andCD_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andCD_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andCE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andCE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andCE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andCF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andCF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andCF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andDE_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andDE_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andDE_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andDF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andDF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andDF_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andEF_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andEF_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_andEF_q : std_logic_vector(127 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_f : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_g : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_h : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_i : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_j : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_k : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_l : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_m : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_n : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_o : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_p : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_d : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_f : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_g : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_h : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_i : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_j : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_k : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_l : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_m : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_n : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_o : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_p : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_q : std_logic_vector(188 downto 0);
    signal sumAHighB_uid742_pT3_uid466_polyEvalsinPiZ_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid742_pT3_uid466_polyEvalsinPiZ_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid742_pT3_uid466_polyEvalsinPiZ_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid742_pT3_uid466_polyEvalsinPiZ_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid757_pT4_uid472_polyEvalsinPiZ_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid757_pT4_uid472_polyEvalsinPiZ_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid757_pT4_uid472_polyEvalsinPiZ_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid757_pT4_uid472_polyEvalsinPiZ_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid778_pT5_uid478_polyEvalsinPiZ_a : std_logic_vector(60 downto 0);
    signal sumAHighB_uid778_pT5_uid478_polyEvalsinPiZ_b : std_logic_vector(60 downto 0);
    signal sumAHighB_uid778_pT5_uid478_polyEvalsinPiZ_o : std_logic_vector (60 downto 0);
    signal sumAHighB_uid778_pT5_uid478_polyEvalsinPiZ_q : std_logic_vector (60 downto 0);
    signal sumAHighB_uid809_pT3_uid497_polyEvalcosPiZ_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid809_pT3_uid497_polyEvalcosPiZ_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid809_pT3_uid497_polyEvalcosPiZ_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid809_pT3_uid497_polyEvalcosPiZ_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid824_pT4_uid503_polyEvalcosPiZ_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid824_pT4_uid503_polyEvalcosPiZ_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid824_pT4_uid503_polyEvalcosPiZ_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid824_pT4_uid503_polyEvalcosPiZ_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid845_pT5_uid509_polyEvalcosPiZ_a : std_logic_vector(60 downto 0);
    signal sumAHighB_uid845_pT5_uid509_polyEvalcosPiZ_b : std_logic_vector(60 downto 0);
    signal sumAHighB_uid845_pT5_uid509_polyEvalcosPiZ_o : std_logic_vector (60 downto 0);
    signal sumAHighB_uid845_pT5_uid509_polyEvalcosPiZ_q : std_logic_vector (60 downto 0);
    signal rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (72 downto 0);
    signal rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (63 downto 0);
    signal vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (8 downto 0);
    signal vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (8 downto 0);
    signal X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (40 downto 0);
    signal X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (40 downto 0);
    signal expSinHCR_uid75_fpSinCosXTest_in : std_logic_vector (10 downto 0);
    signal expSinHCR_uid75_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal expRR_uid241_rrx_uid34_fpSinCosXTest_in : std_logic_vector (10 downto 0);
    signal expRR_uid241_rrx_uid34_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal pad_xBottomBits_uid733_uid736_pT3_uid466_polyEvalsinPiZ_q : std_logic_vector (16 downto 0);
    signal pad_xBottomBits_uid749_uid751_pT4_uid472_polyEvalsinPiZ_q : std_logic_vector (25 downto 0);
    signal pad_xBottomBits_uid800_uid803_pT3_uid497_polyEvalcosPiZ_q : std_logic_vector (16 downto 0);
    signal pad_xBottomBits_uid816_uid818_pT4_uid503_polyEvalcosPiZ_q : std_logic_vector (25 downto 0);
    signal expXIsZero_uid168_rrx_uid34_fpSinCosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid168_rrx_uid34_fpSinCosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid168_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid170_rrx_uid34_fpSinCosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid170_rrx_uid34_fpSinCosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid170_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_a : std_logic_vector(13 downto 0);
    signal xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_b : std_logic_vector(13 downto 0);
    signal xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_o : std_logic_vector (13 downto 0);
    signal xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_cin : std_logic_vector (0 downto 0);
    signal xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c : std_logic_vector (0 downto 0);
    signal xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n : std_logic_vector (0 downto 0);
    signal xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_a : std_logic_vector(13 downto 0);
    signal xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_b : std_logic_vector(13 downto 0);
    signal xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_o : std_logic_vector (13 downto 0);
    signal xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_cin : std_logic_vector (0 downto 0);
    signal xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c : std_logic_vector (0 downto 0);
    signal xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n : std_logic_vector (0 downto 0);
    signal expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_a : std_logic_vector(11 downto 0);
    signal expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_b : std_logic_vector(11 downto 0);
    signal expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_o : std_logic_vector (11 downto 0);
    signal expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (51 downto 0);
    signal rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (19 downto 0);
    signal vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (19 downto 0);
    signal X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (35 downto 0);
    signal X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (35 downto 0);
    signal X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal fpCos_uid156_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid314_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal vStage_uid314_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid395_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal vStage_uid395_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal spad_yBottomBits_uid732_uid735_pT3_uid466_polyEvalsinPiZ_q : std_logic_vector (11 downto 0);
    signal spad_yBottomBits_uid748_uid750_pT4_uid472_polyEvalsinPiZ_q : std_logic_vector (19 downto 0);
    signal pad_yBottomBits_uid763_uid769_pT5_uid478_polyEvalsinPiZ_q : std_logic_vector (26 downto 0);
    signal multSinOp2_uid91_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal multSinOp2_uid91_fpSinCosXTest_q : std_logic_vector (54 downto 0);
    signal spad_yBottomBits_uid799_uid802_pT3_uid497_polyEvalcosPiZ_q : std_logic_vector (11 downto 0);
    signal spad_yBottomBits_uid815_uid817_pT4_uid503_polyEvalcosPiZ_q : std_logic_vector (19 downto 0);
    signal pad_yBottomBits_uid830_uid836_pT5_uid509_polyEvalcosPiZ_q : std_logic_vector (26 downto 0);
    signal mulCos_uid105_fpSinCosXTest_b_0_in : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_b_0_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_b_1_in : std_logic_vector (31 downto 0);
    signal mulCos_uid105_fpSinCosXTest_b_1_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_b_2_in : std_logic_vector (47 downto 0);
    signal mulCos_uid105_fpSinCosXTest_b_2_b : std_logic_vector (15 downto 0);
    signal mulCos_uid105_fpSinCosXTest_b_3_in : std_logic_vector (63 downto 0);
    signal mulCos_uid105_fpSinCosXTest_b_3_b : std_logic_vector (15 downto 0);
    signal rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_andAB_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_andAB_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_andAB_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_andBC_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_andBC_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_andBC_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_andAC_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_andAC_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_andAC_q : std_logic_vector(127 downto 0);
    signal expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal sinRndOp_uid100_uid101_fpSinCosXTest_q : std_logic_vector (54 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_andAB_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_andAB_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_andAB_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_andBC_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_andBC_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_andBC_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_andAC_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_andAC_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_andAC_q : std_logic_vector(127 downto 0);
    signal expFracRCosPreRnd_uid111_uid111_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal s1_uid455_uid458_polyEvalsinPiZ_q : std_logic_vector (28 downto 0);
    signal s1_uid486_uid489_polyEvalcosPiZ_q : std_logic_vector (28 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_f : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_g : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_h : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_i : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_j : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_k : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_l : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_m : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_n : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_o : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_p : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_q : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_f : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_g : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_h : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_i : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_j : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_k : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_l : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_m : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_n : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_o : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_p : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP0_orOne_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_f : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_g : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_h : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_i : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_j : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_k : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_l : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_m : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_n : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_o : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_p : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_f : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_g : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_h : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_i : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_j : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_k : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_l : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_m : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_n : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_o : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_p : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP0_orOne_q : std_logic_vector(127 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_lsb_BS_in : std_logic_vector (187 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_lsb_BS_b : std_logic_vector (187 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_lsb_BS_in : std_logic_vector (186 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_lsb_BS_b : std_logic_vector (186 downto 0);
    signal add0_uid740_uid743_pT3_uid466_polyEvalsinPiZ_q : std_logic_vector (56 downto 0);
    signal add0_uid755_uid758_pT4_uid472_polyEvalsinPiZ_q : std_logic_vector (73 downto 0);
    signal add0_uid776_uid779_pT5_uid478_polyEvalsinPiZ_q : std_logic_vector (79 downto 0);
    signal add0_uid807_uid810_pT3_uid497_polyEvalcosPiZ_q : std_logic_vector (56 downto 0);
    signal add0_uid822_uid825_pT4_uid503_polyEvalcosPiZ_q : std_logic_vector (73 downto 0);
    signal add0_uid843_uid846_pT5_uid509_polyEvalcosPiZ_q : std_logic_vector (79 downto 0);
    signal expPSin_uid76_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal expPSin_uid76_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal LeftShiftStage082dto0_uid333_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (82 downto 0);
    signal LeftShiftStage082dto0_uid333_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (82 downto 0);
    signal LeftShiftStage074dto0_uid336_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (74 downto 0);
    signal LeftShiftStage074dto0_uid336_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (74 downto 0);
    signal LeftShiftStage066dto0_uid339_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (66 downto 0);
    signal LeftShiftStage066dto0_uid339_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (66 downto 0);
    signal LeftShiftStage082dto0_uid414_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (82 downto 0);
    signal LeftShiftStage082dto0_uid414_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (82 downto 0);
    signal LeftShiftStage074dto0_uid417_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (74 downto 0);
    signal LeftShiftStage074dto0_uid417_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (74 downto 0);
    signal LeftShiftStage066dto0_uid420_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (66 downto 0);
    signal LeftShiftStage066dto0_uid420_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (66 downto 0);
    signal LeftShiftStage047dto0_uid565_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (47 downto 0);
    signal LeftShiftStage047dto0_uid565_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (47 downto 0);
    signal LeftShiftStage043dto0_uid568_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (43 downto 0);
    signal LeftShiftStage043dto0_uid568_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (43 downto 0);
    signal LeftShiftStage039dto0_uid571_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (39 downto 0);
    signal LeftShiftStage039dto0_uid571_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (39 downto 0);
    signal finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal LeftShiftStage064dto0_uid687_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (64 downto 0);
    signal LeftShiftStage064dto0_uid687_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (64 downto 0);
    signal LeftShiftStage056dto0_uid690_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (56 downto 0);
    signal LeftShiftStage056dto0_uid690_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (56 downto 0);
    signal LeftShiftStage048dto0_uid693_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (48 downto 0);
    signal LeftShiftStage048dto0_uid693_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (48 downto 0);
    signal InvExpXIsZero_uid178_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid178_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid173_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid173_rrx_uid34_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid173_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_in : std_logic_vector (9 downto 0);
    signal expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b : std_logic_vector (9 downto 0);
    signal InvFracXIsZero_uid174_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid174_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid520_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (31 downto 0);
    signal LeftShiftStage091dto0_uid263_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (91 downto 0);
    signal LeftShiftStage091dto0_uid263_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (91 downto 0);
    signal LeftShiftStage089dto0_uid266_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (89 downto 0);
    signal LeftShiftStage089dto0_uid266_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (89 downto 0);
    signal LeftShiftStage087dto0_uid269_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (87 downto 0);
    signal LeftShiftStage087dto0_uid269_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (87 downto 0);
    signal LeftShiftStage0193dto0_uid600_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (193 downto 0);
    signal LeftShiftStage0193dto0_uid600_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (193 downto 0);
    signal LeftShiftStage0177dto0_uid603_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (177 downto 0);
    signal LeftShiftStage0177dto0_uid603_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (177 downto 0);
    signal LeftShiftStage0161dto0_uid606_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (161 downto 0);
    signal LeftShiftStage0161dto0_uid606_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (161 downto 0);
    signal vCount_uid313_lzcZSin_uid66_fpSinCosXTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid313_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (1 downto 0);
    signal vCount_uid394_lzcZCos_uid69_fpSinCosXTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid394_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (1 downto 0);
    signal pad_yBottomBits_uid732_uid737_pT3_uid466_polyEvalsinPiZ_q : std_logic_vector (17 downto 0);
    signal pad_yBottomBits_uid748_uid752_pT4_uid472_polyEvalsinPiZ_q : std_logic_vector (26 downto 0);
    signal mulSin_uid92_fpSinCosXTest_b_0_in : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_b_0_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_b_1_in : std_logic_vector (31 downto 0);
    signal mulSin_uid92_fpSinCosXTest_b_1_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_b_2_in : std_logic_vector (47 downto 0);
    signal mulSin_uid92_fpSinCosXTest_b_2_b : std_logic_vector (15 downto 0);
    signal mulSin_uid92_fpSinCosXTest_b_3_in : std_logic_vector (63 downto 0);
    signal mulSin_uid92_fpSinCosXTest_b_3_b : std_logic_vector (15 downto 0);
    signal pad_yBottomBits_uid799_uid804_pT3_uid497_polyEvalcosPiZ_q : std_logic_vector (17 downto 0);
    signal pad_yBottomBits_uid815_uid819_pT4_uid503_polyEvalcosPiZ_q : std_logic_vector (26 downto 0);
    signal vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (1 downto 0);
    signal truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest_in : std_logic_vector (209 downto 0);
    signal truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest_b : std_logic_vector (72 downto 0);
    signal vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (1 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_orOne_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_orOne_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_orOne_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP2_orOne_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_orOne_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_orOne_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_orOne_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP2_orOne_q : std_logic_vector(127 downto 0);
    signal yTop27Bits_uid718_pT2_uid460_polyEvalsinPiZ_in : std_logic_vector (28 downto 0);
    signal yTop27Bits_uid718_pT2_uid460_polyEvalsinPiZ_b : std_logic_vector (26 downto 0);
    signal sSM0H_uid720_pT2_uid460_polyEvalsinPiZ_in : std_logic_vector (1 downto 0);
    signal sSM0H_uid720_pT2_uid460_polyEvalsinPiZ_b : std_logic_vector (1 downto 0);
    signal yTop27Bits_uid785_pT2_uid491_polyEvalcosPiZ_in : std_logic_vector (28 downto 0);
    signal yTop27Bits_uid785_pT2_uid491_polyEvalcosPiZ_b : std_logic_vector (26 downto 0);
    signal sSM0H_uid787_pT2_uid491_polyEvalcosPiZ_in : std_logic_vector (1 downto 0);
    signal sSM0H_uid787_pT2_uid491_polyEvalcosPiZ_b : std_logic_vector (1 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_0_out1_lsb_BS_in : std_logic_vector (126 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_0_out1_lsb_BS_b : std_logic_vector (126 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_0_out2_lsb_BS_in : std_logic_vector (125 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_0_out2_lsb_BS_b : std_logic_vector (125 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_0_out1_lsb_BS_in : std_logic_vector (126 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_0_out1_lsb_BS_b : std_logic_vector (126 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_0_out2_lsb_BS_in : std_logic_vector (125 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_0_out2_lsb_BS_b : std_logic_vector (125 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_BJ_q : std_logic_vector (188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_BJ_q : std_logic_vector (188 downto 0);
    signal R_uid744_pT3_uid466_polyEvalsinPiZ_in : std_logic_vector (55 downto 0);
    signal R_uid744_pT3_uid466_polyEvalsinPiZ_b : std_logic_vector (37 downto 0);
    signal R_uid759_pT4_uid472_polyEvalsinPiZ_in : std_logic_vector (72 downto 0);
    signal R_uid759_pT4_uid472_polyEvalsinPiZ_b : std_logic_vector (46 downto 0);
    signal R_uid780_pT5_uid478_polyEvalsinPiZ_in : std_logic_vector (78 downto 0);
    signal R_uid780_pT5_uid478_polyEvalsinPiZ_b : std_logic_vector (54 downto 0);
    signal R_uid811_pT3_uid497_polyEvalcosPiZ_in : std_logic_vector (55 downto 0);
    signal R_uid811_pT3_uid497_polyEvalcosPiZ_b : std_logic_vector (37 downto 0);
    signal R_uid826_pT4_uid503_polyEvalcosPiZ_in : std_logic_vector (72 downto 0);
    signal R_uid826_pT4_uid503_polyEvalcosPiZ_b : std_logic_vector (46 downto 0);
    signal R_uid847_pT5_uid509_polyEvalcosPiZ_in : std_logic_vector (78 downto 0);
    signal R_uid847_pT5_uid509_polyEvalcosPiZ_b : std_logic_vector (54 downto 0);
    signal leftShiftStage1Idx1_uid334_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1Idx2_uid337_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1Idx3_uid340_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1Idx1_uid415_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1Idx2_uid418_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1Idx3_uid421_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1Idx1_uid566_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage1Idx2_uid569_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage1Idx3_uid572_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal finalExp_uid244_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal finalExp_uid244_rrx_uid34_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal leftShiftStage1Idx1_uid688_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage1Idx2_uid691_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage1Idx3_uid694_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal InvExc_I_uid177_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid177_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal exc_N_uid175_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid175_rrx_uid34_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid175_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (31 downto 0);
    signal leftShiftStage1Idx1_uid264_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage1Idx2_uid267_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage1Idx3_uid270_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage1Idx1_uid601_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage1Idx2_uid604_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage1Idx3_uid607_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal lowRangeA_uid225_rrx_uid34_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal highABits_uid226_rrx_uid34_fpSinCosXTest_in : std_logic_vector (72 downto 0);
    signal highABits_uid226_rrx_uid34_fpSinCosXTest_b : std_logic_vector (64 downto 0);
    signal rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_2_out1_lsb_BS_in : std_logic_vector (126 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_2_out1_lsb_BS_b : std_logic_vector (126 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_2_out1_lsb_BS_in : std_logic_vector (126 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_2_out1_lsb_BS_b : std_logic_vector (126 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q : std_logic_vector (127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_0_out2_BJ_q : std_logic_vector (127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q : std_logic_vector (127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_0_out2_BJ_q : std_logic_vector (127 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_q : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_q : std_logic_vector(188 downto 0);
    signal leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal InvExc_N_uid176_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid176_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (31 downto 0);
    signal rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_2_out1_BJ_q : std_logic_vector (127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_2_out1_BJ_q : std_logic_vector (127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_a : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_b : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_c : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_d : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_f : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_g : std_logic_vector(127 downto 0);
    signal mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_q : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_a : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_b : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_c : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_d : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_f : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_g : std_logic_vector(127 downto 0);
    signal mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_q : std_logic_vector(127 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_a : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_b : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_c : std_logic_vector(188 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_q : std_logic_vector(188 downto 0);
    signal LeftShiftStage188dto0_uid344_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (88 downto 0);
    signal LeftShiftStage188dto0_uid344_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (88 downto 0);
    signal LeftShiftStage186dto0_uid347_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (86 downto 0);
    signal LeftShiftStage186dto0_uid347_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (86 downto 0);
    signal LeftShiftStage184dto0_uid350_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (84 downto 0);
    signal LeftShiftStage184dto0_uid350_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (84 downto 0);
    signal LeftShiftStage188dto0_uid425_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (88 downto 0);
    signal LeftShiftStage188dto0_uid425_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (88 downto 0);
    signal LeftShiftStage186dto0_uid428_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (86 downto 0);
    signal LeftShiftStage186dto0_uid428_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (86 downto 0);
    signal LeftShiftStage184dto0_uid431_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (84 downto 0);
    signal LeftShiftStage184dto0_uid431_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (84 downto 0);
    signal LeftShiftStage150dto0_uid576_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (50 downto 0);
    signal LeftShiftStage150dto0_uid576_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (50 downto 0);
    signal LeftShiftStage149dto0_uid579_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (49 downto 0);
    signal LeftShiftStage149dto0_uid579_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (49 downto 0);
    signal LeftShiftStage148dto0_uid582_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (48 downto 0);
    signal LeftShiftStage148dto0_uid582_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (48 downto 0);
    signal LeftShiftStage170dto0_uid698_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (70 downto 0);
    signal LeftShiftStage170dto0_uid698_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (70 downto 0);
    signal LeftShiftStage168dto0_uid701_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (68 downto 0);
    signal LeftShiftStage168dto0_uid701_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (68 downto 0);
    signal LeftShiftStage166dto0_uid704_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (66 downto 0);
    signal LeftShiftStage166dto0_uid704_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (66 downto 0);
    signal exc_R_uid179_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid179_rrx_uid34_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid179_rrx_uid34_fpSinCosXTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid179_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal LeftShiftStage192dto0_uid274_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (92 downto 0);
    signal LeftShiftStage192dto0_uid274_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (92 downto 0);
    signal LeftShiftStage1205dto0_uid611_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (205 downto 0);
    signal LeftShiftStage1205dto0_uid611_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (205 downto 0);
    signal LeftShiftStage1201dto0_uid614_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (201 downto 0);
    signal LeftShiftStage1201dto0_uid614_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (201 downto 0);
    signal LeftShiftStage1197dto0_uid617_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (197 downto 0);
    signal LeftShiftStage1197dto0_uid617_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (197 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_lsb_BS_in : std_logic_vector (187 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_lsb_BS_b : std_logic_vector (187 downto 0);
    signal leftShiftStage2Idx1_uid345_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2Idx2_uid348_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2Idx3_uid351_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2Idx1_uid426_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2Idx2_uid429_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2Idx3_uid432_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2Idx1_uid577_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage2Idx2_uid580_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage2Idx3_uid583_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage2Idx1_uid699_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage2Idx2_uid702_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage2Idx3_uid705_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage2Idx1_uid275_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_BJ_q : std_logic_vector (188 downto 0);
    signal leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal LeftShiftStage289dto0_uid355_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (89 downto 0);
    signal LeftShiftStage289dto0_uid355_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (89 downto 0);
    signal LeftShiftStage289dto0_uid436_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (89 downto 0);
    signal LeftShiftStage289dto0_uid436_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (89 downto 0);
    signal normFracBranchRR_uid201_rrx_uid34_fpSinCosXTest_q : std_logic_vector (52 downto 0);
    signal LeftShiftStage271dto0_uid709_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (71 downto 0);
    signal LeftShiftStage271dto0_uid709_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (71 downto 0);
    signal intXParity_uid49_fpSinCosXTest_in : std_logic_vector (93 downto 0);
    signal intXParity_uid49_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal y_uid50_fpSinCosXTest_in : std_logic_vector (92 downto 0);
    signal y_uid50_fpSinCosXTest_b : std_logic_vector (91 downto 0);
    signal leftShiftStage3Idx1_uid356_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage3Idx1_uid437_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal normFrac_uid203_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal normFrac_uid203_rrx_uid34_fpSinCosXTest_q : std_logic_vector (52 downto 0);
    signal leftShiftStage3Idx1_uid710_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal yTopWFRRP1_uid53_fpSinCosXTest_in : std_logic_vector (91 downto 0);
    signal yTopWFRRP1_uid53_fpSinCosXTest_b : std_logic_vector (52 downto 0);
    signal leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_in : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_b : std_logic_vector (26 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_in : std_logic_vector (53 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_b : std_logic_vector (26 downto 0);
    signal leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal pHigh_uid72_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal pHigh_uid72_fpSinCosXTest_b : std_logic_vector (54 downto 0);
    signal finalFracRR_uid234_rrx_uid34_fpSinCosXTest_in : std_logic_vector (71 downto 0);
    signal finalFracRR_uid234_rrx_uid34_fpSinCosXTest_b : std_logic_vector (64 downto 0);
    signal finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_q : std_logic_vector (64 downto 0);
    signal finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest_in : std_logic_vector (64 downto 0);
    signal finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest_b : std_logic_vector (63 downto 0);
    signal finalFrac_uid240_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal finalFrac_uid240_rrx_uid34_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal RRangeRed_uid245_rrx_uid34_fpSinCosXTest_q : std_logic_vector (75 downto 0);
    signal sRPostExc_uid248_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal sRPostExc_uid248_rrx_uid34_fpSinCosXTest_q : std_logic_vector (75 downto 0);
    signal expXRR_uid38_fpSinCosXTest_in : std_logic_vector (74 downto 0);
    signal expXRR_uid38_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal fracXRR_uid39_fpSinCosXTest_in : std_logic_vector (63 downto 0);
    signal fracXRR_uid39_fpSinCosXTest_b : std_logic_vector (63 downto 0);
begin


	--VCC(CONSTANT,1)
    VCC_q <= "1";

	--ld_xIn_v_to_xOut_v_notEnable(LOGICAL,3404)
    ld_xIn_v_to_xOut_v_notEnable_a <= en;
    ld_xIn_v_to_xOut_v_notEnable_q <= not ld_xIn_v_to_xOut_v_notEnable_a;

	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor(LOGICAL,3583)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_b <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena_q;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_q <= not (ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_a or ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_b);

	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_mem_top(CONSTANT,3579)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_mem_top_q <= "011101";

	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp(LOGICAL,3580)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_a <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_mem_top_q;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdmux_q);
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_q <= "1" when ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_a = ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_b else "0";

	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmpReg(REG,3581)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmpReg_q <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena(REG,3584)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_q = "1") THEN
                ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena_q <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd(LOGICAL,3585)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_a <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena_q;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_b <= en;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_q <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_a and ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_b;

	--GND(CONSTANT,0)
    GND_q <= "0";

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor(LOGICAL,3665)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_b <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_q <= not (ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_a or ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_b);

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_mem_top(CONSTANT,3661)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_mem_top_q <= "01110";

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp(LOGICAL,3662)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_a <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_mem_top_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdmux_q);
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_q <= "1" when ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_a = ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_b else "0";

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmpReg(REG,3663)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmpReg_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena(REG,3666)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_q = "1") THEN
                ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd(LOGICAL,3667)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_a <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_b <= en;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_a and ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_b;

	--expFracX_uid160_px_uid33_fpSinCosXTest(BITSELECT,159)@0
    expFracX_uid160_px_uid33_fpSinCosXTest_in <= xIn_0(62 downto 0);
    expFracX_uid160_px_uid33_fpSinCosXTest_b <= expFracX_uid160_px_uid33_fpSinCosXTest_in(62 downto 0);

	--R_uid161_px_uid33_fpSinCosXTest(BITJOIN,160)@0
    R_uid161_px_uid33_fpSinCosXTest_q <= GND_q & expFracX_uid160_px_uid33_fpSinCosXTest_b;

	--exp_uid167_rrx_uid34_fpSinCosXTest(BITSELECT,166)@0
    exp_uid167_rrx_uid34_fpSinCosXTest_in <= R_uid161_px_uid33_fpSinCosXTest_q(62 downto 0);
    exp_uid167_rrx_uid34_fpSinCosXTest_b <= exp_uid167_rrx_uid34_fpSinCosXTest_in(62 downto 52);

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt(COUNTER,3657)
    -- every=1, low=0, high=14, step=1, init=1
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i = 13 THEN
                      ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_eq = '1') THEN
                        ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i - 14;
                    ELSE
                        ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i,4));


	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdreg(REG,3658)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdreg_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdmux(MUX,3659)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdmux_s <= en;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdmux: PROCESS (ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdmux_s, ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdreg_q, ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_q)
    BEGIN
            CASE ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdmux_s IS
                  WHEN "0" => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdmux_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdreg_q;
                  WHEN "1" => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdmux_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_q;
                  WHEN OTHERS => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem(DUALMEM,3656)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_reset0 <= areset;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_ia <= exp_uid167_rrx_uid34_fpSinCosXTest_b;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_aa <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdreg_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_ab <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdmux_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 4,
        numwords_a => 15,
        width_b => 11,
        widthad_b => 4,
        numwords_b => 15,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_iq,
        address_a => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_aa,
        data_a => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_ia
    );
        ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_iq(10 downto 0);

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_outputreg(DELAY,3655)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_outputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_q, xout => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--zs_uid279_lzcZSin_uid66_fpSinCosXTest(CONSTANT,278)
    zs_uid279_lzcZSin_uid66_fpSinCosXTest_q <= "0000000000000000000000000000000000000000000000000000000000000000";

	--biasP1_uid184_rrx_uid34_fpSinCosXTest(CONSTANT,183)
    biasP1_uid184_rrx_uid34_fpSinCosXTest_q <= "10000000000";

	--expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest(SUB,189)@0
    expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & exp_uid167_rrx_uid34_fpSinCosXTest_b);
    expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR("0" & biasP1_uid184_rrx_uid34_fpSinCosXTest_q);
            expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_a) - UNSIGNED(expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_b));
    expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_q <= expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_o(11 downto 0);


	--expXTableAddr_uid191_rrx_uid34_fpSinCosXTest(BITSELECT,190)@0
    expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_in <= expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_q(9 downto 0);
    expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b <= expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_in(9 downto 0);

	--reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0(REG,1250)@0
    reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0_q <= "0000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0_q <= expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem(DUALMEM,1144)@1
    fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_reset0 <= areset;
    fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_ia <= (others => '0');
    fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_aa <= (others => '0');
    fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_ab <= reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0_q;
    fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 10,
        numwords_a => 1023,
        width_b => 1,
        widthad_b => 10,
        numwords_b => 1023,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("FPSinCosXDPS5f375_fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_reset0,
        clock0 => clk,
        address_b => fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_iq,
        address_a => fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_aa,
        data_a => fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_ia
    );
        fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q <= fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_iq(0 downto 0);

	--ld_fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q_to_os_uid194_rrx_uid34_fpSinCosXTest_b(DELAY,1640)@3
    ld_fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q_to_os_uid194_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q, xout => ld_fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q_to_os_uid194_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor(LOGICAL,3949)
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_b <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena_q;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_q <= not (ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_a or ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_b);

	--ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_mem_top(CONSTANT,3945)
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_mem_top_q <= "0110";

	--ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmp(LOGICAL,3946)
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmp_a <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_mem_top_q;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdmux_q);
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmp_q <= "1" when ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmp_a = ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmp_b else "0";

	--ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmpReg(REG,3947)
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmpReg_q <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena(REG,3950)
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_q = "1") THEN
                ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena_q <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd(LOGICAL,3951)
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_a <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena_q;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_b <= en;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_q <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_a and ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_b;

	--ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt(COUNTER,3941)
    -- every=1, low=0, high=6, step=1, init=1
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_i = 5 THEN
                      ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_eq = '1') THEN
                        ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_i <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_i - 6;
                    ELSE
                        ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_i <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_i,3));


	--ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdreg(REG,3942)
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdreg_q <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdmux(MUX,3943)
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdmux_s <= en;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdmux: PROCESS (ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdmux_s, ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdreg_q, ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdmux_q <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdreg_q;
                  WHEN "1" => ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdmux_q <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem(DUALMEM,3940)
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_reset0 <= areset;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_ia <= expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_aa <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdreg_q;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_ab <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdmux_q;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 10,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_iq,
        address_a => ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_aa,
        data_a => ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_ia
    );
        ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_q <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_iq(9 downto 0);

	--reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0(REG,1284)@8
    reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_q <= "0000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_q <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem(DUALMEM,1143)@9
    fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_reset0 <= areset;
    fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_ia <= (others => '0');
    fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_aa <= (others => '0');
    fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_ab <= reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_q;
    fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 64,
        widthad_a => 10,
        numwords_a => 1023,
        width_b => 64,
        widthad_b => 10,
        numwords_b => 1023,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("FPSinCosXDPS5f375_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_reset0,
        clock0 => clk,
        address_b => fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_iq,
        address_a => fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_aa,
        data_a => fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_ia
    );
        fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_q <= fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_iq(63 downto 0);

	--os_uid194_rrx_uid34_fpSinCosXTest(BITJOIN,193)@11
    os_uid194_rrx_uid34_fpSinCosXTest_q <= ld_fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q_to_os_uid194_rrx_uid34_fpSinCosXTest_b_q & fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_q;

	--reg_os_uid194_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_1(REG,1287)@11
    reg_os_uid194_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_os_uid194_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_1_q <= "00000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_os_uid194_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_1_q <= os_uid194_rrx_uid34_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--LeftShiftStage2206dto0_uid628_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,627)@11
    LeftShiftStage2206dto0_uid628_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(206 downto 0);
    LeftShiftStage2206dto0_uid628_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage2206dto0_uid628_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(206 downto 0);

	--leftShiftStage2Idx3Pad3_uid581_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(CONSTANT,580)
    leftShiftStage2Idx3Pad3_uid581_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= "000";

	--leftShiftStage3Idx3_uid629_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,628)@11
    leftShiftStage3Idx3_uid629_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage2206dto0_uid628_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage2Idx3Pad3_uid581_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;

	--LeftShiftStage2207dto0_uid625_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,624)@11
    LeftShiftStage2207dto0_uid625_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(207 downto 0);
    LeftShiftStage2207dto0_uid625_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage2207dto0_uid625_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(207 downto 0);

	--leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest(CONSTANT,261)
    leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q <= "00";

	--leftShiftStage3Idx2_uid626_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,625)@11
    leftShiftStage3Idx2_uid626_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage2207dto0_uid625_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage2208dto0_uid622_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,621)@11
    LeftShiftStage2208dto0_uid622_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(208 downto 0);
    LeftShiftStage2208dto0_uid622_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage2208dto0_uid622_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(208 downto 0);

	--leftShiftStage3Idx1_uid623_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,622)@11
    leftShiftStage3Idx1_uid623_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage2208dto0_uid622_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & GND_q;

	--LeftShiftStage0161dto0_uid606_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,605)@10
    LeftShiftStage0161dto0_uid606_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(161 downto 0);
    LeftShiftStage0161dto0_uid606_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage0161dto0_uid606_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(161 downto 0);

	--leftShiftStage0Idx3Pad48_uid559_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(CONSTANT,558)
    leftShiftStage0Idx3Pad48_uid559_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= "000000000000000000000000000000000000000000000000";

	--leftShiftStage1Idx3_uid607_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,606)@10
    leftShiftStage1Idx3_uid607_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage0161dto0_uid606_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx3Pad48_uid559_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;

	--LeftShiftStage0177dto0_uid603_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,602)@10
    LeftShiftStage0177dto0_uid603_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(177 downto 0);
    LeftShiftStage0177dto0_uid603_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage0177dto0_uid603_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(177 downto 0);

	--zs_uid287_lzcZSin_uid66_fpSinCosXTest(CONSTANT,286)
    zs_uid287_lzcZSin_uid66_fpSinCosXTest_q <= "00000000000000000000000000000000";

	--leftShiftStage1Idx2_uid604_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,603)@10
    leftShiftStage1Idx2_uid604_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage0177dto0_uid603_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;

	--LeftShiftStage0193dto0_uid600_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,599)@10
    LeftShiftStage0193dto0_uid600_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(193 downto 0);
    LeftShiftStage0193dto0_uid600_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage0193dto0_uid600_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(193 downto 0);

	--leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest(CONSTANT,253)
    leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q <= "0000000000000000";

	--leftShiftStage1Idx1_uid601_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,600)@10
    leftShiftStage1Idx1_uid601_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage0193dto0_uid600_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--X17dto0_uid595_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,594)@10
    X17dto0_uid595_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_q(17 downto 0);
    X17dto0_uid595_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= X17dto0_uid595_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(17 downto 0);

	--leftShiftStage0Idx3Pad192_uid594_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(CONSTANT,593)
    leftShiftStage0Idx3Pad192_uid594_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,595)@10
    leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= X17dto0_uid595_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx3Pad192_uid594_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;

	--X81dto0_uid592_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,591)@10
    X81dto0_uid592_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_q(81 downto 0);
    X81dto0_uid592_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= X81dto0_uid592_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(81 downto 0);

	--leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(CONSTANT,590)
    leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,592)@10
    leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= X81dto0_uid592_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;

	--X145dto0_uid589_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,588)@10
    X145dto0_uid589_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_q(145 downto 0);
    X145dto0_uid589_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= X145dto0_uid589_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(145 downto 0);

	--leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,589)@10
    leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= X145dto0_uid589_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & zs_uid279_lzcZSin_uid66_fpSinCosXTest_q;

	--zz_uid218_rrx_uid34_fpSinCosXTest(CONSTANT,217)
    zz_uid218_rrx_uid34_fpSinCosXTest_q <= "00000000000000000000000000000000000000000000000000000";

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row(CONSTANT,1185)
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem(DUALMEM,1147)@1
    fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_reset0 <= areset;
    fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_ia <= (others => '0');
    fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_aa <= (others => '0');
    fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_ab <= reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0_q;
    fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 50,
        widthad_a => 10,
        numwords_a => 1023,
        width_b => 50,
        widthad_b => 10,
        numwords_b => 1023,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("FPSinCosXDPS5f375_fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_reset0,
        clock0 => clk,
        address_b => fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_iq,
        address_a => fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_aa,
        data_a => fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_ia
    );
        fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_q <= fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_iq(49 downto 0);

	--fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem(DUALMEM,1146)@1
    fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_reset0 <= areset;
    fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_ia <= (others => '0');
    fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_aa <= (others => '0');
    fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_ab <= reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0_q;
    fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 64,
        widthad_a => 10,
        numwords_a => 1023,
        width_b => 64,
        widthad_b => 10,
        numwords_b => 1023,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("FPSinCosXDPS5f375_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_reset0,
        clock0 => clk,
        address_b => fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_iq,
        address_a => fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_aa,
        data_a => fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_ia
    );
        fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_q <= fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_iq(63 downto 0);

	--os_uid198_rrx_uid34_fpSinCosXTest(BITJOIN,197)@3
    os_uid198_rrx_uid34_fpSinCosXTest_q <= fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_q & fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_q;

	--oOver2pi_uid210_rrx_uid34_fpSinCosXTest(CONSTANT,209)
    oOver2pi_uid210_rrx_uid34_fpSinCosXTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";

	--cstBias_uid22_fpSinCosXTest(CONSTANT,21)
    cstBias_uid22_fpSinCosXTest_q <= "01111111111";

	--xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest(COMPARE,184)@0
    xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_cin <= GND_q;
    xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR("00" & cstBias_uid22_fpSinCosXTest_q) & '0';
    xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00" & exp_uid167_rrx_uid34_fpSinCosXTest_b) & xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_cin(0);
            xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_a) - UNSIGNED(xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_b));
    xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c(0) <= xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_o(13);
    xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n(0) <= not xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_o(13);


	--ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_b(DELAY,1649)@0
    ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c, xout => ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--multOp2_uid211_rrx_uid34_fpSinCosXTest(MUX,210)@3
    multOp2_uid211_rrx_uid34_fpSinCosXTest_s <= ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_b_q;
    multOp2_uid211_rrx_uid34_fpSinCosXTest: PROCESS (multOp2_uid211_rrx_uid34_fpSinCosXTest_s, oOver2pi_uid210_rrx_uid34_fpSinCosXTest_q, os_uid198_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE multOp2_uid211_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => multOp2_uid211_rrx_uid34_fpSinCosXTest_q <= oOver2pi_uid210_rrx_uid34_fpSinCosXTest_q;
                  WHEN "1" => multOp2_uid211_rrx_uid34_fpSinCosXTest_q <= os_uid198_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => multOp2_uid211_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_4(BITSELECT,1154)@3
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_4_in <= STD_LOGIC_VECTOR("000000000000000000000" & multOp2_uid211_rrx_uid34_fpSinCosXTest_q);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_4_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_4_in(134 downto 108);

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_4_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_1(REG,1263)@3
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_4_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_4_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_4_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_4_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor(LOGICAL,3593)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_b <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_q <= not (ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_a or ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_b);

	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg(REG,3591)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q <= VCC_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena(REG,3594)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_q = "1") THEN
                ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd(LOGICAL,3595)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_a <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_b <= en;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_a and ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_b;

	--frac_uid171_rrx_uid34_fpSinCosXTest(BITSELECT,170)@0
    frac_uid171_rrx_uid34_fpSinCosXTest_in <= R_uid161_px_uid33_fpSinCosXTest_q(51 downto 0);
    frac_uid171_rrx_uid34_fpSinCosXTest_b <= frac_uid171_rrx_uid34_fpSinCosXTest_in(51 downto 0);

	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt(COUNTER,3587)
    -- every=1, low=0, high=1, step=1, init=1
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,1);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i,1));


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdreg(REG,3588)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdreg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdreg_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdmux(MUX,3589)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdmux_s <= en;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdmux: PROCESS (ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdmux_s, ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdreg_q, ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdmux_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdreg_q;
                  WHEN "1" => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdmux_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem(DUALMEM,3586)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_reset0 <= areset;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_ia <= frac_uid171_rrx_uid34_fpSinCosXTest_b;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_aa <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdreg_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_ab <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdmux_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 52,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_iq,
        address_a => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_aa,
        data_a => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_ia
    );
        ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_iq(51 downto 0);

	--normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest(BITJOIN,201)@3
    normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_q <= VCC_q & ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_q;

	--LeftShiftStage148dto0_uid582_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,581)@3
    LeftShiftStage148dto0_uid582_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q(48 downto 0);
    LeftShiftStage148dto0_uid582_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage148dto0_uid582_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(48 downto 0);

	--leftShiftStage2Idx3_uid583_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,582)@3
    leftShiftStage2Idx3_uid583_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage148dto0_uid582_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b & leftShiftStage2Idx3Pad3_uid581_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;

	--LeftShiftStage149dto0_uid579_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,578)@3
    LeftShiftStage149dto0_uid579_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q(49 downto 0);
    LeftShiftStage149dto0_uid579_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage149dto0_uid579_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(49 downto 0);

	--leftShiftStage2Idx2_uid580_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,579)@3
    leftShiftStage2Idx2_uid580_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage149dto0_uid579_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b & leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage150dto0_uid576_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,575)@3
    LeftShiftStage150dto0_uid576_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q(50 downto 0);
    LeftShiftStage150dto0_uid576_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage150dto0_uid576_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(50 downto 0);

	--leftShiftStage2Idx1_uid577_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,576)@3
    leftShiftStage2Idx1_uid577_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage150dto0_uid576_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b & GND_q;

	--LeftShiftStage039dto0_uid571_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,570)@3
    LeftShiftStage039dto0_uid571_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q(39 downto 0);
    LeftShiftStage039dto0_uid571_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage039dto0_uid571_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(39 downto 0);

	--leftShiftStage1Idx3_uid572_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,571)@3
    leftShiftStage1Idx3_uid572_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage039dto0_uid571_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b & ZerosGB_uid237_rrx_uid34_fpSinCosXTest_q;

	--LeftShiftStage043dto0_uid568_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,567)@3
    LeftShiftStage043dto0_uid568_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q(43 downto 0);
    LeftShiftStage043dto0_uid568_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage043dto0_uid568_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(43 downto 0);

	--leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest(CONSTANT,250)
    leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q <= "00000000";

	--leftShiftStage1Idx2_uid569_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,568)@3
    leftShiftStage1Idx2_uid569_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage043dto0_uid568_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage047dto0_uid565_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,564)@3
    LeftShiftStage047dto0_uid565_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q(47 downto 0);
    LeftShiftStage047dto0_uid565_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage047dto0_uid565_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(47 downto 0);

	--leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest(CONSTANT,264)
    leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q <= "0000";

	--leftShiftStage1Idx1_uid566_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,565)@3
    leftShiftStage1Idx1_uid566_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage047dto0_uid565_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b & leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;

	--X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,559)@0
    X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= frac_uid171_rrx_uid34_fpSinCosXTest_b(3 downto 0);
    X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(3 downto 0);

	--ld_X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b(DELAY,2007)@0
    ld_X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 4, depth => 3 )
    PORT MAP ( xin => X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b, xout => ld_X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,560)@3
    leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= ld_X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_q & leftShiftStage0Idx3Pad48_uid559_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;

	--ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor(LOGICAL,3841)
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_b <= ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_q <= not (ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_a or ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_b);

	--ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena(REG,3842)
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_q = "1") THEN
                ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd(LOGICAL,3843)
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_a <= ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_b <= en;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_q <= ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_a and ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_b;

	--vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,518)@0
    vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= frac_uid171_rrx_uid34_fpSinCosXTest_b(19 downto 0);
    vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(19 downto 0);

	--ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem(DUALMEM,3834)
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ia <= vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_aa <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdreg_q;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ab <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdmux_q;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 20,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ia
    );
        ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_q <= ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_iq(19 downto 0);

	--leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,557)@3
    leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_q & zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor(LOGICAL,3831)
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_b <= ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_q <= not (ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_a or ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_b);

	--ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena(REG,3832)
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_q = "1") THEN
                ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd(LOGICAL,3833)
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_a <= ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_b <= en;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_q <= ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_a and ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_b;

	--X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,553)@0
    X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= frac_uid171_rrx_uid34_fpSinCosXTest_b(35 downto 0);
    X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(35 downto 0);

	--ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem(DUALMEM,3824)
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ia <= X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_aa <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdreg_q;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ab <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdmux_q;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 36,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 36,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ia
    );
        ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_q <= ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_iq(35 downto 0);

	--leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,554)@3
    leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,515)@0
    rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= frac_uid171_rrx_uid34_fpSinCosXTest_b;
    rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(51 downto 20);

	--vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(LOGICAL,516)@0
    vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a <= rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
    vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;
    vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a = vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_f(DELAY,2002)@0
    ld_vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_f : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_f_q, ena => en(0), clk => clk, aclr => areset );

	--mO_uid518_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(CONSTANT,517)
    mO_uid518_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= "111111111111";

	--cStage_uid520_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITJOIN,519)@0
    cStage_uid520_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b & mO_uid518_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;

	--vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(MUX,521)@0
    vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s <= vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s, rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b, cStage_uid520_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= cStage_uid520_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,523)@0
    rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(31 downto 16);

	--reg_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1(REG,1247)@0
    reg_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(LOGICAL,524)@1
    vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a = vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_e(DELAY,2001)@1
    ld_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_e : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_e_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,525)@0
    vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q(15 downto 0);
    vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(15 downto 0);

	--ld_vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d(DELAY,1976)@0
    ld_vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b, xout => ld_vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c(DELAY,1975)@0
    ld_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b, xout => ld_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(MUX,527)@1
    vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s <= vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s, ld_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q, ld_vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= ld_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,529)@1
    rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(15 downto 8);

	--reg_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1(REG,1248)@1
    reg_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(LOGICAL,530)@2
    vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a = vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d(DELAY,2000)@2
    ld_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,531)@1
    vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q(7 downto 0);
    vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(7 downto 0);

	--ld_vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d(DELAY,1982)@1
    ld_vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b, xout => ld_vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c(DELAY,1981)@1
    ld_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b, xout => ld_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(MUX,533)@2
    vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s <= vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s, ld_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q, ld_vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= ld_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,535)@2
    rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(7 downto 4);

	--vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(LOGICAL,536)@2
    vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a <= rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
    vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a = vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c(DELAY,1999)@2
    ld_vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,537)@2
    vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q(3 downto 0);
    vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(3 downto 0);

	--vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(MUX,539)@2
    vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s <= vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s, rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b, vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,541)@2
    rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(3 downto 2);

	--vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(LOGICAL,542)@2
    vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a <= rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
    vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a = vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b(DELAY,1998)@2
    ld_vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,543)@2
    vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q(1 downto 0);
    vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(1 downto 0);

	--vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(MUX,545)@2
    vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s <= vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s, rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b, vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,547)@2
    rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(1 downto 1);

	--reg_rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1(REG,1249)@2
    reg_rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(LOGICAL,548)@3
    vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= GND_q;
    vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a = vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b else "0";

	--r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITJOIN,549)@3
    r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= ld_vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_f_q & ld_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_e_q & ld_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q & ld_vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q & ld_vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_q & vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;

	--leftShiftStageSel5Dto4_uid562_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,561)@3
    leftShiftStageSel5Dto4_uid562_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    leftShiftStageSel5Dto4_uid562_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel5Dto4_uid562_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(5 downto 4);

	--leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(MUX,562)@3
    leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel5Dto4_uid562_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s, ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_q, leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_q;
                  WHEN "01" => leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel3Dto2_uid573_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,572)@3
    leftShiftStageSel3Dto2_uid573_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q(3 downto 0);
    leftShiftStageSel3Dto2_uid573_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel3Dto2_uid573_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(3 downto 2);

	--leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(MUX,573)@3
    leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel3Dto2_uid573_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s, leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx1_uid566_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx2_uid569_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx3_uid572_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx1_uid566_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx2_uid569_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx3_uid572_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel1Dto0_uid584_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,583)@3
    leftShiftStageSel1Dto0_uid584_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q(1 downto 0);
    leftShiftStageSel1Dto0_uid584_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel1Dto0_uid584_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(1 downto 0);

	--leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(MUX,584)@3
    leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel1Dto0_uid584_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s, leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage2Idx1_uid577_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage2Idx2_uid580_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage2Idx3_uid583_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2Idx1_uid577_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2Idx2_uid580_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2Idx3_uid583_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--normFracBranchRR_uid201_rrx_uid34_fpSinCosXTest(BITJOIN,200)@3
    normFracBranchRR_uid201_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q & GND_q;

	--ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b(DELAY,1636)@0
    ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n, xout => ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--cstBiasMwShift_uid24_fpSinCosXTest(CONSTANT,23)
    cstBiasMwShift_uid24_fpSinCosXTest_q <= "01111100100";

	--xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest(COMPARE,186)@0
    xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_cin <= GND_q;
    xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR("00" & cstBiasMwShift_uid24_fpSinCosXTest_q) & '0';
    xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00" & exp_uid167_rrx_uid34_fpSinCosXTest_b) & xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_cin(0);
            xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_a) - UNSIGNED(xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_b));
    xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c(0) <= xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_o(13);
    xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n(0) <= not xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_o(13);


	--ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a(DELAY,1635)@0
    ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c, xout => ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest(LOGICAL,187)@3
    xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a <= ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a_q;
    xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b <= ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b_q;
    xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_q <= xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a and xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b;

	--normFrac_uid203_rrx_uid34_fpSinCosXTest(MUX,202)@3
    normFrac_uid203_rrx_uid34_fpSinCosXTest_s <= xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_q;
    normFrac_uid203_rrx_uid34_fpSinCosXTest: PROCESS (normFrac_uid203_rrx_uid34_fpSinCosXTest_s, normFracBranchRR_uid201_rrx_uid34_fpSinCosXTest_q, normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE normFrac_uid203_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => normFrac_uid203_rrx_uid34_fpSinCosXTest_q <= normFracBranchRR_uid201_rrx_uid34_fpSinCosXTest_q;
                  WHEN "1" => normFrac_uid203_rrx_uid34_fpSinCosXTest_q <= normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => normFrac_uid203_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0(BITSELECT,1148)@3
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_in <= normFrac_uid203_rrx_uid34_fpSinCosXTest_q(26 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_in(26 downto 0);

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0(REG,1252)@3
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4(MULT,1163)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_pr <= UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_a) * UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_b);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_a <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_b <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_4_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_1_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_pr);
            END IF;
        END IF;
    END PROCESS;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b4(BITSELECT,1181)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b4_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_q(26 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b4_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b4_in(26 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3(BITSELECT,1153)@3
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_in <= multOp2_uid211_rrx_uid34_fpSinCosXTest_q(107 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_in(107 downto 81);

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_1(REG,1261)@3
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_b;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3(MULT,1161)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_pr <= UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_a) * UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_b);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_a <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_b <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_1_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_pr);
            END IF;
        END IF;
    END PROCESS;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b3(BITSELECT,1177)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b3_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_q(26 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b3_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b3_in(26 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2(BITSELECT,1152)@3
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_in <= multOp2_uid211_rrx_uid34_fpSinCosXTest_q(80 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_in(80 downto 54);

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_1(REG,1259)@3
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_b;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2(MULT,1159)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_pr <= UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_a) * UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_b);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_a <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_b <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_1_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b2(BITSELECT,1173)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b2_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_q(26 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b2_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b2_in(26 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_36(CONSTANT,1186)
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_36_q <= "000000000000000000000000000";

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3(BITJOIN,1191)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_36_q & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_36_q & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b4_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b3_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b2_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_36_q & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_36_q;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1(BITSELECT,1149)@3
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_in <= STD_LOGIC_VECTOR("0" & normFrac_uid203_rrx_uid34_fpSinCosXTest_q);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_in(53 downto 27);

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0(REG,1254)@3
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4(MULT,1164)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_pr <= UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_a) * UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_b);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_a <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_b <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_4_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_1_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_pr);
            END IF;
        END IF;
    END PROCESS;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b4(BITSELECT,1183)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b4_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_q(26 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b4_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b4_in(26 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3(MULT,1162)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_pr <= UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_a) * UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_b);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_a <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_b <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_1_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_pr);
            END IF;
        END IF;
    END PROCESS;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b3(BITSELECT,1179)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b3_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_q(26 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b3_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b3_in(26 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2(MULT,1160)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_pr <= UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_a) * UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_b);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_a <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_b <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_1_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b2(BITSELECT,1175)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b2_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_q(26 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b2_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b2_in(26 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1(BITSELECT,1151)@3
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_in <= multOp2_uid211_rrx_uid34_fpSinCosXTest_q(53 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_in(53 downto 27);

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_1(REG,1257)@3
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1(MULT,1158)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_pr <= UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_a) * UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_b);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_a <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_b <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_1_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b1(BITSELECT,1171)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b1_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_q(26 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b1_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b1_in(26 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1(MULT,1157)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_pr <= UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_a) * UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_b);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_a <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_b <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_1_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b1(BITSELECT,1169)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b1_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_q(26 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b1_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b1_in(26 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2(BITJOIN,1190)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_36_q & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b4_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b3_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b2_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b1_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b1_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_36_q;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF(LOGICAL,1223)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b4(BITSELECT,1182)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b4_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b4_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b4_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b4_in(53 downto 27);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b3(BITSELECT,1178)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b3_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b3_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b3_in(53 downto 27);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b2(BITSELECT,1174)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b2_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b2_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b2_in(53 downto 27);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b1(BITSELECT,1170)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b1_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b1_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b1_in(53 downto 27);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0(BITSELECT,1150)@3
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_in <= multOp2_uid211_rrx_uid34_fpSinCosXTest_q(26 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_in(26 downto 0);

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_1(REG,1253)@3
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0(MULT,1156)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_pr <= UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_a) * UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_b);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_a <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_b <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_1_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b0(BITSELECT,1167)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b0_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_q(26 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b0_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b0_in(26 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1(BITJOIN,1189)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_36_q & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b4_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b3_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b2_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b1_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b0_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_36_q;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF(LOGICAL,1222)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF(LOGICAL,1221)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE(LOGICAL,1219)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b4(BITSELECT,1184)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b4_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b4_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b4_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b4_in(53 downto 27);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b3(BITSELECT,1180)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b3_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b3_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b3_in(53 downto 27);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b2(BITSELECT,1176)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b2_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b2_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b2_in(53 downto 27);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b1(BITSELECT,1172)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b1_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b1_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b1_in(53 downto 27);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b0(BITSELECT,1168)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b0_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b0_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b0_in(53 downto 27);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0(MULT,1155)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_pr <= UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_a) * UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_b);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_a <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_b <= (others => '0');
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_1_q;
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_s1 <= STD_LOGIC_VECTOR(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b0(BITSELECT,1166)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b0_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b0_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b0_in(53 downto 27);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b0(BITSELECT,1165)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b0_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_q(26 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b0_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b0_in(26 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0(BITJOIN,1188)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b4_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b3_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b2_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b1_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b0_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b0_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b0_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF(LOGICAL,1218)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF(LOGICAL,1217)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE(LOGICAL,1215)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF(LOGICAL,1214)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE(LOGICAL,1212)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE(LOGICAL,1210)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD(LOGICAL,1209)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne(LOGICAL,1224)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_f <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_g <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_h <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_i <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_j <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_k <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_l <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_m <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_n <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_o <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_p <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_a or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_b or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_c or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_d or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_f or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_g or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_h or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_i or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_j or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_k or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_l or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_m or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_n or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_o or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_p;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_lsb_BS(BITSELECT,1227)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_lsb_BS_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_q(186 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_lsb_BS_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_lsb_BS_in(186 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_BJ(BITJOIN,1228)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_BJ_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_lsb_BS_b & GND_q & GND_q;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF(LOGICAL,1207)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE(LOGICAL,1205)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE(LOGICAL,1203)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD(LOGICAL,1202)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE(LOGICAL,1200)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD(LOGICAL,1199)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC(LOGICAL,1198)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE(LOGICAL,1196)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD(LOGICAL,1195)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC(LOGICAL,1194)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB(LOGICAL,1193)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo(LOGICAL,1208)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_f <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_g <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_h <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_i <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_j <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_k <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_l <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_m <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_n <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_o <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_p <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_a xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_b xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_c xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_d xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_f xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_g xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_h xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_i xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_j xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_k xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_l xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_m xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_n xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_o xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_p;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_lsb_BS(BITSELECT,1225)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_lsb_BS_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_q(187 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_lsb_BS_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_lsb_BS_in(187 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_BJ(BITJOIN,1226)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_BJ_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_lsb_BS_b & GND_q;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC(LOGICAL,1232)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_BJ_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_BJ_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne(LOGICAL,1192)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_f <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_g <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_a xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_b xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_c xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_d xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_f xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_g;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC(LOGICAL,1231)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_BJ_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB(LOGICAL,1230)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_BJ_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne(LOGICAL,1233)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_a or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_b or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_c;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_lsb_BS(BITSELECT,1234)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_lsb_BS_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_q(187 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_lsb_BS_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_lsb_BS_in(187 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_BJ(BITJOIN,1235)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_BJ_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_lsb_BS_b & GND_q;

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_BJ_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_1(REG,1272)@7
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_BJ_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_BJ_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_BJ_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_BJ_q;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne(LOGICAL,1229)@7
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_BJ_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_BJ_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_a xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_b xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_c;
        END IF;
    END PROCESS;



	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD(ADD,1236)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_a <= STD_LOGIC_VECTOR("0" & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_q);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_b <= STD_LOGIC_VECTOR("0" & reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_BJ_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_1_q);
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_o <= STD_LOGIC_VECTOR(UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_a) + UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_b));
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_o(189 downto 0);


	--fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest(BITSELECT,214)@8
    fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_q(166 downto 0);
    fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_b <= fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_in(166 downto 10);

	--reg_fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_3(REG,1273)@8
    reg_fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_3_q <= fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest(BITSELECT,215)@8
    fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_q(165 downto 0);
    fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_b <= fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_in(165 downto 9);

	--reg_fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_2(REG,1274)@8
    reg_fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_2_q <= fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest(BITSELECT,212)@8
    fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_q(166 downto 0);
    fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_b <= fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_in(166 downto 166);

	--reg_fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_1(REG,1275)@8
    reg_fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_1_q <= fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--normFracIncProd_uid217_rrx_uid34_fpSinCosXTest(MUX,216)@9
    normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_s <= reg_fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_1_q;
    normFracIncProd_uid217_rrx_uid34_fpSinCosXTest: PROCESS (normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_s, reg_fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_2_q, reg_fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_3_q)
    BEGIN
            CASE normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q <= reg_fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_2_q;
                  WHEN "1" => normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q <= reg_fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_3_q;
                  WHEN OTHERS => normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q_to_zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_a(DELAY,1666)@9
    ld_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q_to_zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 157, depth => 1 )
    PORT MAP ( xin => normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q, xout => ld_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q_to_zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest(BITJOIN,218)@10
    zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_q <= zz_uid218_rrx_uid34_fpSinCosXTest_q & ld_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q_to_zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_a_q;

	--two_uid220_rrx_uid34_fpSinCosXTest(CONSTANT,219)
    two_uid220_rrx_uid34_fpSinCosXTest_q <= "110110";

	--ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor(LOGICAL,3614)
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_b <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena_q;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_q <= not (ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_a or ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_b);

	--ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena(REG,3615)
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_q = "1") THEN
                ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd(LOGICAL,3616)
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_a <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena_q;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_b <= en;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_q <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_a and ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_b;

	--expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem(DUALMEM,1145)@1
    expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_reset0 <= areset;
    expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_ia <= (others => '0');
    expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_aa <= (others => '0');
    expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_ab <= reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0_q;
    expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 10,
        numwords_a => 1023,
        width_b => 11,
        widthad_b => 10,
        numwords_b => 1023,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("FPSinCosXDPS5f375_expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_reset0,
        clock0 => clk,
        address_b => expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_iq,
        address_a => expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_aa,
        data_a => expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_ia
    );
        expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_q <= expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_iq(10 downto 0);

	--mExp1O2Pi_uid206_rrx_uid34_fpSinCosXTest(CONSTANT,205)
    mExp1O2Pi_uid206_rrx_uid34_fpSinCosXTest_q <= "00000000011";

	--expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest(MUX,206)@3
    expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_s <= ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_b_q;
    expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_s IS
                      WHEN "0" => expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_q <= mExp1O2Pi_uid206_rrx_uid34_fpSinCosXTest_q;
                      WHEN "1" => expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_q <= expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_q;
                      WHEN OTHERS => expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor(LOGICAL,3603)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_b <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_q <= not (ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_a or ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_b);

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena(REG,3604)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_q = "1") THEN
                ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd(LOGICAL,3605)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_a <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_b <= en;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_a and ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_b;

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem(DUALMEM,3596)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_reset0 <= areset;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_ia <= exp_uid167_rrx_uid34_fpSinCosXTest_b;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_aa <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdreg_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_ab <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdmux_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 11,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_iq,
        address_a => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_aa,
        data_a => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_ia
    );
        ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_iq(10 downto 0);

	--constWF_uid204_rrx_uid34_fpSinCosXTest(CONSTANT,203)
    constWF_uid204_rrx_uid34_fpSinCosXTest_q <= "110011";

	--expPhase1_uid205_rrx_uid34_fpSinCosXTest(SUB,204)@3
    expPhase1_uid205_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & constWF_uid204_rrx_uid34_fpSinCosXTest_q);
    expPhase1_uid205_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR("0" & r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q);
            expPhase1_uid205_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expPhase1_uid205_rrx_uid34_fpSinCosXTest_a) - UNSIGNED(expPhase1_uid205_rrx_uid34_fpSinCosXTest_b));
    expPhase1_uid205_rrx_uid34_fpSinCosXTest_q <= expPhase1_uid205_rrx_uid34_fpSinCosXTest_o(6 downto 0);


	--expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest(MUX,207)@3
    expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_s <= xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_q;
    expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_s IS
                      WHEN "0" => expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_q <= STD_LOGIC_VECTOR("0000" & expPhase1_uid205_rrx_uid34_fpSinCosXTest_q);
                      WHEN "1" => expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_q;
                      WHEN OTHERS => expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--expPhase2_uid209_rrx_uid34_fpSinCosXTest(SUB,208)@4
    expPhase2_uid209_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_q);
    expPhase2_uid209_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR("0" & expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_q);
    expPhase2_uid209_rrx_uid34_fpSinCosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expPhase2_uid209_rrx_uid34_fpSinCosXTest_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                expPhase2_uid209_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expPhase2_uid209_rrx_uid34_fpSinCosXTest_a) - UNSIGNED(expPhase2_uid209_rrx_uid34_fpSinCosXTest_b));
            END IF;
        END IF;
    END PROCESS;
    expPhase2_uid209_rrx_uid34_fpSinCosXTest_q <= expPhase2_uid209_rrx_uid34_fpSinCosXTest_o(11 downto 0);


	--ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem(DUALMEM,3607)
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_reset0 <= areset;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_ia <= expPhase2_uid209_rrx_uid34_fpSinCosXTest_q;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_aa <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdreg_q;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_ab <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdmux_q;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 12,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 12,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_iq,
        address_a => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_aa,
        data_a => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_ia
    );
        ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_q <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_iq(11 downto 0);

	--ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_outputreg(DELAY,3606)
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_outputreg : dspba_delay
    GENERIC MAP ( width => 12, depth => 1 )
    PORT MAP ( xin => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_q, xout => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--expPhase3_uid214_rrx_uid34_fpSinCosXTest(ADD,213)@9
    expPhase3_uid214_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR((13 downto 12 => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_outputreg_q(11)) & ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_outputreg_q);
    expPhase3_uid214_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR('0' & "000000000000" & reg_fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_0_to_normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_1_q);
            expPhase3_uid214_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(SIGNED(expPhase3_uid214_rrx_uid34_fpSinCosXTest_a) + SIGNED(expPhase3_uid214_rrx_uid34_fpSinCosXTest_b));
    expPhase3_uid214_rrx_uid34_fpSinCosXTest_q <= expPhase3_uid214_rrx_uid34_fpSinCosXTest_o(12 downto 0);


	--reg_expPhase3_uid214_rrx_uid34_fpSinCosXTest_0_to_expShiftVal_uid221_rrx_uid34_fpSinCosXTest_0(REG,1278)@9
    reg_expPhase3_uid214_rrx_uid34_fpSinCosXTest_0_to_expShiftVal_uid221_rrx_uid34_fpSinCosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expPhase3_uid214_rrx_uid34_fpSinCosXTest_0_to_expShiftVal_uid221_rrx_uid34_fpSinCosXTest_0_q <= "0000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expPhase3_uid214_rrx_uid34_fpSinCosXTest_0_to_expShiftVal_uid221_rrx_uid34_fpSinCosXTest_0_q <= expPhase3_uid214_rrx_uid34_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expShiftVal_uid221_rrx_uid34_fpSinCosXTest(ADD,220)@10
    expShiftVal_uid221_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR((14 downto 13 => reg_expPhase3_uid214_rrx_uid34_fpSinCosXTest_0_to_expShiftVal_uid221_rrx_uid34_fpSinCosXTest_0_q(12)) & reg_expPhase3_uid214_rrx_uid34_fpSinCosXTest_0_to_expShiftVal_uid221_rrx_uid34_fpSinCosXTest_0_q);
    expShiftVal_uid221_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR('0' & "00000000" & two_uid220_rrx_uid34_fpSinCosXTest_q);
            expShiftVal_uid221_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(SIGNED(expShiftVal_uid221_rrx_uid34_fpSinCosXTest_a) + SIGNED(expShiftVal_uid221_rrx_uid34_fpSinCosXTest_b));
    expShiftVal_uid221_rrx_uid34_fpSinCosXTest_q <= expShiftVal_uid221_rrx_uid34_fpSinCosXTest_o(13 downto 0);


	--expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest(BITSELECT,221)@10
    expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_in <= expShiftVal_uid221_rrx_uid34_fpSinCosXTest_q(7 downto 0);
    expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_b <= expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_in(7 downto 0);

	--leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,596)@10
    leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_b;
    leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(7 downto 6);

	--leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(MUX,597)@10
    leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s, zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_q, leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,607)@10
    leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_b(5 downto 0);
    leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(5 downto 4);

	--leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(MUX,608)@10
    leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s, leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx1_uid601_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx2_uid604_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx3_uid607_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx1_uid601_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx2_uid604_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx3_uid607_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--LeftShiftStage1197dto0_uid617_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,616)@10
    LeftShiftStage1197dto0_uid617_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(197 downto 0);
    LeftShiftStage1197dto0_uid617_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage1197dto0_uid617_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(197 downto 0);

	--ZerosGB_uid237_rrx_uid34_fpSinCosXTest(CONSTANT,236)
    ZerosGB_uid237_rrx_uid34_fpSinCosXTest_q <= "000000000000";

	--leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,617)@10
    leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage1197dto0_uid617_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & ZerosGB_uid237_rrx_uid34_fpSinCosXTest_q;

	--reg_leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_5(REG,1279)@10
    reg_leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_5_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_5_q <= leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--LeftShiftStage1201dto0_uid614_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,613)@10
    LeftShiftStage1201dto0_uid614_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(201 downto 0);
    LeftShiftStage1201dto0_uid614_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage1201dto0_uid614_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(201 downto 0);

	--leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,614)@10
    leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage1201dto0_uid614_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;

	--reg_leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_4(REG,1280)@10
    reg_leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_4_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_4_q <= leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--LeftShiftStage1205dto0_uid611_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,610)@10
    LeftShiftStage1205dto0_uid611_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(205 downto 0);
    LeftShiftStage1205dto0_uid611_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage1205dto0_uid611_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(205 downto 0);

	--leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,611)@10
    leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage1205dto0_uid611_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;

	--reg_leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_3(REG,1281)@10
    reg_leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_3_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_3_q <= leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_2(REG,1282)@10
    reg_leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_2_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_2_q <= leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,618)@10
    leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_b(3 downto 0);
    leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(3 downto 2);

	--reg_leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_1(REG,1283)@10
    reg_leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_1_q <= leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(MUX,619)@11
    leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s <= reg_leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_1_q;
    leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s, reg_leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_2_q, reg_leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_3_q, reg_leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_4_q, reg_leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_5_q)
    BEGIN
            CASE leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= reg_leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_2_q;
                  WHEN "01" => leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= reg_leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_3_q;
                  WHEN "10" => leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= reg_leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_4_q;
                  WHEN "11" => leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= reg_leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_5_q;
                  WHEN OTHERS => leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,629)@10
    leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_b(1 downto 0);
    leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(1 downto 0);

	--ld_leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b(DELAY,2081)@10
    ld_leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b, xout => ld_leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(MUX,630)@11
    leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s <= ld_leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_q;
    leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s, leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage3Idx1_uid623_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage3Idx2_uid626_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage3Idx3_uid629_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage3Idx1_uid623_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage3Idx2_uid626_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage3Idx3_uid629_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest(BITSELECT,223)@11
    truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest_in <= leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest_b <= truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest_in(209 downto 137);

	--highABits_uid226_rrx_uid34_fpSinCosXTest(BITSELECT,225)@11
    highABits_uid226_rrx_uid34_fpSinCosXTest_in <= truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest_b;
    highABits_uid226_rrx_uid34_fpSinCosXTest_b <= highABits_uid226_rrx_uid34_fpSinCosXTest_in(72 downto 8);

	--reg_highABits_uid226_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_0(REG,1286)@11
    reg_highABits_uid226_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highABits_uid226_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_0_q <= "00000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_highABits_uid226_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_0_q <= highABits_uid226_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--sumHighA_B_uid227_rrx_uid34_fpSinCosXTest(ADD,226)@12
    sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & reg_highABits_uid226_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_0_q);
    sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR("0" & reg_os_uid194_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_1_q);
            sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_a) + UNSIGNED(sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_b));
    sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_q <= sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_o(65 downto 0);


	--lowRangeA_uid225_rrx_uid34_fpSinCosXTest(BITSELECT,224)@11
    lowRangeA_uid225_rrx_uid34_fpSinCosXTest_in <= truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest_b(7 downto 0);
    lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b <= lowRangeA_uid225_rrx_uid34_fpSinCosXTest_in(7 downto 0);

	--ld_lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b_to_basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_a(DELAY,1674)@11
    ld_lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b_to_basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b, xout => ld_lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b_to_basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest(BITJOIN,227)@12
    basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_q <= sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_q & ld_lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b_to_basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_a_q;

	--basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest(BITSELECT,228)@12
    basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_in <= basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_q(72 downto 0);
    basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b <= basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_in(72 downto 0);

	--rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,633)@12
    rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b;
    rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(72 downto 9);

	--reg_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1(REG,1288)@12
    reg_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(LOGICAL,634)@13
    vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= zs_uid279_lzcZSin_uid66_fpSinCosXTest_q;
    vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a = vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_g(DELAY,2131)@13
    ld_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_g : dspba_delay
    GENERIC MAP ( width => 1, depth => 4 )
    PORT MAP ( xin => vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_g_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,636)@12
    vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b(8 downto 0);
    vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(8 downto 0);

	--ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b(DELAY,2089)@12
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 9, depth => 1 )
    PORT MAP ( xin => vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--mO_uid636_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(CONSTANT,635)
    mO_uid636_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1111111111111111111111111111111111111111111111111111111";

	--cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITJOIN,637)@13
    cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_q & mO_uid636_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;

	--ld_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c(DELAY,2091)@12
    ld_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(MUX,639)@13
    vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s <= vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s, ld_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,641)@13
    rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(63 downto 32);

	--reg_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1(REG,1289)@13
    reg_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= "00000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(LOGICAL,642)@14
    vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;
    vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a = vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_f(DELAY,2130)@14
    ld_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_f : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_f_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,643)@13
    vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(31 downto 0);
    vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(31 downto 0);

	--ld_vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d(DELAY,2098)@13
    ld_vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c(DELAY,2097)@13
    ld_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(MUX,645)@14
    vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s <= vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s, ld_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ld_vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,647)@14
    rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(31 downto 16);

	--reg_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1(REG,1290)@14
    reg_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(LOGICAL,648)@15
    vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a = vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_e(DELAY,2129)@15
    ld_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_e : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_e_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,649)@14
    vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(15 downto 0);
    vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(15 downto 0);

	--ld_vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d(DELAY,2104)@14
    ld_vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c(DELAY,2103)@14
    ld_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(MUX,651)@15
    vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s <= vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s, ld_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ld_vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,653)@15
    rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(15 downto 8);

	--reg_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1(REG,1291)@15
    reg_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(LOGICAL,654)@16
    vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a = vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d(DELAY,2128)@16
    ld_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,655)@15
    vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(7 downto 0);
    vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(7 downto 0);

	--ld_vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d(DELAY,2110)@15
    ld_vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c(DELAY,2109)@15
    ld_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(MUX,657)@16
    vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s <= vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s, ld_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ld_vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,659)@16
    rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(7 downto 4);

	--vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(LOGICAL,660)@16
    vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a <= rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
    vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a = vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c(DELAY,2127)@16
    ld_vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,661)@16
    vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(3 downto 0);
    vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(3 downto 0);

	--vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(MUX,663)@16
    vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s <= vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s, rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,665)@16
    rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(3 downto 2);

	--vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(LOGICAL,666)@16
    vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a <= rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
    vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a = vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b(DELAY,2126)@16
    ld_vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,667)@16
    vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(1 downto 0);
    vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(1 downto 0);

	--vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(MUX,669)@16
    vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s <= vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s, rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,671)@16
    rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(1 downto 1);

	--reg_rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1(REG,1292)@16
    reg_rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(LOGICAL,672)@17
    vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= GND_q;
    vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a = vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b else "0";

	--r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITJOIN,673)@17
    r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_g_q & ld_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_f_q & ld_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_e_q & ld_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q & ld_vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q & ld_vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_q & vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;

	--cstBiasM1_uid23_fpSinCosXTest(CONSTANT,22)
    cstBiasM1_uid23_fpSinCosXTest_q <= "01111111110";

	--finalExpExt_uid233_rrx_uid34_fpSinCosXTest(SUB,232)@17
    finalExpExt_uid233_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid23_fpSinCosXTest_q);
    finalExpExt_uid233_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00000" & r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q);
            finalExpExt_uid233_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(finalExpExt_uid233_rrx_uid34_fpSinCosXTest_a) - UNSIGNED(finalExpExt_uid233_rrx_uid34_fpSinCosXTest_b));
    finalExpExt_uid233_rrx_uid34_fpSinCosXTest_q <= finalExpExt_uid233_rrx_uid34_fpSinCosXTest_o(11 downto 0);


	--expRR_uid241_rrx_uid34_fpSinCosXTest(BITSELECT,240)@17
    expRR_uid241_rrx_uid34_fpSinCosXTest_in <= finalExpExt_uid233_rrx_uid34_fpSinCosXTest_q(10 downto 0);
    expRR_uid241_rrx_uid34_fpSinCosXTest_b <= expRR_uid241_rrx_uid34_fpSinCosXTest_in(10 downto 0);

	--ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor(LOGICAL,3652)
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_b <= ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena_q;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_q <= not (ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_a or ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_b);

	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_mem_top(CONSTANT,3450)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_mem_top_q <= "0101";

	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp(LOGICAL,3451)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_a <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_mem_top_q;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdmux_q);
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_q <= "1" when ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_a = ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_b else "0";

	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmpReg(REG,3452)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmpReg_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena(REG,3653)
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_q = "1") THEN
                ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd(LOGICAL,3654)
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_a <= ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena_q;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_b <= en;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_q <= ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_a and ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_b;

	--exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest(BITSELECT,241)@9
    exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_in <= expPhase3_uid214_rrx_uid34_fpSinCosXTest_q(10 downto 0);
    exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b <= exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_in(10 downto 0);

	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt(COUNTER,3446)
    -- every=1, low=0, high=5, step=1, init=1
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i = 4 THEN
                      ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_eq = '1') THEN
                        ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i - 5;
                    ELSE
                        ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i,3));


	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdreg(REG,3447)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdreg_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdmux(MUX,3448)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdmux_s <= en;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdmux: PROCESS (ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdmux_s, ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdreg_q, ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_q)
    BEGIN
            CASE ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdmux_s IS
                  WHEN "0" => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdmux_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdreg_q;
                  WHEN "1" => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdmux_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_q;
                  WHEN OTHERS => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem(DUALMEM,3643)
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_ia <= exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_aa <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdreg_q;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_ab <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdmux_q;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 11,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_ia
    );
        ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_q <= ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_iq(10 downto 0);

	--ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_outputreg(DELAY,3642)
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_outputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_q, xout => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_b(DELAY,1680)@0
    ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 17 )
    PORT MAP ( xin => xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c, xout => ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest(MUX,242)@17
    finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_s <= ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_b_q;
    finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest: PROCESS (finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_s, ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_outputreg_q, expRR_uid241_rrx_uid34_fpSinCosXTest_b)
    BEGIN
            CASE finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_q <= ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_outputreg_q;
                  WHEN "1" => finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_q <= expRR_uid241_rrx_uid34_fpSinCosXTest_b;
                  WHEN OTHERS => finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n_to_finalFrac_uid240_rrx_uid34_fpSinCosXTest_b(DELAY,1685)@0
    ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n_to_finalFrac_uid240_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 17 )
    PORT MAP ( xin => xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n, xout => ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n_to_finalFrac_uid240_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--finalExp_uid244_rrx_uid34_fpSinCosXTest(MUX,243)@17
    finalExp_uid244_rrx_uid34_fpSinCosXTest_s <= ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n_to_finalFrac_uid240_rrx_uid34_fpSinCosXTest_b_q;
    finalExp_uid244_rrx_uid34_fpSinCosXTest: PROCESS (finalExp_uid244_rrx_uid34_fpSinCosXTest_s, finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_q, ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_outputreg_q)
    BEGIN
            CASE finalExp_uid244_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => finalExp_uid244_rrx_uid34_fpSinCosXTest_q <= finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_q;
                  WHEN "1" => finalExp_uid244_rrx_uid34_fpSinCosXTest_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_outputreg_q;
                  WHEN OTHERS => finalExp_uid244_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor(LOGICAL,3639)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_b <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_q <= not (ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_a or ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_b);

	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_mem_top(CONSTANT,3635)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_mem_top_q <= "01111";

	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp(LOGICAL,3636)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_a <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_mem_top_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdmux_q);
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_q <= "1" when ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_a = ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_b else "0";

	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmpReg(REG,3637)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmpReg_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena(REG,3640)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_q = "1") THEN
                ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd(LOGICAL,3641)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_a <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_b <= en;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_a and ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_b;

	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt(COUNTER,3631)
    -- every=1, low=0, high=15, step=1, init=1
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,4);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_i <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_i,4));


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdreg(REG,3632)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdreg_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdmux(MUX,3633)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdmux_s <= en;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdmux: PROCESS (ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdmux_s, ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdreg_q, ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdmux_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdreg_q;
                  WHEN "1" => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdmux_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem(DUALMEM,3630)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_ia <= frac_uid171_rrx_uid34_fpSinCosXTest_b;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_aa <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdreg_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_ab <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdmux_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 52,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_ia
    );
        ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_iq(51 downto 0);

	--fracXRExt_uid238_rrx_uid34_fpSinCosXTest(BITJOIN,237)@17
    fracXRExt_uid238_rrx_uid34_fpSinCosXTest_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_q & ZerosGB_uid237_rrx_uid34_fpSinCosXTest_q;

	--LeftShiftStage271dto0_uid709_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,708)@17
    LeftShiftStage271dto0_uid709_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(71 downto 0);
    LeftShiftStage271dto0_uid709_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage271dto0_uid709_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(71 downto 0);

	--leftShiftStage3Idx1_uid710_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,709)@17
    leftShiftStage3Idx1_uid710_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage271dto0_uid709_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b & GND_q;

	--LeftShiftStage166dto0_uid704_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,703)@17
    LeftShiftStage166dto0_uid704_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(66 downto 0);
    LeftShiftStage166dto0_uid704_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage166dto0_uid704_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(66 downto 0);

	--leftShiftStage1Idx3Pad6_uid268_fxpX_uid48_fpSinCosXTest(CONSTANT,267)
    leftShiftStage1Idx3Pad6_uid268_fxpX_uid48_fpSinCosXTest_q <= "000000";

	--leftShiftStage2Idx3_uid705_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,704)@17
    leftShiftStage2Idx3_uid705_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage166dto0_uid704_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b & leftShiftStage1Idx3Pad6_uid268_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage168dto0_uid701_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,700)@17
    LeftShiftStage168dto0_uid701_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(68 downto 0);
    LeftShiftStage168dto0_uid701_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage168dto0_uid701_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(68 downto 0);

	--leftShiftStage2Idx2_uid702_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,701)@17
    leftShiftStage2Idx2_uid702_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage168dto0_uid701_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b & leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage170dto0_uid698_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,697)@17
    LeftShiftStage170dto0_uid698_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(70 downto 0);
    LeftShiftStage170dto0_uid698_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage170dto0_uid698_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(70 downto 0);

	--leftShiftStage2Idx1_uid699_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,698)@17
    leftShiftStage2Idx1_uid699_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage170dto0_uid698_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b & leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage048dto0_uid693_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,692)@17
    LeftShiftStage048dto0_uid693_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(48 downto 0);
    LeftShiftStage048dto0_uid693_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage048dto0_uid693_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(48 downto 0);

	--leftShiftStage0Idx3Pad24_uid257_fxpX_uid48_fpSinCosXTest(CONSTANT,256)
    leftShiftStage0Idx3Pad24_uid257_fxpX_uid48_fpSinCosXTest_q <= "000000000000000000000000";

	--leftShiftStage1Idx3_uid694_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,693)@17
    leftShiftStage1Idx3_uid694_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage048dto0_uid693_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx3Pad24_uid257_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage056dto0_uid690_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,689)@17
    LeftShiftStage056dto0_uid690_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(56 downto 0);
    LeftShiftStage056dto0_uid690_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage056dto0_uid690_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(56 downto 0);

	--leftShiftStage1Idx2_uid691_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,690)@17
    leftShiftStage1Idx2_uid691_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage056dto0_uid690_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage064dto0_uid687_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,686)@17
    LeftShiftStage064dto0_uid687_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(64 downto 0);
    LeftShiftStage064dto0_uid687_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage064dto0_uid687_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(64 downto 0);

	--leftShiftStage1Idx1_uid688_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,687)@17
    leftShiftStage1Idx1_uid688_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage064dto0_uid687_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;

	--leftShiftStage0Idx3_uid683_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(CONSTANT,682)
    leftShiftStage0Idx3_uid683_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000";

	--ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor(LOGICAL,3865)
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_b <= ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_q <= not (ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_a or ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_b);

	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_mem_top(CONSTANT,3685)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_mem_top_q <= "011";

	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp(LOGICAL,3686)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_a <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_mem_top_q;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_q);
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_q <= "1" when ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_a = ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_b else "0";

	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg(REG,3687)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena(REG,3866)
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_q = "1") THEN
                ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd(LOGICAL,3867)
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_a <= ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_b <= en;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_q <= ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_a and ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_b;

	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt(COUNTER,3681)
    -- every=1, low=0, high=3, step=1, init=1
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,2);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_i <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_i,2));


	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg(REG,3682)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux(MUX,3683)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_s <= en;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux: PROCESS (ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_s, ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg_q, ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg_q;
                  WHEN "1" => ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem(DUALMEM,3856)
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ia <= vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg_q;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_q;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 9,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 9,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ia
    );
        ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_q <= ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_iq(8 downto 0);

	--leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,681)@17
    leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_q & zs_uid279_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor(LOGICAL,3853)
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_b <= ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_q <= not (ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_a or ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_b);

	--ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena(REG,3854)
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_q = "1") THEN
                ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd(LOGICAL,3855)
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_a <= ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_b <= en;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_q <= ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_a and ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_b;

	--X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,677)@12
    X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b(40 downto 0);
    X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(40 downto 0);

	--ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem(DUALMEM,3844)
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ia <= X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg_q;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_q;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 41,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 41,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ia
    );
        ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_q <= ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_iq(40 downto 0);

	--leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,678)@17
    leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_q & zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor(LOGICAL,3877)
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_b <= ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena_q;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_q <= not (ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_a or ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_b);

	--ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena(REG,3878)
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_q = "1") THEN
                ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd(LOGICAL,3879)
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_a <= ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena_q;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_b <= en;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_q <= ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_a and ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_b;

	--ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem(DUALMEM,3868)
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_ia <= basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg_q;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_q;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 73,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 73,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_ia
    );
        ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_q <= ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_iq(72 downto 0);

	--leftShiftStageSel6Dto5_uid684_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,683)@17
    leftShiftStageSel6Dto5_uid684_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    leftShiftStageSel6Dto5_uid684_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel6Dto5_uid684_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(6 downto 5);

	--leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(MUX,684)@17
    leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel6Dto5_uid684_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s, ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_q, leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_q;
                  WHEN "01" => leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0Idx3_uid683_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel4Dto3_uid695_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,694)@17
    leftShiftStageSel4Dto3_uid695_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(4 downto 0);
    leftShiftStageSel4Dto3_uid695_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel4Dto3_uid695_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(4 downto 3);

	--leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(MUX,695)@17
    leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel4Dto3_uid695_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s, leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx1_uid688_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx2_uid691_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx3_uid694_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx1_uid688_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx2_uid691_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx3_uid694_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel2Dto1_uid706_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,705)@17
    leftShiftStageSel2Dto1_uid706_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(2 downto 0);
    leftShiftStageSel2Dto1_uid706_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel2Dto1_uid706_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(2 downto 1);

	--leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(MUX,706)@17
    leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel2Dto1_uid706_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s, leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage2Idx1_uid699_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage2Idx2_uid702_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage2Idx3_uid705_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2Idx1_uid699_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2Idx2_uid702_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2Idx3_uid705_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel0Dto0_uid711_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,710)@17
    leftShiftStageSel0Dto0_uid711_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(0 downto 0);
    leftShiftStageSel0Dto0_uid711_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel0Dto0_uid711_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(0 downto 0);

	--leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(MUX,711)@17
    leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel0Dto0_uid711_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s, leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage3Idx1_uid710_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "1" => leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage3Idx1_uid710_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--finalFracRR_uid234_rrx_uid34_fpSinCosXTest(BITSELECT,233)@17
    finalFracRR_uid234_rrx_uid34_fpSinCosXTest_in <= leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(71 downto 0);
    finalFracRR_uid234_rrx_uid34_fpSinCosXTest_b <= finalFracRR_uid234_rrx_uid34_fpSinCosXTest_in(71 downto 7);

	--ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor(LOGICAL,3627)
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_b <= ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena_q;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_q <= not (ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_a or ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_b);

	--ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena(REG,3628)
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_q = "1") THEN
                ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd(LOGICAL,3629)
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_a <= ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena_q;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_b <= en;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_q <= ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_a and ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_b;

	--finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest(BITSELECT,234)@9
    finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_in <= normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q(155 downto 0);
    finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b <= finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_in(155 downto 91);

	--ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem(DUALMEM,3618)
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_ia <= finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_aa <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdreg_q;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_ab <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdmux_q;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 65,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 65,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_ia
    );
        ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_q <= ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_iq(64 downto 0);

	--ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_outputreg(DELAY,3617)
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_outputreg : dspba_delay
    GENERIC MAP ( width => 65, depth => 1 )
    PORT MAP ( xin => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_q, xout => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest(MUX,235)@17
    finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_s <= ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_b_q;
    finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest: PROCESS (finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_s, ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_outputreg_q, finalFracRR_uid234_rrx_uid34_fpSinCosXTest_b)
    BEGIN
            CASE finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_q <= ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_outputreg_q;
                  WHEN "1" => finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_q <= finalFracRR_uid234_rrx_uid34_fpSinCosXTest_b;
                  WHEN OTHERS => finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest(BITSELECT,238)@17
    finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest_in <= finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_q;
    finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest_b <= finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest_in(64 downto 1);

	--finalFrac_uid240_rrx_uid34_fpSinCosXTest(MUX,239)@17
    finalFrac_uid240_rrx_uid34_fpSinCosXTest_s <= ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n_to_finalFrac_uid240_rrx_uid34_fpSinCosXTest_b_q;
    finalFrac_uid240_rrx_uid34_fpSinCosXTest: PROCESS (finalFrac_uid240_rrx_uid34_fpSinCosXTest_s, finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest_b, fracXRExt_uid238_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE finalFrac_uid240_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => finalFrac_uid240_rrx_uid34_fpSinCosXTest_q <= finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest_b;
                  WHEN "1" => finalFrac_uid240_rrx_uid34_fpSinCosXTest_q <= fracXRExt_uid238_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => finalFrac_uid240_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RRangeRed_uid245_rrx_uid34_fpSinCosXTest(BITJOIN,244)@17
    RRangeRed_uid245_rrx_uid34_fpSinCosXTest_q <= GND_q & finalExp_uid244_rrx_uid34_fpSinCosXTest_q & finalFrac_uid240_rrx_uid34_fpSinCosXTest_q;

	--ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor(LOGICAL,3677)
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_b <= ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_q <= not (ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_a or ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_b);

	--ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena(REG,3678)
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_q = "1") THEN
                ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd(LOGICAL,3679)
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_a <= ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_b <= en;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_q <= ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_a and ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_b;

	--ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem(DUALMEM,3668)
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_ia <= R_uid161_px_uid33_fpSinCosXTest_q;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_aa <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdreg_q;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_ab <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdmux_q;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 64,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 64,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_ia
    );
        ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_q <= ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_iq(63 downto 0);

	--lx_uid247_rrx_uid34_fpSinCosXTest(BITJOIN,246)@17
    lx_uid247_rrx_uid34_fpSinCosXTest_q <= ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_q & ZerosGB_uid237_rrx_uid34_fpSinCosXTest_q;

	--cstAllZWF_uid7_fpSinCosXTest(CONSTANT,6)
    cstAllZWF_uid7_fpSinCosXTest_q <= "0000000000000000000000000000000000000000000000000000";

	--fracXIsZero_uid172_rrx_uid34_fpSinCosXTest(LOGICAL,171)@0
    fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_a <= frac_uid171_rrx_uid34_fpSinCosXTest_b;
    fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_b <= cstAllZWF_uid7_fpSinCosXTest_q;
    fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_q <= "1" when fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_a = fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_b else "0";

	--InvFracXIsZero_uid174_rrx_uid34_fpSinCosXTest(LOGICAL,173)@0
    InvFracXIsZero_uid174_rrx_uid34_fpSinCosXTest_a <= fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_q;
    InvFracXIsZero_uid174_rrx_uid34_fpSinCosXTest_q <= not InvFracXIsZero_uid174_rrx_uid34_fpSinCosXTest_a;

	--cstAllOWE_uid6_fpSinCosXTest(CONSTANT,5)
    cstAllOWE_uid6_fpSinCosXTest_q <= "11111111111";

	--expXIsMax_uid170_rrx_uid34_fpSinCosXTest(LOGICAL,169)@0
    expXIsMax_uid170_rrx_uid34_fpSinCosXTest_a <= exp_uid167_rrx_uid34_fpSinCosXTest_b;
    expXIsMax_uid170_rrx_uid34_fpSinCosXTest_b <= cstAllOWE_uid6_fpSinCosXTest_q;
    expXIsMax_uid170_rrx_uid34_fpSinCosXTest_q <= "1" when expXIsMax_uid170_rrx_uid34_fpSinCosXTest_a = expXIsMax_uid170_rrx_uid34_fpSinCosXTest_b else "0";

	--exc_N_uid175_rrx_uid34_fpSinCosXTest(LOGICAL,174)@0
    exc_N_uid175_rrx_uid34_fpSinCosXTest_a <= expXIsMax_uid170_rrx_uid34_fpSinCosXTest_q;
    exc_N_uid175_rrx_uid34_fpSinCosXTest_b <= InvFracXIsZero_uid174_rrx_uid34_fpSinCosXTest_q;
    exc_N_uid175_rrx_uid34_fpSinCosXTest_q <= exc_N_uid175_rrx_uid34_fpSinCosXTest_a and exc_N_uid175_rrx_uid34_fpSinCosXTest_b;

	--InvExc_N_uid176_rrx_uid34_fpSinCosXTest(LOGICAL,175)@0
    InvExc_N_uid176_rrx_uid34_fpSinCosXTest_a <= exc_N_uid175_rrx_uid34_fpSinCosXTest_q;
    InvExc_N_uid176_rrx_uid34_fpSinCosXTest_q <= not InvExc_N_uid176_rrx_uid34_fpSinCosXTest_a;

	--exc_I_uid173_rrx_uid34_fpSinCosXTest(LOGICAL,172)@0
    exc_I_uid173_rrx_uid34_fpSinCosXTest_a <= expXIsMax_uid170_rrx_uid34_fpSinCosXTest_q;
    exc_I_uid173_rrx_uid34_fpSinCosXTest_b <= fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_q;
    exc_I_uid173_rrx_uid34_fpSinCosXTest_q <= exc_I_uid173_rrx_uid34_fpSinCosXTest_a and exc_I_uid173_rrx_uid34_fpSinCosXTest_b;

	--InvExc_I_uid177_rrx_uid34_fpSinCosXTest(LOGICAL,176)@0
    InvExc_I_uid177_rrx_uid34_fpSinCosXTest_a <= exc_I_uid173_rrx_uid34_fpSinCosXTest_q;
    InvExc_I_uid177_rrx_uid34_fpSinCosXTest_q <= not InvExc_I_uid177_rrx_uid34_fpSinCosXTest_a;

	--cstAllZWE_uid8_fpSinCosXTest(CONSTANT,7)
    cstAllZWE_uid8_fpSinCosXTest_q <= "00000000000";

	--expXIsZero_uid168_rrx_uid34_fpSinCosXTest(LOGICAL,167)@0
    expXIsZero_uid168_rrx_uid34_fpSinCosXTest_a <= exp_uid167_rrx_uid34_fpSinCosXTest_b;
    expXIsZero_uid168_rrx_uid34_fpSinCosXTest_b <= cstAllZWE_uid8_fpSinCosXTest_q;
    expXIsZero_uid168_rrx_uid34_fpSinCosXTest_q <= "1" when expXIsZero_uid168_rrx_uid34_fpSinCosXTest_a = expXIsZero_uid168_rrx_uid34_fpSinCosXTest_b else "0";

	--InvExpXIsZero_uid178_rrx_uid34_fpSinCosXTest(LOGICAL,177)@0
    InvExpXIsZero_uid178_rrx_uid34_fpSinCosXTest_a <= expXIsZero_uid168_rrx_uid34_fpSinCosXTest_q;
    InvExpXIsZero_uid178_rrx_uid34_fpSinCosXTest_q <= not InvExpXIsZero_uid178_rrx_uid34_fpSinCosXTest_a;

	--exc_R_uid179_rrx_uid34_fpSinCosXTest(LOGICAL,178)@0
    exc_R_uid179_rrx_uid34_fpSinCosXTest_a <= InvExpXIsZero_uid178_rrx_uid34_fpSinCosXTest_q;
    exc_R_uid179_rrx_uid34_fpSinCosXTest_b <= InvExc_I_uid177_rrx_uid34_fpSinCosXTest_q;
    exc_R_uid179_rrx_uid34_fpSinCosXTest_c <= InvExc_N_uid176_rrx_uid34_fpSinCosXTest_q;
    exc_R_uid179_rrx_uid34_fpSinCosXTest_q <= exc_R_uid179_rrx_uid34_fpSinCosXTest_a and exc_R_uid179_rrx_uid34_fpSinCosXTest_b and exc_R_uid179_rrx_uid34_fpSinCosXTest_c;

	--ld_exc_R_uid179_rrx_uid34_fpSinCosXTest_q_to_sRPostExc_uid248_rrx_uid34_fpSinCosXTest_b(DELAY,1699)@0
    ld_exc_R_uid179_rrx_uid34_fpSinCosXTest_q_to_sRPostExc_uid248_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 17 )
    PORT MAP ( xin => exc_R_uid179_rrx_uid34_fpSinCosXTest_q, xout => ld_exc_R_uid179_rrx_uid34_fpSinCosXTest_q_to_sRPostExc_uid248_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--sRPostExc_uid248_rrx_uid34_fpSinCosXTest(MUX,247)@17
    sRPostExc_uid248_rrx_uid34_fpSinCosXTest_s <= ld_exc_R_uid179_rrx_uid34_fpSinCosXTest_q_to_sRPostExc_uid248_rrx_uid34_fpSinCosXTest_b_q;
    sRPostExc_uid248_rrx_uid34_fpSinCosXTest: PROCESS (sRPostExc_uid248_rrx_uid34_fpSinCosXTest_s, lx_uid247_rrx_uid34_fpSinCosXTest_q, RRangeRed_uid245_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE sRPostExc_uid248_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => sRPostExc_uid248_rrx_uid34_fpSinCosXTest_q <= lx_uid247_rrx_uid34_fpSinCosXTest_q;
                  WHEN "1" => sRPostExc_uid248_rrx_uid34_fpSinCosXTest_q <= RRangeRed_uid245_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => sRPostExc_uid248_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--expXRR_uid38_fpSinCosXTest(BITSELECT,37)@17
    expXRR_uid38_fpSinCosXTest_in <= sRPostExc_uid248_rrx_uid34_fpSinCosXTest_q(74 downto 0);
    expXRR_uid38_fpSinCosXTest_b <= expXRR_uid38_fpSinCosXTest_in(74 downto 64);

	--reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1(REG,1293)@17
    reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1_q <= expXRR_uid38_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--cstBiasMwShiftM2_uid26_fpSinCosXTest(CONSTANT,25)
    cstBiasMwShiftM2_uid26_fpSinCosXTest_q <= "01111100001";

	--cosXIsOneXRR_uid42_fpSinCosXTest(COMPARE,41)@18
    cosXIsOneXRR_uid42_fpSinCosXTest_cin <= GND_q;
    cosXIsOneXRR_uid42_fpSinCosXTest_a <= STD_LOGIC_VECTOR("00" & cstBiasMwShiftM2_uid26_fpSinCosXTest_q) & '0';
    cosXIsOneXRR_uid42_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00" & reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1_q) & cosXIsOneXRR_uid42_fpSinCosXTest_cin(0);
            cosXIsOneXRR_uid42_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(cosXIsOneXRR_uid42_fpSinCosXTest_a) - UNSIGNED(cosXIsOneXRR_uid42_fpSinCosXTest_b));
    cosXIsOneXRR_uid42_fpSinCosXTest_n(0) <= not cosXIsOneXRR_uid42_fpSinCosXTest_o(13);


	--exp_uid9_fpSinCosXTest(BITSELECT,8)@0
    exp_uid9_fpSinCosXTest_in <= xIn_0(62 downto 0);
    exp_uid9_fpSinCosXTest_b <= exp_uid9_fpSinCosXTest_in(62 downto 52);

	--sinXIsX_uid40_fpSinCosXTest(COMPARE,39)@0
    sinXIsX_uid40_fpSinCosXTest_cin <= GND_q;
    sinXIsX_uid40_fpSinCosXTest_a <= STD_LOGIC_VECTOR("00" & cstBiasMwShift_uid24_fpSinCosXTest_q) & '0';
    sinXIsX_uid40_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00" & exp_uid9_fpSinCosXTest_b) & sinXIsX_uid40_fpSinCosXTest_cin(0);
            sinXIsX_uid40_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sinXIsX_uid40_fpSinCosXTest_a) - UNSIGNED(sinXIsX_uid40_fpSinCosXTest_b));
    sinXIsX_uid40_fpSinCosXTest_n(0) <= not sinXIsX_uid40_fpSinCosXTest_o(13);


	--ld_sinXIsX_uid40_fpSinCosXTest_n_to_InvSinXIsX_uid127_fpSinCosXTest_a(DELAY,1568)@0
    ld_sinXIsX_uid40_fpSinCosXTest_n_to_InvSinXIsX_uid127_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 18 )
    PORT MAP ( xin => sinXIsX_uid40_fpSinCosXTest_n, xout => ld_sinXIsX_uid40_fpSinCosXTest_n_to_InvSinXIsX_uid127_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--cosXONe_uid145_fpSinCosXTest(LOGICAL,144)@18
    cosXONe_uid145_fpSinCosXTest_a <= ld_sinXIsX_uid40_fpSinCosXTest_n_to_InvSinXIsX_uid127_fpSinCosXTest_a_q;
    cosXONe_uid145_fpSinCosXTest_b <= cosXIsOneXRR_uid42_fpSinCosXTest_n;
    cosXONe_uid145_fpSinCosXTest_q <= cosXONe_uid145_fpSinCosXTest_a or cosXONe_uid145_fpSinCosXTest_b;

	--ld_cosXONe_uid145_fpSinCosXTest_q_to_InvCosXONe_uid146_fpSinCosXTest_a(DELAY,1599)@18
    ld_cosXONe_uid145_fpSinCosXTest_q_to_InvCosXONe_uid146_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => cosXONe_uid145_fpSinCosXTest_q, xout => ld_cosXONe_uid145_fpSinCosXTest_q_to_InvCosXONe_uid146_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--InvCosXONe_uid146_fpSinCosXTest(LOGICAL,145)@20
    InvCosXONe_uid146_fpSinCosXTest_a <= ld_cosXONe_uid145_fpSinCosXTest_q_to_InvCosXONe_uid146_fpSinCosXTest_a_q;
    InvCosXONe_uid146_fpSinCosXTest_q <= not InvCosXONe_uid146_fpSinCosXTest_a;

	--LeftShiftStage192dto0_uid274_fxpX_uid48_fpSinCosXTest(BITSELECT,273)@18
    LeftShiftStage192dto0_uid274_fxpX_uid48_fpSinCosXTest_in <= leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q(92 downto 0);
    LeftShiftStage192dto0_uid274_fxpX_uid48_fpSinCosXTest_b <= LeftShiftStage192dto0_uid274_fxpX_uid48_fpSinCosXTest_in(92 downto 0);

	--leftShiftStage2Idx1_uid275_fxpX_uid48_fpSinCosXTest(BITJOIN,274)@18
    leftShiftStage2Idx1_uid275_fxpX_uid48_fpSinCosXTest_q <= LeftShiftStage192dto0_uid274_fxpX_uid48_fpSinCosXTest_b & GND_q;

	--LeftShiftStage087dto0_uid269_fxpX_uid48_fpSinCosXTest(BITSELECT,268)@18
    LeftShiftStage087dto0_uid269_fxpX_uid48_fpSinCosXTest_in <= leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q(87 downto 0);
    LeftShiftStage087dto0_uid269_fxpX_uid48_fpSinCosXTest_b <= LeftShiftStage087dto0_uid269_fxpX_uid48_fpSinCosXTest_in(87 downto 0);

	--leftShiftStage1Idx3_uid270_fxpX_uid48_fpSinCosXTest(BITJOIN,269)@18
    leftShiftStage1Idx3_uid270_fxpX_uid48_fpSinCosXTest_q <= LeftShiftStage087dto0_uid269_fxpX_uid48_fpSinCosXTest_b & leftShiftStage1Idx3Pad6_uid268_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage089dto0_uid266_fxpX_uid48_fpSinCosXTest(BITSELECT,265)@18
    LeftShiftStage089dto0_uid266_fxpX_uid48_fpSinCosXTest_in <= leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q(89 downto 0);
    LeftShiftStage089dto0_uid266_fxpX_uid48_fpSinCosXTest_b <= LeftShiftStage089dto0_uid266_fxpX_uid48_fpSinCosXTest_in(89 downto 0);

	--leftShiftStage1Idx2_uid267_fxpX_uid48_fpSinCosXTest(BITJOIN,266)@18
    leftShiftStage1Idx2_uid267_fxpX_uid48_fpSinCosXTest_q <= LeftShiftStage089dto0_uid266_fxpX_uid48_fpSinCosXTest_b & leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage091dto0_uid263_fxpX_uid48_fpSinCosXTest(BITSELECT,262)@18
    LeftShiftStage091dto0_uid263_fxpX_uid48_fpSinCosXTest_in <= leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q(91 downto 0);
    LeftShiftStage091dto0_uid263_fxpX_uid48_fpSinCosXTest_b <= LeftShiftStage091dto0_uid263_fxpX_uid48_fpSinCosXTest_in(91 downto 0);

	--leftShiftStage1Idx1_uid264_fxpX_uid48_fpSinCosXTest(BITJOIN,263)@18
    leftShiftStage1Idx1_uid264_fxpX_uid48_fpSinCosXTest_q <= LeftShiftStage091dto0_uid263_fxpX_uid48_fpSinCosXTest_b & leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;

	--X69dto0_uid258_fxpX_uid48_fpSinCosXTest(BITSELECT,257)@18
    X69dto0_uid258_fxpX_uid48_fpSinCosXTest_in <= extendedFracX_uid47_fpSinCosXTest_q(69 downto 0);
    X69dto0_uid258_fxpX_uid48_fpSinCosXTest_b <= X69dto0_uid258_fxpX_uid48_fpSinCosXTest_in(69 downto 0);

	--leftShiftStage0Idx3_uid259_fxpX_uid48_fpSinCosXTest(BITJOIN,258)@18
    leftShiftStage0Idx3_uid259_fxpX_uid48_fpSinCosXTest_q <= X69dto0_uid258_fxpX_uid48_fpSinCosXTest_b & leftShiftStage0Idx3Pad24_uid257_fxpX_uid48_fpSinCosXTest_q;

	--X77dto0_uid255_fxpX_uid48_fpSinCosXTest(BITSELECT,254)@18
    X77dto0_uid255_fxpX_uid48_fpSinCosXTest_in <= extendedFracX_uid47_fpSinCosXTest_q(77 downto 0);
    X77dto0_uid255_fxpX_uid48_fpSinCosXTest_b <= X77dto0_uid255_fxpX_uid48_fpSinCosXTest_in(77 downto 0);

	--leftShiftStage0Idx2_uid256_fxpX_uid48_fpSinCosXTest(BITJOIN,255)@18
    leftShiftStage0Idx2_uid256_fxpX_uid48_fpSinCosXTest_q <= X77dto0_uid255_fxpX_uid48_fpSinCosXTest_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--X85dto0_uid252_fxpX_uid48_fpSinCosXTest(BITSELECT,251)@18
    X85dto0_uid252_fxpX_uid48_fpSinCosXTest_in <= extendedFracX_uid47_fpSinCosXTest_q(85 downto 0);
    X85dto0_uid252_fxpX_uid48_fpSinCosXTest_b <= X85dto0_uid252_fxpX_uid48_fpSinCosXTest_in(85 downto 0);

	--leftShiftStage0Idx1_uid253_fxpX_uid48_fpSinCosXTest(BITJOIN,252)@18
    leftShiftStage0Idx1_uid253_fxpX_uid48_fpSinCosXTest_q <= X85dto0_uid252_fxpX_uid48_fpSinCosXTest_b & leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;

	--cstZwShiftP1_uid27_fpSinCosXTest(CONSTANT,26)
    cstZwShiftP1_uid27_fpSinCosXTest_q <= "00000000000000000000000000000";

	--fracXRR_uid39_fpSinCosXTest(BITSELECT,38)@17
    fracXRR_uid39_fpSinCosXTest_in <= sRPostExc_uid248_rrx_uid34_fpSinCosXTest_q(63 downto 0);
    fracXRR_uid39_fpSinCosXTest_b <= fracXRR_uid39_fpSinCosXTest_in(63 downto 0);

	--ld_fracXRR_uid39_fpSinCosXTest_b_to_oFracXRR_uid43_uid43_fpSinCosXTest_a(DELAY,1484)@17
    ld_fracXRR_uid39_fpSinCosXTest_b_to_oFracXRR_uid43_uid43_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => fracXRR_uid39_fpSinCosXTest_b, xout => ld_fracXRR_uid39_fpSinCosXTest_b_to_oFracXRR_uid43_uid43_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--oFracXRR_uid43_uid43_fpSinCosXTest(BITJOIN,42)@18
    oFracXRR_uid43_uid43_fpSinCosXTest_q <= VCC_q & ld_fracXRR_uid39_fpSinCosXTest_b_to_oFracXRR_uid43_uid43_fpSinCosXTest_a_q;

	--extendedFracX_uid47_fpSinCosXTest(BITJOIN,46)@18
    extendedFracX_uid47_fpSinCosXTest_q <= cstZwShiftP1_uid27_fpSinCosXTest_q & oFracXRR_uid43_uid43_fpSinCosXTest_q;

	--fxpXShiftValExt_uid45_fpSinCosXTest(SUB,44)@18
    fxpXShiftValExt_uid45_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1_q);
    fxpXShiftValExt_uid45_fpSinCosXTest_b <= STD_LOGIC_VECTOR("0" & cstBiasMwShiftM2_uid26_fpSinCosXTest_q);
            fxpXShiftValExt_uid45_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(fxpXShiftValExt_uid45_fpSinCosXTest_a) - UNSIGNED(fxpXShiftValExt_uid45_fpSinCosXTest_b));
    fxpXShiftValExt_uid45_fpSinCosXTest_q <= fxpXShiftValExt_uid45_fpSinCosXTest_o(11 downto 0);


	--fxpXShiftVal_uid46_fpSinCosXTest(BITSELECT,45)@18
    fxpXShiftVal_uid46_fpSinCosXTest_in <= fxpXShiftValExt_uid45_fpSinCosXTest_q(4 downto 0);
    fxpXShiftVal_uid46_fpSinCosXTest_b <= fxpXShiftVal_uid46_fpSinCosXTest_in(4 downto 0);

	--leftShiftStageSel4Dto3_uid260_fxpX_uid48_fpSinCosXTest(BITSELECT,259)@18
    leftShiftStageSel4Dto3_uid260_fxpX_uid48_fpSinCosXTest_in <= fxpXShiftVal_uid46_fpSinCosXTest_b;
    leftShiftStageSel4Dto3_uid260_fxpX_uid48_fpSinCosXTest_b <= leftShiftStageSel4Dto3_uid260_fxpX_uid48_fpSinCosXTest_in(4 downto 3);

	--leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest(MUX,260)@18
    leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_s <= leftShiftStageSel4Dto3_uid260_fxpX_uid48_fpSinCosXTest_b;
    leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest: PROCESS (leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_s, extendedFracX_uid47_fpSinCosXTest_q, leftShiftStage0Idx1_uid253_fxpX_uid48_fpSinCosXTest_q, leftShiftStage0Idx2_uid256_fxpX_uid48_fpSinCosXTest_q, leftShiftStage0Idx3_uid259_fxpX_uid48_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q <= extendedFracX_uid47_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage0Idx1_uid253_fxpX_uid48_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage0Idx2_uid256_fxpX_uid48_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage0Idx3_uid259_fxpX_uid48_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel2Dto1_uid271_fxpX_uid48_fpSinCosXTest(BITSELECT,270)@18
    leftShiftStageSel2Dto1_uid271_fxpX_uid48_fpSinCosXTest_in <= fxpXShiftVal_uid46_fpSinCosXTest_b(2 downto 0);
    leftShiftStageSel2Dto1_uid271_fxpX_uid48_fpSinCosXTest_b <= leftShiftStageSel2Dto1_uid271_fxpX_uid48_fpSinCosXTest_in(2 downto 1);

	--leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest(MUX,271)@18
    leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_s <= leftShiftStageSel2Dto1_uid271_fxpX_uid48_fpSinCosXTest_b;
    leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest: PROCESS (leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_s, leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q, leftShiftStage1Idx1_uid264_fxpX_uid48_fpSinCosXTest_q, leftShiftStage1Idx2_uid267_fxpX_uid48_fpSinCosXTest_q, leftShiftStage1Idx3_uid270_fxpX_uid48_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage1Idx1_uid264_fxpX_uid48_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage1Idx2_uid267_fxpX_uid48_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage1Idx3_uid270_fxpX_uid48_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel0Dto0_uid276_fxpX_uid48_fpSinCosXTest(BITSELECT,275)@18
    leftShiftStageSel0Dto0_uid276_fxpX_uid48_fpSinCosXTest_in <= fxpXShiftVal_uid46_fpSinCosXTest_b(0 downto 0);
    leftShiftStageSel0Dto0_uid276_fxpX_uid48_fpSinCosXTest_b <= leftShiftStageSel0Dto0_uid276_fxpX_uid48_fpSinCosXTest_in(0 downto 0);

	--leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest(MUX,276)@18
    leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_s <= leftShiftStageSel0Dto0_uid276_fxpX_uid48_fpSinCosXTest_b;
    leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest: PROCESS (leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_s, leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q, leftShiftStage2Idx1_uid275_fxpX_uid48_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_s IS
                  WHEN "0" => leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q;
                  WHEN "1" => leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage2Idx1_uid275_fxpX_uid48_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--y_uid50_fpSinCosXTest(BITSELECT,49)@18
    y_uid50_fpSinCosXTest_in <= leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_q(92 downto 0);
    y_uid50_fpSinCosXTest_b <= y_uid50_fpSinCosXTest_in(92 downto 1);

	--ld_y_uid50_fpSinCosXTest_b_to_reg_y_uid50_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_1_a(DELAY,3230)@18
    ld_y_uid50_fpSinCosXTest_b_to_reg_y_uid50_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_1_a : dspba_delay
    GENERIC MAP ( width => 92, depth => 1 )
    PORT MAP ( xin => y_uid50_fpSinCosXTest_b, xout => ld_y_uid50_fpSinCosXTest_b_to_reg_y_uid50_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_y_uid50_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_1(REG,1298)@19
    reg_y_uid50_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_y_uid50_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_y_uid50_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_1_q <= ld_y_uid50_fpSinCosXTest_b_to_reg_y_uid50_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_y_uid50_fpSinCosXTest_0_to_oneMinusY_uid55_fpSinCosXTest_1(REG,1295)@18
    reg_y_uid50_fpSinCosXTest_0_to_oneMinusY_uid55_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_y_uid50_fpSinCosXTest_0_to_oneMinusY_uid55_fpSinCosXTest_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_y_uid50_fpSinCosXTest_0_to_oneMinusY_uid55_fpSinCosXTest_1_q <= y_uid50_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--pad_one_uid55_fpSinCosXTest(BITJOIN,54)@18
    pad_one_uid55_fpSinCosXTest_q <= VCC_q & STD_LOGIC_VECTOR((91 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_one_uid55_fpSinCosXTest_0_to_oneMinusY_uid55_fpSinCosXTest_0(REG,1296)@18
    reg_pad_one_uid55_fpSinCosXTest_0_to_oneMinusY_uid55_fpSinCosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_one_uid55_fpSinCosXTest_0_to_oneMinusY_uid55_fpSinCosXTest_0_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_one_uid55_fpSinCosXTest_0_to_oneMinusY_uid55_fpSinCosXTest_0_q <= pad_one_uid55_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--oneMinusY_uid55_fpSinCosXTest(SUB,55)@19
    oneMinusY_uid55_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & reg_pad_one_uid55_fpSinCosXTest_0_to_oneMinusY_uid55_fpSinCosXTest_0_q);
    oneMinusY_uid55_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00" & reg_y_uid50_fpSinCosXTest_0_to_oneMinusY_uid55_fpSinCosXTest_1_q);
            oneMinusY_uid55_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(oneMinusY_uid55_fpSinCosXTest_a) - UNSIGNED(oneMinusY_uid55_fpSinCosXTest_b));
    oneMinusY_uid55_fpSinCosXTest_q <= oneMinusY_uid55_fpSinCosXTest_o(93 downto 0);


	--reg_oneMinusY_uid55_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_0(REG,1297)@19
    reg_oneMinusY_uid55_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_oneMinusY_uid55_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_0_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_oneMinusY_uid55_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_0_q <= oneMinusY_uid55_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--cmpYToOneMinusY_uid57_fpSinCosXTest(COMPARE,56)@20
    cmpYToOneMinusY_uid57_fpSinCosXTest_cin <= GND_q;
    cmpYToOneMinusY_uid57_fpSinCosXTest_a <= STD_LOGIC_VECTOR("00" & reg_oneMinusY_uid55_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_0_q) & '0';
    cmpYToOneMinusY_uid57_fpSinCosXTest_b <= STD_LOGIC_VECTOR("0000" & reg_y_uid50_fpSinCosXTest_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_1_q) & cmpYToOneMinusY_uid57_fpSinCosXTest_cin(0);
            cmpYToOneMinusY_uid57_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(cmpYToOneMinusY_uid57_fpSinCosXTest_a) - UNSIGNED(cmpYToOneMinusY_uid57_fpSinCosXTest_b));
    cmpYToOneMinusY_uid57_fpSinCosXTest_c(0) <= cmpYToOneMinusY_uid57_fpSinCosXTest_o(96);


	--InvCmpYToOneMinusY_uid61_fpSinCosXTest(LOGICAL,60)@20
    InvCmpYToOneMinusY_uid61_fpSinCosXTest_a <= cmpYToOneMinusY_uid57_fpSinCosXTest_c;
    InvCmpYToOneMinusY_uid61_fpSinCosXTest_q <= not InvCmpYToOneMinusY_uid61_fpSinCosXTest_a;

	--intXParity_uid49_fpSinCosXTest(BITSELECT,48)@18
    intXParity_uid49_fpSinCosXTest_in <= leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_q;
    intXParity_uid49_fpSinCosXTest_b <= intXParity_uid49_fpSinCosXTest_in(93 downto 93);

	--ld_intXParity_uid49_fpSinCosXTest_b_to_signRCond2_uid149_fpSinCosXTest_b(DELAY,1602)@18
    ld_intXParity_uid49_fpSinCosXTest_b_to_signRCond2_uid149_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => intXParity_uid49_fpSinCosXTest_b, xout => ld_intXParity_uid49_fpSinCosXTest_b_to_signRCond2_uid149_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--yIsZero_uid51_fpSinCosXTest(LOGICAL,50)@19
    yIsZero_uid51_fpSinCosXTest_a <= reg_y_uid50_fpSinCosXTest_0_to_oneMinusY_uid55_fpSinCosXTest_1_q;
    yIsZero_uid51_fpSinCosXTest_b <= STD_LOGIC_VECTOR("0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" & GND_q);
    yIsZero_uid51_fpSinCosXTest_q <= "1" when yIsZero_uid51_fpSinCosXTest_a = yIsZero_uid51_fpSinCosXTest_b else "0";

	--ld_yIsZero_uid51_fpSinCosXTest_q_to_InvYIsZero_uid148_fpSinCosXTest_a(DELAY,1600)@19
    ld_yIsZero_uid51_fpSinCosXTest_q_to_InvYIsZero_uid148_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => yIsZero_uid51_fpSinCosXTest_q, xout => ld_yIsZero_uid51_fpSinCosXTest_q_to_InvYIsZero_uid148_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--InvYIsZero_uid148_fpSinCosXTest(LOGICAL,147)@20
    InvYIsZero_uid148_fpSinCosXTest_a <= ld_yIsZero_uid51_fpSinCosXTest_q_to_InvYIsZero_uid148_fpSinCosXTest_a_q;
    InvYIsZero_uid148_fpSinCosXTest_q <= not InvYIsZero_uid148_fpSinCosXTest_a;

	--signRCond2_uid149_fpSinCosXTest(LOGICAL,148)@20
    signRCond2_uid149_fpSinCosXTest_a <= InvYIsZero_uid148_fpSinCosXTest_q;
    signRCond2_uid149_fpSinCosXTest_b <= ld_intXParity_uid49_fpSinCosXTest_b_to_signRCond2_uid149_fpSinCosXTest_b_q;
    signRCond2_uid149_fpSinCosXTest_c <= InvCmpYToOneMinusY_uid61_fpSinCosXTest_q;
    signRCond2_uid149_fpSinCosXTest_d <= InvCosXONe_uid146_fpSinCosXTest_q;
    signRCond2_uid149_fpSinCosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            signRCond2_uid149_fpSinCosXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            signRCond2_uid149_fpSinCosXTest_q <= signRCond2_uid149_fpSinCosXTest_a and signRCond2_uid149_fpSinCosXTest_b and signRCond2_uid149_fpSinCosXTest_c and signRCond2_uid149_fpSinCosXTest_d;
        END IF;
    END PROCESS;



	--InvIntXParity_uid152_fpSinCosXTest(LOGICAL,151)@20
    InvIntXParity_uid152_fpSinCosXTest_a <= ld_intXParity_uid49_fpSinCosXTest_b_to_signRCond2_uid149_fpSinCosXTest_b_q;
    InvIntXParity_uid152_fpSinCosXTest_q <= not InvIntXParity_uid152_fpSinCosXTest_a;

	--signRCond1_uid154_fpSinCosXTest(LOGICAL,153)@20
    signRCond1_uid154_fpSinCosXTest_a <= InvYIsZero_uid148_fpSinCosXTest_q;
    signRCond1_uid154_fpSinCosXTest_b <= InvIntXParity_uid152_fpSinCosXTest_q;
    signRCond1_uid154_fpSinCosXTest_c <= cmpYToOneMinusY_uid57_fpSinCosXTest_c;
    signRCond1_uid154_fpSinCosXTest_d <= InvCosXONe_uid146_fpSinCosXTest_q;
    signRCond1_uid154_fpSinCosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            signRCond1_uid154_fpSinCosXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            signRCond1_uid154_fpSinCosXTest_q <= signRCond1_uid154_fpSinCosXTest_a and signRCond1_uid154_fpSinCosXTest_b and signRCond1_uid154_fpSinCosXTest_c and signRCond1_uid154_fpSinCosXTest_d;
        END IF;
    END PROCESS;



	--signRCos_uid155_fpSinCosXTest(LOGICAL,154)@21
    signRCos_uid155_fpSinCosXTest_a <= signRCond1_uid154_fpSinCosXTest_q;
    signRCos_uid155_fpSinCosXTest_b <= signRCond2_uid149_fpSinCosXTest_q;
    signRCos_uid155_fpSinCosXTest_q <= signRCos_uid155_fpSinCosXTest_a or signRCos_uid155_fpSinCosXTest_b;

	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt(COUNTER,3575)
    -- every=1, low=0, high=29, step=1, init=1
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i = 28 THEN
                      ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_eq = '1') THEN
                        ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i - 29;
                    ELSE
                        ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i,5));


	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdreg(REG,3576)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdreg_q <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--xIn(PORTIN,3)@0

	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdmux(MUX,3577)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdmux_s <= en;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdmux: PROCESS (ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdmux_s, ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdreg_q, ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdmux_q <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdreg_q;
                  WHEN "1" => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdmux_q <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem(DUALMEM,3574)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_ia <= signRCos_uid155_fpSinCosXTest_q;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_aa <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdreg_q;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_ab <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdmux_q;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 30,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 30,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_ia
    );
        ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_q <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_iq(0 downto 0);

	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_nor(LOGICAL,3797)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_nor_b <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_sticky_ena_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_nor_q <= not (ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_nor_a or ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_nor_b);

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_mem_top(CONSTANT,3757)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_mem_top_q <= "010";

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmp(LOGICAL,3758)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmp_a <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_mem_top_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdmux_q);
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmp_q <= "1" when ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmp_a = ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmp_b else "0";

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmpReg(REG,3759)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmpReg_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_sticky_ena(REG,3798)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_nor_q = "1") THEN
                ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_sticky_ena_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_enaAnd(LOGICAL,3799)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_enaAnd_a <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_sticky_ena_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_enaAnd_b <= en;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_enaAnd_q <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_enaAnd_a and ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_enaAnd_b;

	--ld_oneMinusY_uid55_fpSinCosXTest_q_to_zSinOMyBottom_uid58_fpSinCosXTest_a(DELAY,1498)@19
    ld_oneMinusY_uid55_fpSinCosXTest_q_to_zSinOMyBottom_uid58_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 94, depth => 1 )
    PORT MAP ( xin => oneMinusY_uid55_fpSinCosXTest_q, xout => ld_oneMinusY_uid55_fpSinCosXTest_q_to_zSinOMyBottom_uid58_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--zSinOMyBottom_uid58_fpSinCosXTest(BITSELECT,57)@20
    zSinOMyBottom_uid58_fpSinCosXTest_in <= ld_oneMinusY_uid55_fpSinCosXTest_q_to_zSinOMyBottom_uid58_fpSinCosXTest_a_q(90 downto 0);
    zSinOMyBottom_uid58_fpSinCosXTest_b <= zSinOMyBottom_uid58_fpSinCosXTest_in(90 downto 0);

	--ld_y_uid50_fpSinCosXTest_b_to_zSinYBottom_uid59_fpSinCosXTest_a(DELAY,1499)@18
    ld_y_uid50_fpSinCosXTest_b_to_zSinYBottom_uid59_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 92, depth => 2 )
    PORT MAP ( xin => y_uid50_fpSinCosXTest_b, xout => ld_y_uid50_fpSinCosXTest_b_to_zSinYBottom_uid59_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--zSinYBottom_uid59_fpSinCosXTest(BITSELECT,58)@20
    zSinYBottom_uid59_fpSinCosXTest_in <= ld_y_uid50_fpSinCosXTest_b_to_zSinYBottom_uid59_fpSinCosXTest_a_q(90 downto 0);
    zSinYBottom_uid59_fpSinCosXTest_b <= zSinYBottom_uid59_fpSinCosXTest_in(90 downto 0);

	--zCos_uid64_fpSinCosXTest(MUX,63)@20
    zCos_uid64_fpSinCosXTest_s <= InvCmpYToOneMinusY_uid61_fpSinCosXTest_q;
    zCos_uid64_fpSinCosXTest: PROCESS (zCos_uid64_fpSinCosXTest_s, zSinYBottom_uid59_fpSinCosXTest_b, zSinOMyBottom_uid58_fpSinCosXTest_b)
    BEGIN
            CASE zCos_uid64_fpSinCosXTest_s IS
                  WHEN "0" => zCos_uid64_fpSinCosXTest_q <= zSinYBottom_uid59_fpSinCosXTest_b;
                  WHEN "1" => zCos_uid64_fpSinCosXTest_q <= zSinOMyBottom_uid58_fpSinCosXTest_b;
                  WHEN OTHERS => zCos_uid64_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_zCos_uid64_fpSinCosXTest_q_to_zPcosPiZ_uid87_fpSinCosXTest_a(DELAY,1522)@20
    ld_zCos_uid64_fpSinCosXTest_q_to_zPcosPiZ_uid87_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 91, depth => 1 )
    PORT MAP ( xin => zCos_uid64_fpSinCosXTest_q, xout => ld_zCos_uid64_fpSinCosXTest_q_to_zPcosPiZ_uid87_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--zPcosPiZ_uid87_fpSinCosXTest(BITSELECT,86)@21
    zPcosPiZ_uid87_fpSinCosXTest_in <= ld_zCos_uid64_fpSinCosXTest_q_to_zPcosPiZ_uid87_fpSinCosXTest_a_q(83 downto 0);
    zPcosPiZ_uid87_fpSinCosXTest_b <= zPcosPiZ_uid87_fpSinCosXTest_in(83 downto 39);

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt(COUNTER,3753)
    -- every=1, low=0, high=2, step=1, init=1
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_i <= TO_UNSIGNED(1,2);
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_i = 1 THEN
                      ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_eq = '1') THEN
                        ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_i <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_i - 2;
                    ELSE
                        ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_i <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_i,2));


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdreg(REG,3754)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdreg_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdreg_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdmux(MUX,3755)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdmux_s <= en;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdmux: PROCESS (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdmux_s, ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdreg_q, ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_q)
    BEGIN
            CASE ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdmux_s IS
                  WHEN "0" => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdmux_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdreg_q;
                  WHEN "1" => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdmux_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem(DUALMEM,3788)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_reset0 <= areset;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_ia <= zPcosPiZ_uid87_fpSinCosXTest_b;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_aa <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdreg_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_ab <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdmux_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 45,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_iq,
        address_a => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_aa,
        data_a => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_ia
    );
        ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_q <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_iq(44 downto 0);

	--yT2_uid490_polyEvalcosPiZ(BITSELECT,489)@25
    yT2_uid490_polyEvalcosPiZ_in <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT2_uid490_polyEvalcosPiZ_a_replace_mem_q;
    yT2_uid490_polyEvalcosPiZ_b <= yT2_uid490_polyEvalcosPiZ_in(44 downto 18);

	--sSM0W_uid788_pT2_uid491_polyEvalcosPiZ(BITSELECT,787)@25
    sSM0W_uid788_pT2_uid491_polyEvalcosPiZ_in <= yT2_uid490_polyEvalcosPiZ_b;
    sSM0W_uid788_pT2_uid491_polyEvalcosPiZ_b <= sSM0W_uid788_pT2_uid491_polyEvalcosPiZ_in(26 downto 22);

	--reg_sSM0W_uid788_pT2_uid491_polyEvalcosPiZ_0_to_sm0_uid789_pT2_uid491_polyEvalcosPiZ_1(REG,1398)@25
    reg_sSM0W_uid788_pT2_uid491_polyEvalcosPiZ_0_to_sm0_uid789_pT2_uid491_polyEvalcosPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid788_pT2_uid491_polyEvalcosPiZ_0_to_sm0_uid789_pT2_uid491_polyEvalcosPiZ_1_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid788_pT2_uid491_polyEvalcosPiZ_0_to_sm0_uid789_pT2_uid491_polyEvalcosPiZ_1_q <= sSM0W_uid788_pT2_uid491_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--addr_uid83_fpSinCosXTest(BITSELECT,82)@20
    addr_uid83_fpSinCosXTest_in <= zCos_uid64_fpSinCosXTest_q;
    addr_uid83_fpSinCosXTest_b <= addr_uid83_fpSinCosXTest_in(90 downto 84);

	--reg_addr_uid83_fpSinCosXTest_0_to_memoryC5_uid452_tableGencosPiZ_0(REG,1392)@20
    reg_addr_uid83_fpSinCosXTest_0_to_memoryC5_uid452_tableGencosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addr_uid83_fpSinCosXTest_0_to_memoryC5_uid452_tableGencosPiZ_0_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addr_uid83_fpSinCosXTest_0_to_memoryC5_uid452_tableGencosPiZ_0_q <= addr_uid83_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC5_uid452_tableGencosPiZ(LOOKUP,451)@21
    memoryC5_uid452_tableGencosPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            memoryC5_uid452_tableGencosPiZ_q <= "111111111000110111";
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            CASE (reg_addr_uid83_fpSinCosXTest_0_to_memoryC5_uid452_tableGencosPiZ_0_q) IS
                WHEN "0000000" =>  memoryC5_uid452_tableGencosPiZ_q <= "111111111000110111";
                WHEN "0000001" =>  memoryC5_uid452_tableGencosPiZ_q <= "111111101001111100";
                WHEN "0000010" =>  memoryC5_uid452_tableGencosPiZ_q <= "111111011100000011";
                WHEN "0000011" =>  memoryC5_uid452_tableGencosPiZ_q <= "111111001110000011";
                WHEN "0000100" =>  memoryC5_uid452_tableGencosPiZ_q <= "111110111111010110";
                WHEN "0000101" =>  memoryC5_uid452_tableGencosPiZ_q <= "111110110001001110";
                WHEN "0000110" =>  memoryC5_uid452_tableGencosPiZ_q <= "111110100010101100";
                WHEN "0000111" =>  memoryC5_uid452_tableGencosPiZ_q <= "111110010011111010";
                WHEN "0001000" =>  memoryC5_uid452_tableGencosPiZ_q <= "111110000110011001";
                WHEN "0001001" =>  memoryC5_uid452_tableGencosPiZ_q <= "111101110111111001";
                WHEN "0001010" =>  memoryC5_uid452_tableGencosPiZ_q <= "111101101000110011";
                WHEN "0001011" =>  memoryC5_uid452_tableGencosPiZ_q <= "111101011010111010";
                WHEN "0001100" =>  memoryC5_uid452_tableGencosPiZ_q <= "111101001100100111";
                WHEN "0001101" =>  memoryC5_uid452_tableGencosPiZ_q <= "111100111110110001";
                WHEN "0001110" =>  memoryC5_uid452_tableGencosPiZ_q <= "111100110000011101";
                WHEN "0001111" =>  memoryC5_uid452_tableGencosPiZ_q <= "111100100010110111";
                WHEN "0010000" =>  memoryC5_uid452_tableGencosPiZ_q <= "111100010011111110";
                WHEN "0010001" =>  memoryC5_uid452_tableGencosPiZ_q <= "111100000101011110";
                WHEN "0010010" =>  memoryC5_uid452_tableGencosPiZ_q <= "111011110111100000";
                WHEN "0010011" =>  memoryC5_uid452_tableGencosPiZ_q <= "111011101010001111";
                WHEN "0010100" =>  memoryC5_uid452_tableGencosPiZ_q <= "111011011011000010";
                WHEN "0010101" =>  memoryC5_uid452_tableGencosPiZ_q <= "111011001101001010";
                WHEN "0010110" =>  memoryC5_uid452_tableGencosPiZ_q <= "111010111110100100";
                WHEN "0010111" =>  memoryC5_uid452_tableGencosPiZ_q <= "111010110010001110";
                WHEN "0011000" =>  memoryC5_uid452_tableGencosPiZ_q <= "111010100011010101";
                WHEN "0011001" =>  memoryC5_uid452_tableGencosPiZ_q <= "111010010101100010";
                WHEN "0011010" =>  memoryC5_uid452_tableGencosPiZ_q <= "111010001000101101";
                WHEN "0011011" =>  memoryC5_uid452_tableGencosPiZ_q <= "111001111010000111";
                WHEN "0011100" =>  memoryC5_uid452_tableGencosPiZ_q <= "111001101011110011";
                WHEN "0011101" =>  memoryC5_uid452_tableGencosPiZ_q <= "111001011110001001";
                WHEN "0011110" =>  memoryC5_uid452_tableGencosPiZ_q <= "111001010001100010";
                WHEN "0011111" =>  memoryC5_uid452_tableGencosPiZ_q <= "111001000010101110";
                WHEN "0100000" =>  memoryC5_uid452_tableGencosPiZ_q <= "111000110110001101";
                WHEN "0100001" =>  memoryC5_uid452_tableGencosPiZ_q <= "111000101000010010";
                WHEN "0100010" =>  memoryC5_uid452_tableGencosPiZ_q <= "111000011010010111";
                WHEN "0100011" =>  memoryC5_uid452_tableGencosPiZ_q <= "111000001101011101";
                WHEN "0100100" =>  memoryC5_uid452_tableGencosPiZ_q <= "110111111111110000";
                WHEN "0100101" =>  memoryC5_uid452_tableGencosPiZ_q <= "110111110011010101";
                WHEN "0100110" =>  memoryC5_uid452_tableGencosPiZ_q <= "110111100101100001";
                WHEN "0100111" =>  memoryC5_uid452_tableGencosPiZ_q <= "110111011000110010";
                WHEN "0101000" =>  memoryC5_uid452_tableGencosPiZ_q <= "110111001100000101";
                WHEN "0101001" =>  memoryC5_uid452_tableGencosPiZ_q <= "110110111110011100";
                WHEN "0101010" =>  memoryC5_uid452_tableGencosPiZ_q <= "110110110010100011";
                WHEN "0101011" =>  memoryC5_uid452_tableGencosPiZ_q <= "110110100100101111";
                WHEN "0101100" =>  memoryC5_uid452_tableGencosPiZ_q <= "110110010111110100";
                WHEN "0101101" =>  memoryC5_uid452_tableGencosPiZ_q <= "110110001011010011";
                WHEN "0101110" =>  memoryC5_uid452_tableGencosPiZ_q <= "110101111111010100";
                WHEN "0101111" =>  memoryC5_uid452_tableGencosPiZ_q <= "110101110010100001";
                WHEN "0110000" =>  memoryC5_uid452_tableGencosPiZ_q <= "110101100110011111";
                WHEN "0110001" =>  memoryC5_uid452_tableGencosPiZ_q <= "110101011001001111";
                WHEN "0110010" =>  memoryC5_uid452_tableGencosPiZ_q <= "110101001101011000";
                WHEN "0110011" =>  memoryC5_uid452_tableGencosPiZ_q <= "110101000000011000";
                WHEN "0110100" =>  memoryC5_uid452_tableGencosPiZ_q <= "110100110100010010";
                WHEN "0110101" =>  memoryC5_uid452_tableGencosPiZ_q <= "110100101000111101";
                WHEN "0110110" =>  memoryC5_uid452_tableGencosPiZ_q <= "110100011100100101";
                WHEN "0110111" =>  memoryC5_uid452_tableGencosPiZ_q <= "110100010000100101";
                WHEN "0111000" =>  memoryC5_uid452_tableGencosPiZ_q <= "110100000101000111";
                WHEN "0111001" =>  memoryC5_uid452_tableGencosPiZ_q <= "110011111001010111";
                WHEN "0111010" =>  memoryC5_uid452_tableGencosPiZ_q <= "110011101101101011";
                WHEN "0111011" =>  memoryC5_uid452_tableGencosPiZ_q <= "110011100001100110";
                WHEN "0111100" =>  memoryC5_uid452_tableGencosPiZ_q <= "110011010111100000";
                WHEN "0111101" =>  memoryC5_uid452_tableGencosPiZ_q <= "110011001011001101";
                WHEN "0111110" =>  memoryC5_uid452_tableGencosPiZ_q <= "110011000000110110";
                WHEN "0111111" =>  memoryC5_uid452_tableGencosPiZ_q <= "110010110100011010";
                WHEN "1000000" =>  memoryC5_uid452_tableGencosPiZ_q <= "110010101001110110";
                WHEN "1000001" =>  memoryC5_uid452_tableGencosPiZ_q <= "110010011111000000";
                WHEN "1000010" =>  memoryC5_uid452_tableGencosPiZ_q <= "110010010011101100";
                WHEN "1000011" =>  memoryC5_uid452_tableGencosPiZ_q <= "110010001000100110";
                WHEN "1000100" =>  memoryC5_uid452_tableGencosPiZ_q <= "110001111110011000";
                WHEN "1000101" =>  memoryC5_uid452_tableGencosPiZ_q <= "110001110011101001";
                WHEN "1000110" =>  memoryC5_uid452_tableGencosPiZ_q <= "110001101001001101";
                WHEN "1000111" =>  memoryC5_uid452_tableGencosPiZ_q <= "110001011110111100";
                WHEN "1001000" =>  memoryC5_uid452_tableGencosPiZ_q <= "110001010101100011";
                WHEN "1001001" =>  memoryC5_uid452_tableGencosPiZ_q <= "110001001011000110";
                WHEN "1001010" =>  memoryC5_uid452_tableGencosPiZ_q <= "110001000000101001";
                WHEN "1001011" =>  memoryC5_uid452_tableGencosPiZ_q <= "110000110111000110";
                WHEN "1001100" =>  memoryC5_uid452_tableGencosPiZ_q <= "110000101100001100";
                WHEN "1001101" =>  memoryC5_uid452_tableGencosPiZ_q <= "110000100011100100";
                WHEN "1001110" =>  memoryC5_uid452_tableGencosPiZ_q <= "110000011001101010";
                WHEN "1001111" =>  memoryC5_uid452_tableGencosPiZ_q <= "110000001111101100";
                WHEN "1010000" =>  memoryC5_uid452_tableGencosPiZ_q <= "110000000110100011";
                WHEN "1010001" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111111110011001";
                WHEN "1010010" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111110101011001";
                WHEN "1010011" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111101011001101";
                WHEN "1010100" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111100010110111";
                WHEN "1010101" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111011010001000";
                WHEN "1010110" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111010001010101";
                WHEN "1010111" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111001000100101";
                WHEN "1011000" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111000000101101";
                WHEN "1011001" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110111000001010";
                WHEN "1011010" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110110000010011";
                WHEN "1011011" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110101000011100";
                WHEN "1011100" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110100000111000";
                WHEN "1011101" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110011000111111";
                WHEN "1011110" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110010001110011";
                WHEN "1011111" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110001010011101";
                WHEN "1100000" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110000001110111";
                WHEN "1100001" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101111011011100";
                WHEN "1100010" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101110100000110";
                WHEN "1100011" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101101101011010";
                WHEN "1100100" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101100110101011";
                WHEN "1100101" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101100000010000";
                WHEN "1100110" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101011000111001";
                WHEN "1100111" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101010011100100";
                WHEN "1101000" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101001101000101";
                WHEN "1101001" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101000110011001";
                WHEN "1101010" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101000000000001";
                WHEN "1101011" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100111010010000";
                WHEN "1101100" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100110101000010";
                WHEN "1101101" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100110000000001";
                WHEN "1101110" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100101001100011";
                WHEN "1101111" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100100101110101";
                WHEN "1110000" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100100000010100";
                WHEN "1110001" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100011010100111";
                WHEN "1110010" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100010110011001";
                WHEN "1110011" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100010001110100";
                WHEN "1110100" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100001101001100";
                WHEN "1110101" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100001000010001";
                WHEN "1110110" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100000011110101";
                WHEN "1110111" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011111111110010";
                WHEN "1111000" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011111100100100";
                WHEN "1111001" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011111000100000";
                WHEN "1111010" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011110100011101";
                WHEN "1111011" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011110001010010";
                WHEN "1111100" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011101101100010";
                WHEN "1111101" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011101010101111";
                WHEN "1111110" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011100111011001";
                WHEN "1111111" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011100100010110";
                WHEN OTHERS =>
                    memoryC5_uid452_tableGencosPiZ_q <= (others => '-');
            END CASE;
        END IF;
    END PROCESS;


	--yT1_uid484_polyEvalcosPiZ(BITSELECT,483)@21
    yT1_uid484_polyEvalcosPiZ_in <= zPcosPiZ_uid87_fpSinCosXTest_b;
    yT1_uid484_polyEvalcosPiZ_b <= yT1_uid484_polyEvalcosPiZ_in(44 downto 27);

	--reg_yT1_uid484_polyEvalcosPiZ_0_to_prodXY_uid781_pT1_uid485_polyEvalcosPiZ_0(REG,1393)@21
    reg_yT1_uid484_polyEvalcosPiZ_0_to_prodXY_uid781_pT1_uid485_polyEvalcosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid484_polyEvalcosPiZ_0_to_prodXY_uid781_pT1_uid485_polyEvalcosPiZ_0_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid484_polyEvalcosPiZ_0_to_prodXY_uid781_pT1_uid485_polyEvalcosPiZ_0_q <= yT1_uid484_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid781_pT1_uid485_polyEvalcosPiZ(MULT,780)@22
    prodXY_uid781_pT1_uid485_polyEvalcosPiZ_pr <= signed(resize(UNSIGNED(prodXY_uid781_pT1_uid485_polyEvalcosPiZ_a),19)) * SIGNED(prodXY_uid781_pT1_uid485_polyEvalcosPiZ_b);
    prodXY_uid781_pT1_uid485_polyEvalcosPiZ_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid781_pT1_uid485_polyEvalcosPiZ_a <= (others => '0');
            prodXY_uid781_pT1_uid485_polyEvalcosPiZ_b <= (others => '0');
            prodXY_uid781_pT1_uid485_polyEvalcosPiZ_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid781_pT1_uid485_polyEvalcosPiZ_a <= reg_yT1_uid484_polyEvalcosPiZ_0_to_prodXY_uid781_pT1_uid485_polyEvalcosPiZ_0_q;
                prodXY_uid781_pT1_uid485_polyEvalcosPiZ_b <= memoryC5_uid452_tableGencosPiZ_q;
                prodXY_uid781_pT1_uid485_polyEvalcosPiZ_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid781_pT1_uid485_polyEvalcosPiZ_pr,36));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid781_pT1_uid485_polyEvalcosPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid781_pT1_uid485_polyEvalcosPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid781_pT1_uid485_polyEvalcosPiZ_q <= prodXY_uid781_pT1_uid485_polyEvalcosPiZ_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid782_pT1_uid485_polyEvalcosPiZ(BITSELECT,781)@25
    prodXYTruncFR_uid782_pT1_uid485_polyEvalcosPiZ_in <= prodXY_uid781_pT1_uid485_polyEvalcosPiZ_q;
    prodXYTruncFR_uid782_pT1_uid485_polyEvalcosPiZ_b <= prodXYTruncFR_uid782_pT1_uid485_polyEvalcosPiZ_in(35 downto 17);

	--highBBits_uid487_polyEvalcosPiZ(BITSELECT,486)@25
    highBBits_uid487_polyEvalcosPiZ_in <= prodXYTruncFR_uid782_pT1_uid485_polyEvalcosPiZ_b;
    highBBits_uid487_polyEvalcosPiZ_b <= highBBits_uid487_polyEvalcosPiZ_in(18 downto 1);

	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_nor(LOGICAL,4093)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_nor_b <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_nor_q <= not (ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_nor_a or ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_nor_b);

	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_sticky_ena(REG,4094)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_nor_q = "1") THEN
                ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_sticky_ena_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_enaAnd(LOGICAL,4095)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_enaAnd_a <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_enaAnd_b <= en;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_enaAnd_q <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_enaAnd_a and ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_enaAnd_b;

	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem(DUALMEM,4084)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_reset0 <= areset;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_ia <= addr_uid83_fpSinCosXTest_b;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_aa <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdreg_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_ab <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdmux_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 7,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_iq,
        address_a => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_aa,
        data_a => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_ia
    );
        ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_q <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_iq(6 downto 0);

	--reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0(REG,1394)@24
    reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_q <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC4_uid451_tableGencosPiZ(LOOKUP,450)@25
    memoryC4_uid451_tableGencosPiZ: PROCESS (reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_addr_uid83_fpSinCosXTest_0_to_memoryC4_uid451_tableGencosPiZ_0_q) IS
                WHEN "0000000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100011001101100110010001";
                WHEN "0000001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100011001101000011100001";
                WHEN "0000010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100011001011010110010100";
                WHEN "0000011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100011001000100001101111";
                WHEN "0000100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100011000100100111000100";
                WHEN "0000101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100010111111100010101011";
                WHEN "0000110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100010111001010111111101";
                WHEN "0000111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100010110010000110011001";
                WHEN "0001000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100010101001101001001111";
                WHEN "0001001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100010100000000111001010";
                WHEN "0001010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100010010101011111100011";
                WHEN "0001011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100010001001101100111101";
                WHEN "0001100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100001111100110100001000";
                WHEN "0001101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100001101110110011000000";
                WHEN "0001110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100001011111101100000000";
                WHEN "0001111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100001001111011011111010";
                WHEN "0010000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100000111110001000100001";
                WHEN "0010001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100000101011101101000111";
                WHEN "0010010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100000011000001001101000";
                WHEN "0010011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100000000011011110001010";
                WHEN "0010100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011111101101110001001011";
                WHEN "0010101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011111010110111010110011";
                WHEN "0010110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011110111111000000000111";
                WHEN "0010111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011110100101111001111001";
                WHEN "0011000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011110001011110100101010";
                WHEN "0011001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011101110000100111011000";
                WHEN "0011010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011101010100010010000010";
                WHEN "0011011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011100110110111100100001";
                WHEN "0011100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011100011000100001100010";
                WHEN "0011101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011011111001000000010001";
                WHEN "0011110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011011011000010111111111";
                WHEN "0011111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011010110110110001100100";
                WHEN "0100000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011010010100000001001001";
                WHEN "0100001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011001110000010001010010";
                WHEN "0100010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011001001011011101111011";
                WHEN "0100011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011000100101100101000000";
                WHEN "0100100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010111111110101011011010";
                WHEN "0100101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010111010110101100000000";
                WHEN "0100110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010110101101101110011111";
                WHEN "0100111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010110000011101100011001";
                WHEN "0101000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010101011000101000101000";
                WHEN "0101001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010100101100100110000001";
                WHEN "0101010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010011111111011110010101";
                WHEN "0101011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010011010001011011000010";
                WHEN "0101100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010010100010010101100000";
                WHEN "0101101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010001110010001111001110";
                WHEN "0101110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010001000001000111101100";
                WHEN "0101111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010000001111000011101111";
                WHEN "0110000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001111011011111111010010";
                WHEN "0110001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001110100111111111100000";
                WHEN "0110010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001101110010111110010100";
                WHEN "0110011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001100111101000010110110";
                WHEN "0110100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001100000110000111110110";
                WHEN "0110101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001011001110001110001011";
                WHEN "0110110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001010010101011011000001";
                WHEN "0110111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001001011011101010111110";
                WHEN "0111000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001000100000111110010110";
                WHEN "0111001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000111100101010111101011";
                WHEN "0111010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000110101000110110010111";
                WHEN "0111011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000101101011011100001110";
                WHEN "0111100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000100101101000011000100";
                WHEN "0111101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000011101101110110110111";
                WHEN "0111110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000010101101101100110110";
                WHEN "0111111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000001101100110000001101";
                WHEN "1000000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000000101010110110111111";
                WHEN "1000001" =>  memoryC4_uid451_tableGencosPiZ_q <= "001111111101000000111100101";
                WHEN "1000010" =>  memoryC4_uid451_tableGencosPiZ_q <= "001111110100100100010101010";
                WHEN "1000011" =>  memoryC4_uid451_tableGencosPiZ_q <= "001111101100000000111001100";
                WHEN "1000100" =>  memoryC4_uid451_tableGencosPiZ_q <= "001111100011010110011100110";
                WHEN "1000101" =>  memoryC4_uid451_tableGencosPiZ_q <= "001111011010100101100010101";
                WHEN "1000110" =>  memoryC4_uid451_tableGencosPiZ_q <= "001111010001101110000000011";
                WHEN "1000111" =>  memoryC4_uid451_tableGencosPiZ_q <= "001111001000101111110111111";
                WHEN "1001000" =>  memoryC4_uid451_tableGencosPiZ_q <= "001110111111101011000001001";
                WHEN "1001001" =>  memoryC4_uid451_tableGencosPiZ_q <= "001110110110100000001001010";
                WHEN "1001010" =>  memoryC4_uid451_tableGencosPiZ_q <= "001110101101001111000010101";
                WHEN "1001011" =>  memoryC4_uid451_tableGencosPiZ_q <= "001110100011110111010100011";
                WHEN "1001100" =>  memoryC4_uid451_tableGencosPiZ_q <= "001110011010011001111100000";
                WHEN "1001101" =>  memoryC4_uid451_tableGencosPiZ_q <= "001110010000110101101101000";
                WHEN "1001110" =>  memoryC4_uid451_tableGencosPiZ_q <= "001110000111001011111000100";
                WHEN "1001111" =>  memoryC4_uid451_tableGencosPiZ_q <= "001101111101011100001001101";
                WHEN "1010000" =>  memoryC4_uid451_tableGencosPiZ_q <= "001101110011100110010001101";
                WHEN "1010001" =>  memoryC4_uid451_tableGencosPiZ_q <= "001101101001101010001111111";
                WHEN "1010010" =>  memoryC4_uid451_tableGencosPiZ_q <= "001101011111101000110011001";
                WHEN "1010011" =>  memoryC4_uid451_tableGencosPiZ_q <= "001101010101100010000101001";
                WHEN "1010100" =>  memoryC4_uid451_tableGencosPiZ_q <= "001101001011010101001100000";
                WHEN "1010101" =>  memoryC4_uid451_tableGencosPiZ_q <= "001101000001000010111011111";
                WHEN "1010110" =>  memoryC4_uid451_tableGencosPiZ_q <= "001100110110101011010010000";
                WHEN "1010111" =>  memoryC4_uid451_tableGencosPiZ_q <= "001100101100001110010010111";
                WHEN "1011000" =>  memoryC4_uid451_tableGencosPiZ_q <= "001100100001101011101111001";
                WHEN "1011001" =>  memoryC4_uid451_tableGencosPiZ_q <= "001100010111000100001100110";
                WHEN "1011010" =>  memoryC4_uid451_tableGencosPiZ_q <= "001100001100010111010110000";
                WHEN "1011011" =>  memoryC4_uid451_tableGencosPiZ_q <= "001100000001100101011110010";
                WHEN "1011100" =>  memoryC4_uid451_tableGencosPiZ_q <= "001011110110101110100010000";
                WHEN "1011101" =>  memoryC4_uid451_tableGencosPiZ_q <= "001011101011110010111000001";
                WHEN "1011110" =>  memoryC4_uid451_tableGencosPiZ_q <= "001011100000110010001011100";
                WHEN "1011111" =>  memoryC4_uid451_tableGencosPiZ_q <= "001011010101101100110110001";
                WHEN "1100000" =>  memoryC4_uid451_tableGencosPiZ_q <= "001011001010100011010010100";
                WHEN "1100001" =>  memoryC4_uid451_tableGencosPiZ_q <= "001010111111010100100000000";
                WHEN "1100010" =>  memoryC4_uid451_tableGencosPiZ_q <= "001010110100000001100100001";
                WHEN "1100011" =>  memoryC4_uid451_tableGencosPiZ_q <= "001010101000101001111111111";
                WHEN "1100100" =>  memoryC4_uid451_tableGencosPiZ_q <= "001010011101001110001110100";
                WHEN "1100101" =>  memoryC4_uid451_tableGencosPiZ_q <= "001010010001101110000111011";
                WHEN "1100110" =>  memoryC4_uid451_tableGencosPiZ_q <= "001010000110001010010000101";
                WHEN "1100111" =>  memoryC4_uid451_tableGencosPiZ_q <= "001001111010100001101001011";
                WHEN "1101000" =>  memoryC4_uid451_tableGencosPiZ_q <= "001001101110110101011110111";
                WHEN "1101001" =>  memoryC4_uid451_tableGencosPiZ_q <= "001001100011000101100010110";
                WHEN "1101010" =>  memoryC4_uid451_tableGencosPiZ_q <= "001001010111010001110000000";
                WHEN "1101011" =>  memoryC4_uid451_tableGencosPiZ_q <= "001001001011011010000100110";
                WHEN "1101100" =>  memoryC4_uid451_tableGencosPiZ_q <= "001000111111011110100110110";
                WHEN "1101101" =>  memoryC4_uid451_tableGencosPiZ_q <= "001000110011011111100011011";
                WHEN "1101110" =>  memoryC4_uid451_tableGencosPiZ_q <= "001000100111011101101000000";
                WHEN "1101111" =>  memoryC4_uid451_tableGencosPiZ_q <= "001000011011010111011010111";
                WHEN "1110000" =>  memoryC4_uid451_tableGencosPiZ_q <= "001000001111001110100101111";
                WHEN "1110001" =>  memoryC4_uid451_tableGencosPiZ_q <= "001000000011000010101011011";
                WHEN "1110010" =>  memoryC4_uid451_tableGencosPiZ_q <= "000111110110110011001011111";
                WHEN "1110011" =>  memoryC4_uid451_tableGencosPiZ_q <= "000111101010100000111010110";
                WHEN "1110100" =>  memoryC4_uid451_tableGencosPiZ_q <= "000111011110001011101111011";
                WHEN "1110101" =>  memoryC4_uid451_tableGencosPiZ_q <= "000111010001110011111001001";
                WHEN "1110110" =>  memoryC4_uid451_tableGencosPiZ_q <= "000111000101011001001110011";
                WHEN "1110111" =>  memoryC4_uid451_tableGencosPiZ_q <= "000110111000111011110001110";
                WHEN "1111000" =>  memoryC4_uid451_tableGencosPiZ_q <= "000110101100011011100110000";
                WHEN "1111001" =>  memoryC4_uid451_tableGencosPiZ_q <= "000110011111111001010001010";
                WHEN "1111010" =>  memoryC4_uid451_tableGencosPiZ_q <= "000110010011010100100110001";
                WHEN "1111011" =>  memoryC4_uid451_tableGencosPiZ_q <= "000110000110101101011010111";
                WHEN "1111100" =>  memoryC4_uid451_tableGencosPiZ_q <= "000101111010000100010001101";
                WHEN "1111101" =>  memoryC4_uid451_tableGencosPiZ_q <= "000101101101011000110010100";
                WHEN "1111110" =>  memoryC4_uid451_tableGencosPiZ_q <= "000101100000101011100010000";
                WHEN "1111111" =>  memoryC4_uid451_tableGencosPiZ_q <= "000101010011111100010110100";
                WHEN OTHERS =>
                    memoryC4_uid451_tableGencosPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--sumAHighB_uid488_polyEvalcosPiZ(ADD,487)@25
    sumAHighB_uid488_polyEvalcosPiZ_a <= STD_LOGIC_VECTOR((27 downto 27 => memoryC4_uid451_tableGencosPiZ_q(26)) & memoryC4_uid451_tableGencosPiZ_q);
    sumAHighB_uid488_polyEvalcosPiZ_b <= STD_LOGIC_VECTOR((27 downto 18 => highBBits_uid487_polyEvalcosPiZ_b(17)) & highBBits_uid487_polyEvalcosPiZ_b);
            sumAHighB_uid488_polyEvalcosPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid488_polyEvalcosPiZ_a) + SIGNED(sumAHighB_uid488_polyEvalcosPiZ_b));
    sumAHighB_uid488_polyEvalcosPiZ_q <= sumAHighB_uid488_polyEvalcosPiZ_o(27 downto 0);


	--lowRangeB_uid486_polyEvalcosPiZ(BITSELECT,485)@25
    lowRangeB_uid486_polyEvalcosPiZ_in <= prodXYTruncFR_uid782_pT1_uid485_polyEvalcosPiZ_b(0 downto 0);
    lowRangeB_uid486_polyEvalcosPiZ_b <= lowRangeB_uid486_polyEvalcosPiZ_in(0 downto 0);

	--s1_uid486_uid489_polyEvalcosPiZ(BITJOIN,488)@25
    s1_uid486_uid489_polyEvalcosPiZ_q <= sumAHighB_uid488_polyEvalcosPiZ_q & lowRangeB_uid486_polyEvalcosPiZ_b;

	--sSM0H_uid787_pT2_uid491_polyEvalcosPiZ(BITSELECT,786)@25
    sSM0H_uid787_pT2_uid491_polyEvalcosPiZ_in <= s1_uid486_uid489_polyEvalcosPiZ_q(1 downto 0);
    sSM0H_uid787_pT2_uid491_polyEvalcosPiZ_b <= sSM0H_uid787_pT2_uid491_polyEvalcosPiZ_in(1 downto 0);

	--reg_sSM0H_uid787_pT2_uid491_polyEvalcosPiZ_0_to_sm0_uid789_pT2_uid491_polyEvalcosPiZ_0(REG,1397)@25
    reg_sSM0H_uid787_pT2_uid491_polyEvalcosPiZ_0_to_sm0_uid789_pT2_uid491_polyEvalcosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid787_pT2_uid491_polyEvalcosPiZ_0_to_sm0_uid789_pT2_uid491_polyEvalcosPiZ_0_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid787_pT2_uid491_polyEvalcosPiZ_0_to_sm0_uid789_pT2_uid491_polyEvalcosPiZ_0_q <= sSM0H_uid787_pT2_uid491_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid789_pT2_uid491_polyEvalcosPiZ(MULT,788)@26
    sm0_uid789_pT2_uid491_polyEvalcosPiZ_pr <= UNSIGNED(sm0_uid789_pT2_uid491_polyEvalcosPiZ_a) * UNSIGNED(sm0_uid789_pT2_uid491_polyEvalcosPiZ_b);
    sm0_uid789_pT2_uid491_polyEvalcosPiZ_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid789_pT2_uid491_polyEvalcosPiZ_a <= (others => '0');
            sm0_uid789_pT2_uid491_polyEvalcosPiZ_b <= (others => '0');
            sm0_uid789_pT2_uid491_polyEvalcosPiZ_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid789_pT2_uid491_polyEvalcosPiZ_a <= reg_sSM0H_uid787_pT2_uid491_polyEvalcosPiZ_0_to_sm0_uid789_pT2_uid491_polyEvalcosPiZ_0_q;
                sm0_uid789_pT2_uid491_polyEvalcosPiZ_b <= reg_sSM0W_uid788_pT2_uid491_polyEvalcosPiZ_0_to_sm0_uid789_pT2_uid491_polyEvalcosPiZ_1_q;
                sm0_uid789_pT2_uid491_polyEvalcosPiZ_s1 <= STD_LOGIC_VECTOR(sm0_uid789_pT2_uid491_polyEvalcosPiZ_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid789_pT2_uid491_polyEvalcosPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid789_pT2_uid491_polyEvalcosPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid789_pT2_uid491_polyEvalcosPiZ_q <= sm0_uid789_pT2_uid491_polyEvalcosPiZ_s1;
            END IF;
        END IF;
    END PROCESS;

	--yTop27Bits_uid785_pT2_uid491_polyEvalcosPiZ(BITSELECT,784)@25
    yTop27Bits_uid785_pT2_uid491_polyEvalcosPiZ_in <= s1_uid486_uid489_polyEvalcosPiZ_q;
    yTop27Bits_uid785_pT2_uid491_polyEvalcosPiZ_b <= yTop27Bits_uid785_pT2_uid491_polyEvalcosPiZ_in(28 downto 2);

	--reg_yTop27Bits_uid785_pT2_uid491_polyEvalcosPiZ_0_to_topProd_uid786_pT2_uid491_polyEvalcosPiZ_1(REG,1395)@25
    reg_yTop27Bits_uid785_pT2_uid491_polyEvalcosPiZ_0_to_topProd_uid786_pT2_uid491_polyEvalcosPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid785_pT2_uid491_polyEvalcosPiZ_0_to_topProd_uid786_pT2_uid491_polyEvalcosPiZ_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid785_pT2_uid491_polyEvalcosPiZ_0_to_topProd_uid786_pT2_uid491_polyEvalcosPiZ_1_q <= yTop27Bits_uid785_pT2_uid491_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid786_pT2_uid491_polyEvalcosPiZ_0(REG,1396)@25
    reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid786_pT2_uid491_polyEvalcosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid786_pT2_uid491_polyEvalcosPiZ_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid786_pT2_uid491_polyEvalcosPiZ_0_q <= yT2_uid490_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid786_pT2_uid491_polyEvalcosPiZ(MULT,785)@26
    topProd_uid786_pT2_uid491_polyEvalcosPiZ_pr <= signed(resize(UNSIGNED(topProd_uid786_pT2_uid491_polyEvalcosPiZ_a),28)) * SIGNED(topProd_uid786_pT2_uid491_polyEvalcosPiZ_b);
    topProd_uid786_pT2_uid491_polyEvalcosPiZ_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid786_pT2_uid491_polyEvalcosPiZ_a <= (others => '0');
            topProd_uid786_pT2_uid491_polyEvalcosPiZ_b <= (others => '0');
            topProd_uid786_pT2_uid491_polyEvalcosPiZ_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid786_pT2_uid491_polyEvalcosPiZ_a <= reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid786_pT2_uid491_polyEvalcosPiZ_0_q;
                topProd_uid786_pT2_uid491_polyEvalcosPiZ_b <= reg_yTop27Bits_uid785_pT2_uid491_polyEvalcosPiZ_0_to_topProd_uid786_pT2_uid491_polyEvalcosPiZ_1_q;
                topProd_uid786_pT2_uid491_polyEvalcosPiZ_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid786_pT2_uid491_polyEvalcosPiZ_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid786_pT2_uid491_polyEvalcosPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid786_pT2_uid491_polyEvalcosPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid786_pT2_uid491_polyEvalcosPiZ_q <= topProd_uid786_pT2_uid491_polyEvalcosPiZ_s1;
            END IF;
        END IF;
    END PROCESS;

	--highABits_uid791_pT2_uid491_polyEvalcosPiZ(BITSELECT,790)@29
    highABits_uid791_pT2_uid491_polyEvalcosPiZ_in <= topProd_uid786_pT2_uid491_polyEvalcosPiZ_q;
    highABits_uid791_pT2_uid491_polyEvalcosPiZ_b <= highABits_uid791_pT2_uid491_polyEvalcosPiZ_in(53 downto 20);

	--sumHighA_B_uid792_pT2_uid491_polyEvalcosPiZ(ADD,791)@29
    sumHighA_B_uid792_pT2_uid491_polyEvalcosPiZ_a <= STD_LOGIC_VECTOR((35 downto 34 => highABits_uid791_pT2_uid491_polyEvalcosPiZ_b(33)) & highABits_uid791_pT2_uid491_polyEvalcosPiZ_b);
    sumHighA_B_uid792_pT2_uid491_polyEvalcosPiZ_b <= STD_LOGIC_VECTOR('0' & "0000000000000000000000000000" & sm0_uid789_pT2_uid491_polyEvalcosPiZ_q);
            sumHighA_B_uid792_pT2_uid491_polyEvalcosPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumHighA_B_uid792_pT2_uid491_polyEvalcosPiZ_a) + SIGNED(sumHighA_B_uid792_pT2_uid491_polyEvalcosPiZ_b));
    sumHighA_B_uid792_pT2_uid491_polyEvalcosPiZ_q <= sumHighA_B_uid792_pT2_uid491_polyEvalcosPiZ_o(34 downto 0);


	--lowRangeA_uid790_pT2_uid491_polyEvalcosPiZ(BITSELECT,789)@29
    lowRangeA_uid790_pT2_uid491_polyEvalcosPiZ_in <= topProd_uid786_pT2_uid491_polyEvalcosPiZ_q(19 downto 0);
    lowRangeA_uid790_pT2_uid491_polyEvalcosPiZ_b <= lowRangeA_uid790_pT2_uid491_polyEvalcosPiZ_in(19 downto 0);

	--add0_uid790_uid793_pT2_uid491_polyEvalcosPiZ(BITJOIN,792)@29
    add0_uid790_uid793_pT2_uid491_polyEvalcosPiZ_q <= sumHighA_B_uid792_pT2_uid491_polyEvalcosPiZ_q & lowRangeA_uid790_pT2_uid491_polyEvalcosPiZ_b;

	--R_uid794_pT2_uid491_polyEvalcosPiZ(BITSELECT,793)@29
    R_uid794_pT2_uid491_polyEvalcosPiZ_in <= add0_uid790_uid793_pT2_uid491_polyEvalcosPiZ_q(53 downto 0);
    R_uid794_pT2_uid491_polyEvalcosPiZ_b <= R_uid794_pT2_uid491_polyEvalcosPiZ_in(53 downto 23);

	--reg_R_uid794_pT2_uid491_polyEvalcosPiZ_0_to_ts2_uid494_polyEvalcosPiZ_1(REG,1399)@29
    reg_R_uid794_pT2_uid491_polyEvalcosPiZ_0_to_ts2_uid494_polyEvalcosPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid794_pT2_uid491_polyEvalcosPiZ_0_to_ts2_uid494_polyEvalcosPiZ_1_q <= "0000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid794_pT2_uid491_polyEvalcosPiZ_0_to_ts2_uid494_polyEvalcosPiZ_1_q <= R_uid794_pT2_uid491_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_nor(LOGICAL,4081)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_nor_b <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_nor_q <= not (ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_nor_a or ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_nor_b);

	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_sticky_ena(REG,4082)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_nor_q = "1") THEN
                ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_sticky_ena_q <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_enaAnd(LOGICAL,4083)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_enaAnd_a <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_enaAnd_b <= en;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_enaAnd_q <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_enaAnd_a and ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_enaAnd_b;

	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem(DUALMEM,4072)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_reset0 <= areset;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_ia <= addr_uid83_fpSinCosXTest_b;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_aa <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdreg_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_ab <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdmux_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 7,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_iq,
        address_a => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_aa,
        data_a => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_ia
    );
        ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_q <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_iq(6 downto 0);

	--reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0(REG,1391)@28
    reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_q <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC3_uid450_tableGencosPiZ(LOOKUP,449)@29
    memoryC3_uid450_tableGencosPiZ: PROCESS (reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_addr_uid83_fpSinCosXTest_0_to_memoryC3_uid450_tableGencosPiZ_0_q) IS
                WHEN "0000000" =>  memoryC3_uid450_tableGencosPiZ_q <= "111111111111111111111111110111011100";
                WHEN "0000001" =>  memoryC3_uid450_tableGencosPiZ_q <= "000000010100011001101010000111010100";
                WHEN "0000010" =>  memoryC3_uid450_tableGencosPiZ_q <= "000000101000110011001011011100011110";
                WHEN "0000011" =>  memoryC3_uid450_tableGencosPiZ_q <= "000000111101001100011010110001101000";
                WHEN "0000100" =>  memoryC3_uid450_tableGencosPiZ_q <= "000001010001100101001111000110000011";
                WHEN "0000101" =>  memoryC3_uid450_tableGencosPiZ_q <= "000001100101111101011111100010011000";
                WHEN "0000110" =>  memoryC3_uid450_tableGencosPiZ_q <= "000001111010010101000011000000000011";
                WHEN "0000111" =>  memoryC3_uid450_tableGencosPiZ_q <= "000010001110101011110000100010001011";
                WHEN "0001000" =>  memoryC3_uid450_tableGencosPiZ_q <= "000010100011000001011111010101110011";
                WHEN "0001001" =>  memoryC3_uid450_tableGencosPiZ_q <= "000010110111010110000110001111011111";
                WHEN "0001010" =>  memoryC3_uid450_tableGencosPiZ_q <= "000011001011101001011100010010111100";
                WHEN "0001011" =>  memoryC3_uid450_tableGencosPiZ_q <= "000011011111111011011000110000001100";
                WHEN "0001100" =>  memoryC3_uid450_tableGencosPiZ_q <= "000011110100001011110010100001111000";
                WHEN "0001101" =>  memoryC3_uid450_tableGencosPiZ_q <= "000100001000011010100000110001000100";
                WHEN "0001110" =>  memoryC3_uid450_tableGencosPiZ_q <= "000100011100100111011010011111100101";
                WHEN "0001111" =>  memoryC3_uid450_tableGencosPiZ_q <= "000100110000110010010110111011000000";
                WHEN "0010000" =>  memoryC3_uid450_tableGencosPiZ_q <= "000101000100111011001100111111100110";
                WHEN "0010001" =>  memoryC3_uid450_tableGencosPiZ_q <= "000101011001000001110100000000001100";
                WHEN "0010010" =>  memoryC3_uid450_tableGencosPiZ_q <= "000101101101000110000011000110101110";
                WHEN "0010011" =>  memoryC3_uid450_tableGencosPiZ_q <= "000110000001000111110001011101011110";
                WHEN "0010100" =>  memoryC3_uid450_tableGencosPiZ_q <= "000110010101000110110110000101111011";
                WHEN "0010101" =>  memoryC3_uid450_tableGencosPiZ_q <= "000110101001000011001000011011101111";
                WHEN "0010110" =>  memoryC3_uid450_tableGencosPiZ_q <= "000110111100111100011111100101011000";
                WHEN "0010111" =>  memoryC3_uid450_tableGencosPiZ_q <= "000111010000110010110011000000010100";
                WHEN "0011000" =>  memoryC3_uid450_tableGencosPiZ_q <= "000111100100100101111001100111010101";
                WHEN "0011001" =>  memoryC3_uid450_tableGencosPiZ_q <= "000111111000010101101010111110100001";
                WHEN "0011010" =>  memoryC3_uid450_tableGencosPiZ_q <= "001000001100000001111110011100010010";
                WHEN "0011011" =>  memoryC3_uid450_tableGencosPiZ_q <= "001000011111101010101011000111011001";
                WHEN "0011100" =>  memoryC3_uid450_tableGencosPiZ_q <= "001000110011001111101000100010111101";
                WHEN "0011101" =>  memoryC3_uid450_tableGencosPiZ_q <= "001001000110110000101110001011000000";
                WHEN "0011110" =>  memoryC3_uid450_tableGencosPiZ_q <= "001001011010001101110011011101001001";
                WHEN "0011111" =>  memoryC3_uid450_tableGencosPiZ_q <= "001001101101100110101111100110100010";
                WHEN "0100000" =>  memoryC3_uid450_tableGencosPiZ_q <= "001010000000111011011010011110100111";
                WHEN "0100001" =>  memoryC3_uid450_tableGencosPiZ_q <= "001010010100001011101011010010010111";
                WHEN "0100010" =>  memoryC3_uid450_tableGencosPiZ_q <= "001010100111010111011001101111010011";
                WHEN "0100011" =>  memoryC3_uid450_tableGencosPiZ_q <= "001010111010011110011101011111010001";
                WHEN "0100100" =>  memoryC3_uid450_tableGencosPiZ_q <= "001011001101100000101110000010001100";
                WHEN "0100101" =>  memoryC3_uid450_tableGencosPiZ_q <= "001011100000011110000011001100111111";
                WHEN "0100110" =>  memoryC3_uid450_tableGencosPiZ_q <= "001011110011010110010100011101101101";
                WHEN "0100111" =>  memoryC3_uid450_tableGencosPiZ_q <= "001100000110001001011001110001010100";
                WHEN "0101000" =>  memoryC3_uid450_tableGencosPiZ_q <= "001100011000110111001010110101001000";
                WHEN "0101001" =>  memoryC3_uid450_tableGencosPiZ_q <= "001100101011011111011111011000111000";
                WHEN "0101010" =>  memoryC3_uid450_tableGencosPiZ_q <= "001100111110000010001111011111000110";
                WHEN "0101011" =>  memoryC3_uid450_tableGencosPiZ_q <= "001101010000011111010010110001001101";
                WHEN "0101100" =>  memoryC3_uid450_tableGencosPiZ_q <= "001101100010110110100001011000000101";
                WHEN "0101101" =>  memoryC3_uid450_tableGencosPiZ_q <= "001101110101000111110011010001000101";
                WHEN "0101110" =>  memoryC3_uid450_tableGencosPiZ_q <= "001110000111010011000000100001000100";
                WHEN "0101111" =>  memoryC3_uid450_tableGencosPiZ_q <= "001110011001011000000001000010100110";
                WHEN "0110000" =>  memoryC3_uid450_tableGencosPiZ_q <= "001110101011010110101101000110110000";
                WHEN "0110001" =>  memoryC3_uid450_tableGencosPiZ_q <= "001110111101001110111100110000010100";
                WHEN "0110010" =>  memoryC3_uid450_tableGencosPiZ_q <= "001111001111000000101000011000110101";
                WHEN "0110011" =>  memoryC3_uid450_tableGencosPiZ_q <= "001111100000101011101000000100100101";
                WHEN "0110100" =>  memoryC3_uid450_tableGencosPiZ_q <= "001111110010001111110100010011010100";
                WHEN "0110101" =>  memoryC3_uid450_tableGencosPiZ_q <= "010000000011101101000101011011101100";
                WHEN "0110110" =>  memoryC3_uid450_tableGencosPiZ_q <= "010000010101000011010011101111100100";
                WHEN "0110111" =>  memoryC3_uid450_tableGencosPiZ_q <= "010000100110010010010111110100110110";
                WHEN "0111000" =>  memoryC3_uid450_tableGencosPiZ_q <= "010000110111011010001010001100111010";
                WHEN "0111001" =>  memoryC3_uid450_tableGencosPiZ_q <= "010001001000011010100011011001000110";
                WHEN "0111010" =>  memoryC3_uid450_tableGencosPiZ_q <= "010001011001010011011100000100011111";
                WHEN "0111011" =>  memoryC3_uid450_tableGencosPiZ_q <= "010001101010000100101100111000100001";
                WHEN "0111100" =>  memoryC3_uid450_tableGencosPiZ_q <= "010001111010101110001110110010110000";
                WHEN "0111101" =>  memoryC3_uid450_tableGencosPiZ_q <= "010010001011001111111010001111111011";
                WHEN "0111110" =>  memoryC3_uid450_tableGencosPiZ_q <= "010010011011101001101000011101101110";
                WHEN "0111111" =>  memoryC3_uid450_tableGencosPiZ_q <= "010010101011111011010010000010100110";
                WHEN "1000000" =>  memoryC3_uid450_tableGencosPiZ_q <= "010010111100000100110000010001110100";
                WHEN "1000001" =>  memoryC3_uid450_tableGencosPiZ_q <= "010011001100000101111100000010100110";
                WHEN "1000010" =>  memoryC3_uid450_tableGencosPiZ_q <= "010011011011111110101110011100010101";
                WHEN "1000011" =>  memoryC3_uid450_tableGencosPiZ_q <= "010011101011101111000000101100011000";
                WHEN "1000100" =>  memoryC3_uid450_tableGencosPiZ_q <= "010011111011010110101100000110100100";
                WHEN "1000101" =>  memoryC3_uid450_tableGencosPiZ_q <= "010100001010110101101001110101111111";
                WHEN "1000110" =>  memoryC3_uid450_tableGencosPiZ_q <= "010100011010001011110011010100111110";
                WHEN "1000111" =>  memoryC3_uid450_tableGencosPiZ_q <= "010100101001011001000010000000111101";
                WHEN "1001000" =>  memoryC3_uid450_tableGencosPiZ_q <= "010100111000011101001111011100000001";
                WHEN "1001001" =>  memoryC3_uid450_tableGencosPiZ_q <= "010101000111011000010101000000100011";
                WHEN "1001010" =>  memoryC3_uid450_tableGencosPiZ_q <= "010101010110001010001100011010000111";
                WHEN "1001011" =>  memoryC3_uid450_tableGencosPiZ_q <= "010101100100110010101111011111010101";
                WHEN "1001100" =>  memoryC3_uid450_tableGencosPiZ_q <= "010101110011010001110111110001011010";
                WHEN "1001101" =>  memoryC3_uid450_tableGencosPiZ_q <= "010110000001100111011111011010101000";
                WHEN "1001110" =>  memoryC3_uid450_tableGencosPiZ_q <= "010110001111110011100000000010101001";
                WHEN "1001111" =>  memoryC3_uid450_tableGencosPiZ_q <= "010110011101110101110011101110011001";
                WHEN "1010000" =>  memoryC3_uid450_tableGencosPiZ_q <= "010110101011101110010100100110010001";
                WHEN "1010001" =>  memoryC3_uid450_tableGencosPiZ_q <= "010110111001011100111100110100001111";
                WHEN "1010010" =>  memoryC3_uid450_tableGencosPiZ_q <= "010111000111000001100110011010010000";
                WHEN "1010011" =>  memoryC3_uid450_tableGencosPiZ_q <= "010111010100011100001011101001011010";
                WHEN "1010100" =>  memoryC3_uid450_tableGencosPiZ_q <= "010111100001101100100111000110110110";
                WHEN "1010101" =>  memoryC3_uid450_tableGencosPiZ_q <= "010111101110110010110011000010100010";
                WHEN "1010110" =>  memoryC3_uid450_tableGencosPiZ_q <= "010111111011101110101001111110101001";
                WHEN "1010111" =>  memoryC3_uid450_tableGencosPiZ_q <= "011000001000100000000110011111111010";
                WHEN "1011000" =>  memoryC3_uid450_tableGencosPiZ_q <= "011000010101000111000011010101111110";
                WHEN "1011001" =>  memoryC3_uid450_tableGencosPiZ_q <= "011000100001100011011011000111111010";
                WHEN "1011010" =>  memoryC3_uid450_tableGencosPiZ_q <= "011000101101110101001000101111110000";
                WHEN "1011011" =>  memoryC3_uid450_tableGencosPiZ_q <= "011000111001111100000111000011001101";
                WHEN "1011100" =>  memoryC3_uid450_tableGencosPiZ_q <= "011001000101111000010001000011010010";
                WHEN "1011101" =>  memoryC3_uid450_tableGencosPiZ_q <= "011001010001101001100001101101111001";
                WHEN "1011110" =>  memoryC3_uid450_tableGencosPiZ_q <= "011001011101001111110100010011001001";
                WHEN "1011111" =>  memoryC3_uid450_tableGencosPiZ_q <= "011001101000101011000011111011001010";
                WHEN "1100000" =>  memoryC3_uid450_tableGencosPiZ_q <= "011001110011111011001011110100010100";
                WHEN "1100001" =>  memoryC3_uid450_tableGencosPiZ_q <= "011001111111000000000111100111001010";
                WHEN "1100010" =>  memoryC3_uid450_tableGencosPiZ_q <= "011010001001111001110010100010001011";
                WHEN "1100011" =>  memoryC3_uid450_tableGencosPiZ_q <= "011010010100101000001000010001111000";
                WHEN "1100100" =>  memoryC3_uid450_tableGencosPiZ_q <= "011010011111001011000100010111100011";
                WHEN "1100101" =>  memoryC3_uid450_tableGencosPiZ_q <= "011010101001100010100010100110000001";
                WHEN "1100110" =>  memoryC3_uid450_tableGencosPiZ_q <= "011010110011101110011110100110111111";
                WHEN "1100111" =>  memoryC3_uid450_tableGencosPiZ_q <= "011010111101101110110100100110000011";
                WHEN "1101000" =>  memoryC3_uid450_tableGencosPiZ_q <= "011011000111100011100000001110111110";
                WHEN "1101001" =>  memoryC3_uid450_tableGencosPiZ_q <= "011011010001001100011101101010001101";
                WHEN "1101010" =>  memoryC3_uid450_tableGencosPiZ_q <= "011011011010101001101001000011011101";
                WHEN "1101011" =>  memoryC3_uid450_tableGencosPiZ_q <= "011011100011111010111110101011101010";
                WHEN "1101100" =>  memoryC3_uid450_tableGencosPiZ_q <= "011011101101000000011010110111100001";
                WHEN "1101101" =>  memoryC3_uid450_tableGencosPiZ_q <= "011011110101111001111001111111001011";
                WHEN "1101110" =>  memoryC3_uid450_tableGencosPiZ_q <= "011011111110100111011000010111100101";
                WHEN "1101111" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100000111001000110010111110110101";
                WHEN "1110000" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100001111011110000110000110111010";
                WHEN "1110001" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100010111100111001110101001100011";
                WHEN "1110010" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100011111100100001001100110110010";
                WHEN "1110011" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100100111010100110011101110010111";
                WHEN "1110100" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100101110111001001010000111111100";
                WHEN "1110101" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100110110010001001001111000000111";
                WHEN "1110110" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100111101011100110000010000001010";
                WHEN "1110111" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101000100011011111010100101111000";
                WHEN "1111000" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101001011001110100110010010000000";
                WHEN "1111001" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101010001110100110000101101000010";
                WHEN "1111010" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101011000001110010111100001010000";
                WHEN "1111011" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101011110011011011000011101000000";
                WHEN "1111100" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101100100011011110001001011011010";
                WHEN "1111101" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101101010001111011111101010001000";
                WHEN "1111110" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101101111110110100001101111001111";
                WHEN "1111111" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101110101010000110101100001000000";
                WHEN OTHERS =>
                    memoryC3_uid450_tableGencosPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--rndBit_uid461_polyEvalsinPiZ(CONSTANT,460)
    rndBit_uid461_polyEvalsinPiZ_q <= "01";

	--cIncludingRoundingBit_uid493_polyEvalcosPiZ(BITJOIN,492)@29
    cIncludingRoundingBit_uid493_polyEvalcosPiZ_q <= memoryC3_uid450_tableGencosPiZ_q & rndBit_uid461_polyEvalsinPiZ_q;

	--reg_cIncludingRoundingBit_uid493_polyEvalcosPiZ_0_to_ts2_uid494_polyEvalcosPiZ_0(REG,1400)@29
    reg_cIncludingRoundingBit_uid493_polyEvalcosPiZ_0_to_ts2_uid494_polyEvalcosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid493_polyEvalcosPiZ_0_to_ts2_uid494_polyEvalcosPiZ_0_q <= "00000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid493_polyEvalcosPiZ_0_to_ts2_uid494_polyEvalcosPiZ_0_q <= cIncludingRoundingBit_uid493_polyEvalcosPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--ts2_uid494_polyEvalcosPiZ(ADD,493)@30
    ts2_uid494_polyEvalcosPiZ_a <= STD_LOGIC_VECTOR((38 downto 38 => reg_cIncludingRoundingBit_uid493_polyEvalcosPiZ_0_to_ts2_uid494_polyEvalcosPiZ_0_q(37)) & reg_cIncludingRoundingBit_uid493_polyEvalcosPiZ_0_to_ts2_uid494_polyEvalcosPiZ_0_q);
    ts2_uid494_polyEvalcosPiZ_b <= STD_LOGIC_VECTOR((38 downto 31 => reg_R_uid794_pT2_uid491_polyEvalcosPiZ_0_to_ts2_uid494_polyEvalcosPiZ_1_q(30)) & reg_R_uid794_pT2_uid491_polyEvalcosPiZ_0_to_ts2_uid494_polyEvalcosPiZ_1_q);
            ts2_uid494_polyEvalcosPiZ_o <= STD_LOGIC_VECTOR(SIGNED(ts2_uid494_polyEvalcosPiZ_a) + SIGNED(ts2_uid494_polyEvalcosPiZ_b));
    ts2_uid494_polyEvalcosPiZ_q <= ts2_uid494_polyEvalcosPiZ_o(38 downto 0);


	--s2_uid495_polyEvalcosPiZ(BITSELECT,494)@30
    s2_uid495_polyEvalcosPiZ_in <= ts2_uid494_polyEvalcosPiZ_q;
    s2_uid495_polyEvalcosPiZ_b <= s2_uid495_polyEvalcosPiZ_in(38 downto 1);

	--yTop18Bits_uid801_pT3_uid497_polyEvalcosPiZ(BITSELECT,800)@30
    yTop18Bits_uid801_pT3_uid497_polyEvalcosPiZ_in <= s2_uid495_polyEvalcosPiZ_b;
    yTop18Bits_uid801_pT3_uid497_polyEvalcosPiZ_b <= yTop18Bits_uid801_pT3_uid497_polyEvalcosPiZ_in(37 downto 20);

	--reg_yTop18Bits_uid801_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_9(REG,1401)@30
    reg_yTop18Bits_uid801_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid801_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid801_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_9_q <= yTop18Bits_uid801_pT3_uid497_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor(LOGICAL,3809)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_b <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_q <= not (ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_a or ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_b);

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_mem_top(CONSTANT,3769)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_mem_top_q <= "0111";

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmp(LOGICAL,3770)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmp_a <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_mem_top_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdmux_q);
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmp_q <= "1" when ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmp_a = ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmp_b else "0";

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmpReg(REG,3771)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmpReg_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena(REG,3810)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_q = "1") THEN
                ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd(LOGICAL,3811)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_a <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_b <= en;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_q <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_a and ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_b;

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdcnt(COUNTER,3765)
    -- every=1, low=0, high=7, step=1, init=1
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdcnt_i <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdcnt_i,3));


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdreg(REG,3766)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdreg_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdmux(MUX,3767)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdmux_s <= en;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdmux: PROCESS (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdmux_s, ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdreg_q, ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdcnt_q)
    BEGIN
            CASE ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdmux_s IS
                  WHEN "0" => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdmux_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdreg_q;
                  WHEN "1" => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdmux_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem(DUALMEM,3800)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_reset0 <= areset;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_ia <= zPcosPiZ_uid87_fpSinCosXTest_b;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_aa <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdreg_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_ab <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdmux_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 3,
        numwords_a => 8,
        width_b => 45,
        widthad_b => 3,
        numwords_b => 8,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_iq,
        address_a => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_aa,
        data_a => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_ia
    );
        ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_q <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_iq(44 downto 0);

	--yT3_uid496_polyEvalcosPiZ(BITSELECT,495)@30
    yT3_uid496_polyEvalcosPiZ_in <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_q;
    yT3_uid496_polyEvalcosPiZ_b <= yT3_uid496_polyEvalcosPiZ_in(44 downto 9);

	--xBottomBits_uid800_pT3_uid497_polyEvalcosPiZ(BITSELECT,799)@30
    xBottomBits_uid800_pT3_uid497_polyEvalcosPiZ_in <= yT3_uid496_polyEvalcosPiZ_b(8 downto 0);
    xBottomBits_uid800_pT3_uid497_polyEvalcosPiZ_b <= xBottomBits_uid800_pT3_uid497_polyEvalcosPiZ_in(8 downto 0);

	--pad_xBottomBits_uid800_uid803_pT3_uid497_polyEvalcosPiZ(BITJOIN,802)@30
    pad_xBottomBits_uid800_uid803_pT3_uid497_polyEvalcosPiZ_q <= xBottomBits_uid800_pT3_uid497_polyEvalcosPiZ_b & STD_LOGIC_VECTOR((7 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid800_uid803_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_7(REG,1403)@30
    reg_pad_xBottomBits_uid800_uid803_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid800_uid803_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid800_uid803_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_7_q <= pad_xBottomBits_uid800_uid803_pT3_uid497_polyEvalcosPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid799_pT3_uid497_polyEvalcosPiZ(BITSELECT,798)@30
    yBottomBits_uid799_pT3_uid497_polyEvalcosPiZ_in <= s2_uid495_polyEvalcosPiZ_b(10 downto 0);
    yBottomBits_uid799_pT3_uid497_polyEvalcosPiZ_b <= yBottomBits_uid799_pT3_uid497_polyEvalcosPiZ_in(10 downto 0);

	--spad_yBottomBits_uid799_uid802_pT3_uid497_polyEvalcosPiZ(BITJOIN,801)@30
    spad_yBottomBits_uid799_uid802_pT3_uid497_polyEvalcosPiZ_q <= GND_q & yBottomBits_uid799_pT3_uid497_polyEvalcosPiZ_b;

	--pad_yBottomBits_uid799_uid804_pT3_uid497_polyEvalcosPiZ(BITJOIN,803)@30
    pad_yBottomBits_uid799_uid804_pT3_uid497_polyEvalcosPiZ_q <= spad_yBottomBits_uid799_uid802_pT3_uid497_polyEvalcosPiZ_q & STD_LOGIC_VECTOR((5 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid799_uid804_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_6(REG,1402)@30
    reg_pad_yBottomBits_uid799_uid804_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid799_uid804_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid799_uid804_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_6_q <= pad_yBottomBits_uid799_uid804_pT3_uid497_polyEvalcosPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid798_pT3_uid497_polyEvalcosPiZ(BITSELECT,797)@30
    xTop18Bits_uid798_pT3_uid497_polyEvalcosPiZ_in <= yT3_uid496_polyEvalcosPiZ_b;
    xTop18Bits_uid798_pT3_uid497_polyEvalcosPiZ_b <= xTop18Bits_uid798_pT3_uid497_polyEvalcosPiZ_in(35 downto 18);

	--reg_xTop18Bits_uid798_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_4(REG,1404)@30
    reg_xTop18Bits_uid798_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid798_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid798_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_4_q <= xTop18Bits_uid798_pT3_uid497_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma(CHAINMULTADD,1240)@31
    multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_p(0) <= multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_a(0) * multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_c(0);
    multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_p(1) <= multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_a(1) * multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_c(1);
    multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_w(0) <= RESIZE(multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_p(0),38) + RESIZE(multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_p(1),38);
    multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_x(0) <= multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_w(0);
    multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_y(0) <= multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_x(0);
    multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_a(0) <= SIGNED(RESIZE(UNSIGNED(reg_xTop18Bits_uid798_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_4_q),19));
            multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_a(1) <= SIGNED(RESIZE(UNSIGNED(reg_pad_xBottomBits_uid800_uid803_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_7_q),19));
            multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_pad_yBottomBits_uid799_uid804_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_6_q),18));
            multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_yTop18Bits_uid801_pT3_uid497_polyEvalcosPiZ_0_to_multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_9_q),18));
            IF (en = "1") THEN
                multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_s(0) <= multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_s(0),37));
    multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_q <= multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_s0;
        END IF;
    END PROCESS;

	--multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ(BITSELECT,805)@34
    multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_in <= multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_cma_q;
    multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_b <= multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_in(36 downto 6);

	--highBBits_uid808_pT3_uid497_polyEvalcosPiZ(BITSELECT,807)@34
    highBBits_uid808_pT3_uid497_polyEvalcosPiZ_in <= multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_b;
    highBBits_uid808_pT3_uid497_polyEvalcosPiZ_b <= highBBits_uid808_pT3_uid497_polyEvalcosPiZ_in(30 downto 2);

	--yTop27Bits_uid796_pT3_uid497_polyEvalcosPiZ(BITSELECT,795)@30
    yTop27Bits_uid796_pT3_uid497_polyEvalcosPiZ_in <= s2_uid495_polyEvalcosPiZ_b;
    yTop27Bits_uid796_pT3_uid497_polyEvalcosPiZ_b <= yTop27Bits_uid796_pT3_uid497_polyEvalcosPiZ_in(37 downto 11);

	--reg_yTop27Bits_uid796_pT3_uid497_polyEvalcosPiZ_0_to_topProd_uid797_pT3_uid497_polyEvalcosPiZ_1(REG,1405)@30
    reg_yTop27Bits_uid796_pT3_uid497_polyEvalcosPiZ_0_to_topProd_uid797_pT3_uid497_polyEvalcosPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid796_pT3_uid497_polyEvalcosPiZ_0_to_topProd_uid797_pT3_uid497_polyEvalcosPiZ_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid796_pT3_uid497_polyEvalcosPiZ_0_to_topProd_uid797_pT3_uid497_polyEvalcosPiZ_1_q <= yTop27Bits_uid796_pT3_uid497_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid795_pT3_uid497_polyEvalcosPiZ(BITSELECT,794)@30
    xTop27Bits_uid795_pT3_uid497_polyEvalcosPiZ_in <= yT3_uid496_polyEvalcosPiZ_b;
    xTop27Bits_uid795_pT3_uid497_polyEvalcosPiZ_b <= xTop27Bits_uid795_pT3_uid497_polyEvalcosPiZ_in(35 downto 9);

	--reg_xTop27Bits_uid795_pT3_uid497_polyEvalcosPiZ_0_to_topProd_uid797_pT3_uid497_polyEvalcosPiZ_0(REG,1406)@30
    reg_xTop27Bits_uid795_pT3_uid497_polyEvalcosPiZ_0_to_topProd_uid797_pT3_uid497_polyEvalcosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid795_pT3_uid497_polyEvalcosPiZ_0_to_topProd_uid797_pT3_uid497_polyEvalcosPiZ_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid795_pT3_uid497_polyEvalcosPiZ_0_to_topProd_uid797_pT3_uid497_polyEvalcosPiZ_0_q <= xTop27Bits_uid795_pT3_uid497_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid797_pT3_uid497_polyEvalcosPiZ(MULT,796)@31
    topProd_uid797_pT3_uid497_polyEvalcosPiZ_pr <= signed(resize(UNSIGNED(topProd_uid797_pT3_uid497_polyEvalcosPiZ_a),28)) * SIGNED(topProd_uid797_pT3_uid497_polyEvalcosPiZ_b);
    topProd_uid797_pT3_uid497_polyEvalcosPiZ_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid797_pT3_uid497_polyEvalcosPiZ_a <= (others => '0');
            topProd_uid797_pT3_uid497_polyEvalcosPiZ_b <= (others => '0');
            topProd_uid797_pT3_uid497_polyEvalcosPiZ_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid797_pT3_uid497_polyEvalcosPiZ_a <= reg_xTop27Bits_uid795_pT3_uid497_polyEvalcosPiZ_0_to_topProd_uid797_pT3_uid497_polyEvalcosPiZ_0_q;
                topProd_uid797_pT3_uid497_polyEvalcosPiZ_b <= reg_yTop27Bits_uid796_pT3_uid497_polyEvalcosPiZ_0_to_topProd_uid797_pT3_uid497_polyEvalcosPiZ_1_q;
                topProd_uid797_pT3_uid497_polyEvalcosPiZ_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid797_pT3_uid497_polyEvalcosPiZ_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid797_pT3_uid497_polyEvalcosPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid797_pT3_uid497_polyEvalcosPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid797_pT3_uid497_polyEvalcosPiZ_q <= topProd_uid797_pT3_uid497_polyEvalcosPiZ_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid809_pT3_uid497_polyEvalcosPiZ(ADD,808)@34
    sumAHighB_uid809_pT3_uid497_polyEvalcosPiZ_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid797_pT3_uid497_polyEvalcosPiZ_q(53)) & topProd_uid797_pT3_uid497_polyEvalcosPiZ_q);
    sumAHighB_uid809_pT3_uid497_polyEvalcosPiZ_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid808_pT3_uid497_polyEvalcosPiZ_b(28)) & highBBits_uid808_pT3_uid497_polyEvalcosPiZ_b);
            sumAHighB_uid809_pT3_uid497_polyEvalcosPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid809_pT3_uid497_polyEvalcosPiZ_a) + SIGNED(sumAHighB_uid809_pT3_uid497_polyEvalcosPiZ_b));
    sumAHighB_uid809_pT3_uid497_polyEvalcosPiZ_q <= sumAHighB_uid809_pT3_uid497_polyEvalcosPiZ_o(54 downto 0);


	--lowRangeB_uid807_pT3_uid497_polyEvalcosPiZ(BITSELECT,806)@34
    lowRangeB_uid807_pT3_uid497_polyEvalcosPiZ_in <= multSumOfTwo18_uid802_pT3_uid497_polyEvalcosPiZ_b(1 downto 0);
    lowRangeB_uid807_pT3_uid497_polyEvalcosPiZ_b <= lowRangeB_uid807_pT3_uid497_polyEvalcosPiZ_in(1 downto 0);

	--add0_uid807_uid810_pT3_uid497_polyEvalcosPiZ(BITJOIN,809)@34
    add0_uid807_uid810_pT3_uid497_polyEvalcosPiZ_q <= sumAHighB_uid809_pT3_uid497_polyEvalcosPiZ_q & lowRangeB_uid807_pT3_uid497_polyEvalcosPiZ_b;

	--R_uid811_pT3_uid497_polyEvalcosPiZ(BITSELECT,810)@34
    R_uid811_pT3_uid497_polyEvalcosPiZ_in <= add0_uid807_uid810_pT3_uid497_polyEvalcosPiZ_q(55 downto 0);
    R_uid811_pT3_uid497_polyEvalcosPiZ_b <= R_uid811_pT3_uid497_polyEvalcosPiZ_in(55 downto 18);

	--reg_R_uid811_pT3_uid497_polyEvalcosPiZ_0_to_ts3_uid500_polyEvalcosPiZ_1(REG,1407)@34
    reg_R_uid811_pT3_uid497_polyEvalcosPiZ_0_to_ts3_uid500_polyEvalcosPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid811_pT3_uid497_polyEvalcosPiZ_0_to_ts3_uid500_polyEvalcosPiZ_1_q <= "00000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid811_pT3_uid497_polyEvalcosPiZ_0_to_ts3_uid500_polyEvalcosPiZ_1_q <= R_uid811_pT3_uid497_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_nor(LOGICAL,4069)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_nor_b <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_nor_q <= not (ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_nor_a or ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_mem_top(CONSTANT,3981)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_mem_top_q <= "01011";

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmp(LOGICAL,3982)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmp_a <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_mem_top_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdmux_q);
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmp_q <= "1" when ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmp_a = ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmp_b else "0";

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmpReg(REG,3983)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmpReg_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_sticky_ena(REG,4070)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_nor_q = "1") THEN
                ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_enaAnd(LOGICAL,4071)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_enaAnd_a <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_enaAnd_b <= en;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_enaAnd_q <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_enaAnd_a and ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt(COUNTER,3977)
    -- every=1, low=0, high=11, step=1, init=1
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_i = 10 THEN
                      ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_eq = '1') THEN
                        ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_i <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_i - 11;
                    ELSE
                        ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_i <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_i,4));


	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdreg(REG,3978)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdreg_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdmux(MUX,3979)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdmux_s <= en;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdmux: PROCESS (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdmux_s, ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdreg_q, ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdmux_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdreg_q;
                  WHEN "1" => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdmux_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem(DUALMEM,4060)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_reset0 <= areset;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_ia <= addr_uid83_fpSinCosXTest_b;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdreg_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdmux_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 4,
        numwords_a => 12,
        width_b => 7,
        widthad_b => 4,
        numwords_b => 12,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_iq,
        address_a => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_aa,
        data_a => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_ia
    );
        ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_q <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_iq(6 downto 0);

	--reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0(REG,1390)@33
    reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_q <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC2_uid449_tableGencosPiZ(LOOKUP,448)@34
    memoryC2_uid449_tableGencosPiZ: PROCESS (reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_addr_uid83_fpSinCosXTest_0_to_memoryC2_uid449_tableGencosPiZ_0_q) IS
                WHEN "0000000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101010100010000110001100111011011010101";
                WHEN "0000001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101010100100000000100110111101100111000";
                WHEN "0000010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101010101001101111110100001110000100101";
                WHEN "0000011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101010110011010011110010001011001011101";
                WHEN "0000100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101011000000101100011100100111010100101";
                WHEN "0000101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101011010001111001101101101000110110001";
                WHEN "0000110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101011100110111011011101101010110011000";
                WHEN "0000111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101011111111110001100011011100001110000";
                WHEN "0001000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101100011100011011110100000000001110100";
                WHEN "0001001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101100111100111010000010101111000111101";
                WHEN "0001010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101101100001001100000001010101010101100";
                WHEN "0001011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101110001001010001011111110011100101011";
                WHEN "0001100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101110110101001010001100011111111111001";
                WHEN "0001101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101111100100110101110100000101001100001";
                WHEN "0001110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110000011000010100000001100011000100110";
                WHEN "0001111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110001001111100100011110001110011100010";
                WHEN "0010000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110010001010100110110001110001111101100";
                WHEN "0010001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110011001001011010100010001101010000100";
                WHEN "0010010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110100001011111111010011110101111111100";
                WHEN "0010011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110101010010010100101001010111110100001";
                WHEN "0010100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110110011100011010000011110100101111111";
                WHEN "0010101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110111101010001111000010100100101001100";
                WHEN "0010110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101111000111011110011000011010110100010110";
                WHEN "0010111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101111010010001000101100010001111110111001";
                WHEN "0011000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101111011101010000101111001101110000110110";
                WHEN "0011001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101111101000110110011100010100101001111100";
                WHEN "0011010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101111110100111001101110100000001010101001";
                WHEN "0011011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110000000001011010100000011100111000000010";
                WHEN "0011100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110000001110011000101100101010010100010001";
                WHEN "0011101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110000011011110100001101011011001001001000";
                WHEN "0011110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110000101001101100111100110101001000110101";
                WHEN "0011111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110000111000000010110100110001010100101001";
                WHEN "0100000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110001000110110101101110111011110011011100";
                WHEN "0100001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110001010110000101100100110100000110111010";
                WHEN "0100010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110001100101110010001111101100111110000111";
                WHEN "0100011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110001110101111011101000101100100001010100";
                WHEN "0100100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110010000110100001101000101100010101110110";
                WHEN "0100101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110010010111100100001000011001011011011110";
                WHEN "0100110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110010101001000011000000010100011001000110";
                WHEN "0100111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110010111010111110001000110001010100101001";
                WHEN "0101000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110011001101010101011001111000000000110110";
                WHEN "0101001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110011100000001000101011100011111101010011";
                WHEN "0101010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110011110011010111110101100100010111000110";
                WHEN "0101011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110100000111000010101111011100010101001011";
                WHEN "0101100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110100011011001001010000100010110001100101";
                WHEN "0101101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110100101111101011010000000010100101110110";
                WHEN "0101110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110101000100101000100100111010101011010100";
                WHEN "0101111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110101011010000001000101111110000100000101";
                WHEN "0110000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110101101111110100101001110011110111010100";
                WHEN "0110001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110110000110000011000110110111011101111010";
                WHEN "0110010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110110011100101100010011011000011111111000";
                WHEN "0110011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110110110011110000000101011011000001100100";
                WHEN "0110100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110111001011001110010010110111011110010111";
                WHEN "0110101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110111100011000110110001011010110101011011";
                WHEN "0110110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110111111011011001010110100110101101100011";
                WHEN "0110111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111000010100000101110111110001010100111111";
                WHEN "0111000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111000101101001100001010000101101011111100";
                WHEN "0111001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111001000110101100000010100011101000011100";
                WHEN "0111010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111001100000100101010101111111111001101101";
                WHEN "0111011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111001111010110111111001000100010000000100";
                WHEN "0111100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111010010101100011100000001111011101011011";
                WHEN "0111101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111010110000100111111111110101100110100011";
                WHEN "0111110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111011001100000101001011111111110110110000";
                WHEN "0111111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111011100111111010111000101100111000101010";
                WHEN "1000000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111100000100001000111001110000101001111110";
                WHEN "1000001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111100100000101111000010110100110000111010";
                WHEN "1000010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111100111101101101000111011000011000010101";
                WHEN "1000011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111101011011000010111010110000011000100001";
                WHEN "1000100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111101111000110000010000000111011100011110";
                WHEN "1000101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111110010110110100111010011110001011110111";
                WHEN "1000110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111110110101010000101100101011001011111101";
                WHEN "1000111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111111010100000011011001011011000111111100";
                WHEN "1001000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111111110011001100110011010000110111111010";
                WHEN "1001001" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000000010010101100101100100101101001001110";
                WHEN "1001010" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000000110010100010110111101001000000010010";
                WHEN "1001011" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000001010010101111000110100000111111001001";
                WHEN "1001100" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000001110011010001001011001010010101000111";
                WHEN "1001101" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000010010100001000110111011000010110010110";
                WHEN "1001110" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000010110101010101111100110101010011100110";
                WHEN "1001111" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000011010110111000001101000010010011010101";
                WHEN "1010000" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000011111000101111011001010111011110000000";
                WHEN "1010001" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000100011010111011010011000100000101011110";
                WHEN "1010010" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000100111101011011101011001110101110011010";
                WHEN "1010011" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000101100000010000010010110101010001111000";
                WHEN "1010100" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000110000011011000111010101101000100000100";
                WHEN "1010101" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000110100110110101010011100011000011110110";
                WHEN "1010110" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000111001010100101001101111011111001110111";
                WHEN "1010111" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000111101110101000011010010100000011010101";
                WHEN "1011000" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001000010010111110101000111111110111010011";
                WHEN "1011001" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001000110111100111101010001011110010101001";
                WHEN "1011010" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001001011100100011001101111100011001101110";
                WHEN "1011011" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001010000001110001000100001110100100101101";
                WHEN "1011100" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001010100111010000111100110111100011110010";
                WHEN "1011101" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001011001101000010100111100101001010100110";
                WHEN "1011110" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001011110011000101110011111101110010011010";
                WHEN "1011111" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001100011001011010010001100000101000011110";
                WHEN "1100000" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001100111111111111101111100101110010001011";
                WHEN "1100001" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001101100110110101111101011110010001001110";
                WHEN "1100010" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001110001101111100101010010100010110001101";
                WHEN "1100011" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001110110101010011100101001011011100110101";
                WHEN "1100100" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001111011100111010011101000000011101011000";
                WHEN "1100101" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010000000100110001000000101001101101010111";
                WHEN "1100110" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010000101100110110111110110111001110110110";
                WHEN "1100111" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010001010101001100000110010010101101111101";
                WHEN "1101000" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010001111101110000000101011111111000100011";
                WHEN "1101001" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010010100110100010101010111100011000101110";
                WHEN "1101010" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010011001111100011100101000000000010110010";
                WHEN "1101011" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010011111000110010100001111100111101000110";
                WHEN "1101100" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010100100010001111001111111111101000110111";
                WHEN "1101101" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010101001011111001011101001111001010101101";
                WHEN "1101110" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010101110101110000110111101101010100101111";
                WHEN "1101111" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010110011111110101001101010110100100110011";
                WHEN "1110000" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010111001010000110001100000010100000010000";
                WHEN "1110001" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010111110100100011100001100011101001111101";
                WHEN "1110010" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011000011111001100111011100111110010001111";
                WHEN "1110011" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011001001010000010000111111000000100110001";
                WHEN "1110100" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011001110101000010110011111001000111100001";
                WHEN "1110101" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011010100000001110101101001011001010101001";
                WHEN "1110110" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011011001011100101100001001010001101000001";
                WHEN "1110111" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011011110111000110111101001110000110100101";
                WHEN "1111000" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011100100010110010101110101010110010011100";
                WHEN "1111001" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011101001110101000100010110000010111001110";
                WHEN "1111010" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011101111010101000000110101011001100101110";
                WHEN "1111011" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011110100110110001000111100100000111110101";
                WHEN "1111100" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011111010011000011010010100000100100011000";
                WHEN "1111101" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011111111111011110010100100010101010000111";
                WHEN "1111110" =>  memoryC2_uid449_tableGencosPiZ_q <= "11100000101100000001111010101001011010100111";
                WHEN "1111111" =>  memoryC2_uid449_tableGencosPiZ_q <= "11100001011000101101110001110000110101101010";
                WHEN OTHERS =>
                    memoryC2_uid449_tableGencosPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--cIncludingRoundingBit_uid499_polyEvalcosPiZ(BITJOIN,498)@34
    cIncludingRoundingBit_uid499_polyEvalcosPiZ_q <= memoryC2_uid449_tableGencosPiZ_q & rndBit_uid461_polyEvalsinPiZ_q;

	--reg_cIncludingRoundingBit_uid499_polyEvalcosPiZ_0_to_ts3_uid500_polyEvalcosPiZ_0(REG,1408)@34
    reg_cIncludingRoundingBit_uid499_polyEvalcosPiZ_0_to_ts3_uid500_polyEvalcosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid499_polyEvalcosPiZ_0_to_ts3_uid500_polyEvalcosPiZ_0_q <= "0000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid499_polyEvalcosPiZ_0_to_ts3_uid500_polyEvalcosPiZ_0_q <= cIncludingRoundingBit_uid499_polyEvalcosPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--ts3_uid500_polyEvalcosPiZ(ADD,499)@35
    ts3_uid500_polyEvalcosPiZ_a <= STD_LOGIC_VECTOR((46 downto 46 => reg_cIncludingRoundingBit_uid499_polyEvalcosPiZ_0_to_ts3_uid500_polyEvalcosPiZ_0_q(45)) & reg_cIncludingRoundingBit_uid499_polyEvalcosPiZ_0_to_ts3_uid500_polyEvalcosPiZ_0_q);
    ts3_uid500_polyEvalcosPiZ_b <= STD_LOGIC_VECTOR((46 downto 38 => reg_R_uid811_pT3_uid497_polyEvalcosPiZ_0_to_ts3_uid500_polyEvalcosPiZ_1_q(37)) & reg_R_uid811_pT3_uid497_polyEvalcosPiZ_0_to_ts3_uid500_polyEvalcosPiZ_1_q);
            ts3_uid500_polyEvalcosPiZ_o <= STD_LOGIC_VECTOR(SIGNED(ts3_uid500_polyEvalcosPiZ_a) + SIGNED(ts3_uid500_polyEvalcosPiZ_b));
    ts3_uid500_polyEvalcosPiZ_q <= ts3_uid500_polyEvalcosPiZ_o(46 downto 0);


	--s3_uid501_polyEvalcosPiZ(BITSELECT,500)@35
    s3_uid501_polyEvalcosPiZ_in <= ts3_uid500_polyEvalcosPiZ_q;
    s3_uid501_polyEvalcosPiZ_b <= s3_uid501_polyEvalcosPiZ_in(46 downto 1);

	--yTop27Bits_uid813_pT4_uid503_polyEvalcosPiZ(BITSELECT,812)@35
    yTop27Bits_uid813_pT4_uid503_polyEvalcosPiZ_in <= s3_uid501_polyEvalcosPiZ_b;
    yTop27Bits_uid813_pT4_uid503_polyEvalcosPiZ_b <= yTop27Bits_uid813_pT4_uid503_polyEvalcosPiZ_in(45 downto 19);

	--reg_yTop27Bits_uid813_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_9(REG,1409)@35
    reg_yTop27Bits_uid813_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid813_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid813_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_9_q <= yTop27Bits_uid813_pT4_uid503_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor(LOGICAL,3821)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_b <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_q <= not (ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_a or ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_b);

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_mem_top(CONSTANT,3781)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_mem_top_q <= "01100";

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmp(LOGICAL,3782)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmp_a <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_mem_top_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdmux_q);
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmp_q <= "1" when ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmp_a = ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmp_b else "0";

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmpReg(REG,3783)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmpReg_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena(REG,3822)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_q = "1") THEN
                ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd(LOGICAL,3823)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_a <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_b <= en;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_q <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_a and ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_b;

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt(COUNTER,3777)
    -- every=1, low=0, high=12, step=1, init=1
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_i = 11 THEN
                      ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_eq = '1') THEN
                        ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_i <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_i - 12;
                    ELSE
                        ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_i <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_i,4));


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdreg(REG,3778)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdreg_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdmux(MUX,3779)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdmux_s <= en;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdmux: PROCESS (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdmux_s, ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdreg_q, ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_q)
    BEGIN
            CASE ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdmux_s IS
                  WHEN "0" => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdmux_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdreg_q;
                  WHEN "1" => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdmux_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem(DUALMEM,3812)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_reset0 <= areset;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_ia <= zPcosPiZ_uid87_fpSinCosXTest_b;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_aa <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdreg_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_ab <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdmux_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 45,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_iq,
        address_a => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_aa,
        data_a => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_ia
    );
        ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_q <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_iq(44 downto 0);

	--yT4_uid502_polyEvalcosPiZ(BITSELECT,501)@35
    yT4_uid502_polyEvalcosPiZ_in <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_q;
    yT4_uid502_polyEvalcosPiZ_b <= yT4_uid502_polyEvalcosPiZ_in(44 downto 1);

	--xBottomBits_uid816_pT4_uid503_polyEvalcosPiZ(BITSELECT,815)@35
    xBottomBits_uid816_pT4_uid503_polyEvalcosPiZ_in <= yT4_uid502_polyEvalcosPiZ_b(16 downto 0);
    xBottomBits_uid816_pT4_uid503_polyEvalcosPiZ_b <= xBottomBits_uid816_pT4_uid503_polyEvalcosPiZ_in(16 downto 0);

	--pad_xBottomBits_uid816_uid818_pT4_uid503_polyEvalcosPiZ(BITJOIN,817)@35
    pad_xBottomBits_uid816_uid818_pT4_uid503_polyEvalcosPiZ_q <= xBottomBits_uid816_pT4_uid503_polyEvalcosPiZ_b & STD_LOGIC_VECTOR((8 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid816_uid818_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_7(REG,1411)@35
    reg_pad_xBottomBits_uid816_uid818_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid816_uid818_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid816_uid818_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_7_q <= pad_xBottomBits_uid816_uid818_pT4_uid503_polyEvalcosPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid815_pT4_uid503_polyEvalcosPiZ(BITSELECT,814)@35
    yBottomBits_uid815_pT4_uid503_polyEvalcosPiZ_in <= s3_uid501_polyEvalcosPiZ_b(18 downto 0);
    yBottomBits_uid815_pT4_uid503_polyEvalcosPiZ_b <= yBottomBits_uid815_pT4_uid503_polyEvalcosPiZ_in(18 downto 0);

	--spad_yBottomBits_uid815_uid817_pT4_uid503_polyEvalcosPiZ(BITJOIN,816)@35
    spad_yBottomBits_uid815_uid817_pT4_uid503_polyEvalcosPiZ_q <= GND_q & yBottomBits_uid815_pT4_uid503_polyEvalcosPiZ_b;

	--pad_yBottomBits_uid815_uid819_pT4_uid503_polyEvalcosPiZ(BITJOIN,818)@35
    pad_yBottomBits_uid815_uid819_pT4_uid503_polyEvalcosPiZ_q <= spad_yBottomBits_uid815_uid817_pT4_uid503_polyEvalcosPiZ_q & STD_LOGIC_VECTOR((6 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid815_uid819_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_6(REG,1410)@35
    reg_pad_yBottomBits_uid815_uid819_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid815_uid819_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid815_uid819_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_6_q <= pad_yBottomBits_uid815_uid819_pT4_uid503_polyEvalcosPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid812_pT4_uid503_polyEvalcosPiZ(BITSELECT,811)@35
    xTop27Bits_uid812_pT4_uid503_polyEvalcosPiZ_in <= yT4_uid502_polyEvalcosPiZ_b;
    xTop27Bits_uid812_pT4_uid503_polyEvalcosPiZ_b <= xTop27Bits_uid812_pT4_uid503_polyEvalcosPiZ_in(43 downto 17);

	--reg_xTop27Bits_uid812_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_4(REG,1412)@35
    reg_xTop27Bits_uid812_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid812_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid812_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_4_q <= xTop27Bits_uid812_pT4_uid503_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma(CHAINMULTADD,1241)@36
    multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_p(0) <= multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_a(0) * multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_c(0);
    multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_p(1) <= multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_a(1) * multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_c(1);
    multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_w(0) <= RESIZE(multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_p(0),56) + RESIZE(multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_p(1),56);
    multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_x(0) <= multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_w(0);
    multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_y(0) <= multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_x(0);
    multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_a(0) <= SIGNED(RESIZE(UNSIGNED(reg_xTop27Bits_uid812_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_4_q),28));
            multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_a(1) <= SIGNED(RESIZE(UNSIGNED(reg_pad_xBottomBits_uid816_uid818_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_7_q),28));
            multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_pad_yBottomBits_uid815_uid819_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_6_q),27));
            multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_yTop27Bits_uid813_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_9_q),27));
            IF (en = "1") THEN
                multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_s(0) <= multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_s(0),55));
    multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_q <= multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_s0;
        END IF;
    END PROCESS;

	--multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ(BITSELECT,820)@39
    multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_in <= multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_q;
    multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_b <= multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_in(54 downto 7);

	--highBBits_uid823_pT4_uid503_polyEvalcosPiZ(BITSELECT,822)@39
    highBBits_uid823_pT4_uid503_polyEvalcosPiZ_in <= multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_b;
    highBBits_uid823_pT4_uid503_polyEvalcosPiZ_b <= highBBits_uid823_pT4_uid503_polyEvalcosPiZ_in(47 downto 19);

	--topProd_uid814_pT4_uid503_polyEvalcosPiZ(MULT,813)@36
    topProd_uid814_pT4_uid503_polyEvalcosPiZ_pr <= signed(resize(UNSIGNED(topProd_uid814_pT4_uid503_polyEvalcosPiZ_a),28)) * SIGNED(topProd_uid814_pT4_uid503_polyEvalcosPiZ_b);
    topProd_uid814_pT4_uid503_polyEvalcosPiZ_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid814_pT4_uid503_polyEvalcosPiZ_a <= (others => '0');
            topProd_uid814_pT4_uid503_polyEvalcosPiZ_b <= (others => '0');
            topProd_uid814_pT4_uid503_polyEvalcosPiZ_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid814_pT4_uid503_polyEvalcosPiZ_a <= reg_xTop27Bits_uid812_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_4_q;
                topProd_uid814_pT4_uid503_polyEvalcosPiZ_b <= reg_yTop27Bits_uid813_pT4_uid503_polyEvalcosPiZ_0_to_multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_cma_9_q;
                topProd_uid814_pT4_uid503_polyEvalcosPiZ_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid814_pT4_uid503_polyEvalcosPiZ_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid814_pT4_uid503_polyEvalcosPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid814_pT4_uid503_polyEvalcosPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid814_pT4_uid503_polyEvalcosPiZ_q <= topProd_uid814_pT4_uid503_polyEvalcosPiZ_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid824_pT4_uid503_polyEvalcosPiZ(ADD,823)@39
    sumAHighB_uid824_pT4_uid503_polyEvalcosPiZ_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid814_pT4_uid503_polyEvalcosPiZ_q(53)) & topProd_uid814_pT4_uid503_polyEvalcosPiZ_q);
    sumAHighB_uid824_pT4_uid503_polyEvalcosPiZ_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid823_pT4_uid503_polyEvalcosPiZ_b(28)) & highBBits_uid823_pT4_uid503_polyEvalcosPiZ_b);
            sumAHighB_uid824_pT4_uid503_polyEvalcosPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid824_pT4_uid503_polyEvalcosPiZ_a) + SIGNED(sumAHighB_uid824_pT4_uid503_polyEvalcosPiZ_b));
    sumAHighB_uid824_pT4_uid503_polyEvalcosPiZ_q <= sumAHighB_uid824_pT4_uid503_polyEvalcosPiZ_o(54 downto 0);


	--lowRangeB_uid822_pT4_uid503_polyEvalcosPiZ(BITSELECT,821)@39
    lowRangeB_uid822_pT4_uid503_polyEvalcosPiZ_in <= multSumOfTwo27_uid817_pT4_uid503_polyEvalcosPiZ_b(18 downto 0);
    lowRangeB_uid822_pT4_uid503_polyEvalcosPiZ_b <= lowRangeB_uid822_pT4_uid503_polyEvalcosPiZ_in(18 downto 0);

	--add0_uid822_uid825_pT4_uid503_polyEvalcosPiZ(BITJOIN,824)@39
    add0_uid822_uid825_pT4_uid503_polyEvalcosPiZ_q <= sumAHighB_uid824_pT4_uid503_polyEvalcosPiZ_q & lowRangeB_uid822_pT4_uid503_polyEvalcosPiZ_b;

	--R_uid826_pT4_uid503_polyEvalcosPiZ(BITSELECT,825)@39
    R_uid826_pT4_uid503_polyEvalcosPiZ_in <= add0_uid822_uid825_pT4_uid503_polyEvalcosPiZ_q(72 downto 0);
    R_uid826_pT4_uid503_polyEvalcosPiZ_b <= R_uid826_pT4_uid503_polyEvalcosPiZ_in(72 downto 26);

	--reg_R_uid826_pT4_uid503_polyEvalcosPiZ_0_to_ts4_uid506_polyEvalcosPiZ_1(REG,1415)@39
    reg_R_uid826_pT4_uid503_polyEvalcosPiZ_0_to_ts4_uid506_polyEvalcosPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid826_pT4_uid503_polyEvalcosPiZ_0_to_ts4_uid506_polyEvalcosPiZ_1_q <= "00000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid826_pT4_uid503_polyEvalcosPiZ_0_to_ts4_uid506_polyEvalcosPiZ_1_q <= R_uid826_pT4_uid503_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_nor(LOGICAL,4057)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_nor_b <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_nor_q <= not (ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_nor_a or ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_mem_top(CONSTANT,3969)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_mem_top_q <= "010000";

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmp(LOGICAL,3970)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmp_a <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_mem_top_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdmux_q);
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmp_q <= "1" when ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmp_a = ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmp_b else "0";

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmpReg(REG,3971)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmpReg_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_sticky_ena(REG,4058)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_nor_q = "1") THEN
                ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_enaAnd(LOGICAL,4059)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_enaAnd_a <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_enaAnd_b <= en;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_enaAnd_q <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_enaAnd_a and ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt(COUNTER,3965)
    -- every=1, low=0, high=16, step=1, init=1
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_i = 15 THEN
                      ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_eq = '1') THEN
                        ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_i <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_i - 16;
                    ELSE
                        ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_i <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_i,5));


	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdreg(REG,3966)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdreg_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdmux(MUX,3967)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdmux_s <= en;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdmux: PROCESS (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdmux_s, ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdreg_q, ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdmux_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdreg_q;
                  WHEN "1" => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdmux_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem(DUALMEM,4048)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_reset0 <= areset;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_ia <= addr_uid83_fpSinCosXTest_b;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdreg_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdmux_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 5,
        numwords_a => 17,
        width_b => 7,
        widthad_b => 5,
        numwords_b => 17,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_iq,
        address_a => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_aa,
        data_a => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_ia
    );
        ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_q <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_iq(6 downto 0);

	--reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0(REG,1389)@38
    reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_q <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid448_tableGencosPiZ(LOOKUP,447)@39
    memoryC1_uid448_tableGencosPiZ: PROCESS (reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_addr_uid83_fpSinCosXTest_0_to_memoryC1_uid448_tableGencosPiZ_0_q) IS
                WHEN "0000000" =>  memoryC1_uid448_tableGencosPiZ_q <= "111111111111111111111111111111111111111111111111001";
                WHEN "0000001" =>  memoryC1_uid448_tableGencosPiZ_q <= "111111101011010101000101011110000000100011110110011";
                WHEN "0000010" =>  memoryC1_uid448_tableGencosPiZ_q <= "111111010110101010010010100101101000101100011001111";
                WHEN "0000011" =>  memoryC1_uid448_tableGencosPiZ_q <= "111111000001111111101111000000011100100110100100001";
                WHEN "0000100" =>  memoryC1_uid448_tableGencosPiZ_q <= "111110101101010101100010010111111001101111110110100";
                WHEN "0000101" =>  memoryC1_uid448_tableGencosPiZ_q <= "111110011000101011110100010101010011011110101111011";
                WHEN "0000110" =>  memoryC1_uid448_tableGencosPiZ_q <= "111110000100000010101100100001101111101010111101110";
                WHEN "0000111" =>  memoryC1_uid448_tableGencosPiZ_q <= "111101101111011010010010100110000011010110001100001";
                WHEN "0001000" =>  memoryC1_uid448_tableGencosPiZ_q <= "111101011010110010101110001010101111010100101010001";
                WHEN "0001001" =>  memoryC1_uid448_tableGencosPiZ_q <= "111101000110001100000110110111111100110101110011010";
                WHEN "0001010" =>  memoryC1_uid448_tableGencosPiZ_q <= "111100110001100110100100010101011010001101011011001";
                WHEN "0001011" =>  memoryC1_uid448_tableGencosPiZ_q <= "111100011101000010001110001010010111011100111001110";
                WHEN "0001100" =>  memoryC1_uid448_tableGencosPiZ_q <= "111100001000011111001011111101100010111100011000101";
                WHEN "0001101" =>  memoryC1_uid448_tableGencosPiZ_q <= "111011110011111101100101010101000110000100101001011";
                WHEN "0001110" =>  memoryC1_uid448_tableGencosPiZ_q <= "111011011111011101100001110110100001111000111011110";
                WHEN "0001111" =>  memoryC1_uid448_tableGencosPiZ_q <= "111011001010111111001001000110101011110001010001110";
                WHEN "0010000" =>  memoryC1_uid448_tableGencosPiZ_q <= "111010110110100010100010101001101010000100111011100";
                WHEN "0010001" =>  memoryC1_uid448_tableGencosPiZ_q <= "111010100010000111110110000010110000110101011110101";
                WHEN "0010010" =>  memoryC1_uid448_tableGencosPiZ_q <= "111010001101101111001010110100011110011001111111000";
                WHEN "0010011" =>  memoryC1_uid448_tableGencosPiZ_q <= "111001111001011000101000100000011000001010101110100";
                WHEN "0010100" =>  memoryC1_uid448_tableGencosPiZ_q <= "111001100101000100010110100111000111001101010100010";
                WHEN "0010101" =>  memoryC1_uid448_tableGencosPiZ_q <= "111001010000110010011100101000010101000001011000011";
                WHEN "0010110" =>  memoryC1_uid448_tableGencosPiZ_q <= "111000111100100011000010000010101000001101011101100";
                WHEN "0010111" =>  memoryC1_uid448_tableGencosPiZ_q <= "111000101000010110001110010011100001001100101101111";
                WHEN "0011000" =>  memoryC1_uid448_tableGencosPiZ_q <= "111000010100001100001000110111010110111100110010111";
                WHEN "0011001" =>  memoryC1_uid448_tableGencosPiZ_q <= "111000000000000100111001001001010011101100110000110";
                WHEN "0011010" =>  memoryC1_uid448_tableGencosPiZ_q <= "110111101100000000100110100011010001101100000110111";
                WHEN "0011011" =>  memoryC1_uid448_tableGencosPiZ_q <= "110111010111111111011000011101110111111010011111110";
                WHEN "0011100" =>  memoryC1_uid448_tableGencosPiZ_q <= "110111000100000001010110010000010110111000011011111";
                WHEN "0011101" =>  memoryC1_uid448_tableGencosPiZ_q <= "110110110000000110100111010000100101011000001011000";
                WHEN "0011110" =>  memoryC1_uid448_tableGencosPiZ_q <= "110110011100001111010010110010111101001111011111010";
                WHEN "0011111" =>  memoryC1_uid448_tableGencosPiZ_q <= "110110001000011011100000001010011000001010000100100";
                WHEN "0100000" =>  memoryC1_uid448_tableGencosPiZ_q <= "110101110100101011010110101000001100011100111100000";
                WHEN "0100001" =>  memoryC1_uid448_tableGencosPiZ_q <= "110101100000111110111101011100001001111001111101011";
                WHEN "0100010" =>  memoryC1_uid448_tableGencosPiZ_q <= "110101001101010110011011110100010110100100111010000";
                WHEN "0100011" =>  memoryC1_uid448_tableGencosPiZ_q <= "110100111001110001111000111101001011101000101101110";
                WHEN "0100100" =>  memoryC1_uid448_tableGencosPiZ_q <= "110100100110010001011100000001010010001101110001111";
                WHEN "0100101" =>  memoryC1_uid448_tableGencosPiZ_q <= "110100010010110101001100001001100000010001001100100";
                WHEN "0100110" =>  memoryC1_uid448_tableGencosPiZ_q <= "110011111111011101010000011100110101011100100011010";
                WHEN "0100111" =>  memoryC1_uid448_tableGencosPiZ_q <= "110011101100001001110000000000010111111111000011111";
                WHEN "0101000" =>  memoryC1_uid448_tableGencosPiZ_q <= "110011011000111010110001110111010001100111001000000";
                WHEN "0101001" =>  memoryC1_uid448_tableGencosPiZ_q <= "110011000101110000011101000010101100011101000111110";
                WHEN "0101010" =>  memoryC1_uid448_tableGencosPiZ_q <= "110010110010101010111000100001101111111111001000110";
                WHEN "0101011" =>  memoryC1_uid448_tableGencosPiZ_q <= "110010011111101010001011010001011101111101011101011";
                WHEN "0101100" =>  memoryC1_uid448_tableGencosPiZ_q <= "110010001100101110011100001100101111011000011011010";
                WHEN "0101101" =>  memoryC1_uid448_tableGencosPiZ_q <= "110001111001110111110010001100010001011110111100001";
                WHEN "0101110" =>  memoryC1_uid448_tableGencosPiZ_q <= "110001100111000110010100000110100010101110010001000";
                WHEN "0101111" =>  memoryC1_uid448_tableGencosPiZ_q <= "110001010100011010001000101111101111110010101100110";
                WHEN "0110000" =>  memoryC1_uid448_tableGencosPiZ_q <= "110001000001110011010110111001110000101001101000111";
                WHEN "0110001" =>  memoryC1_uid448_tableGencosPiZ_q <= "110000101111010010000101010100000101100100011001001";
                WHEN "0110010" =>  memoryC1_uid448_tableGencosPiZ_q <= "110000011100110110011010101011110100001100011100001";
                WHEN "0110011" =>  memoryC1_uid448_tableGencosPiZ_q <= "110000001010100000011101101011100100101000100010110";
                WHEN "0110100" =>  memoryC1_uid448_tableGencosPiZ_q <= "101111111000010000010100111011011110100011011010101";
                WHEN "0110101" =>  memoryC1_uid448_tableGencosPiZ_q <= "101111100110000110000111000001000110010011001101010";
                WHEN "0110110" =>  memoryC1_uid448_tableGencosPiZ_q <= "101111010100000001111010011111011010000010011001110";
                WHEN "0110111" =>  memoryC1_uid448_tableGencosPiZ_q <= "101111000010000011110101110110101110111010000011101";
                WHEN "0111000" =>  memoryC1_uid448_tableGencosPiZ_q <= "101110110000001011111111100100101110001101000011100";
                WHEN "0111001" =>  memoryC1_uid448_tableGencosPiZ_q <= "101110011110011010011110000100010010100100110100010";
                WHEN "0111010" =>  memoryC1_uid448_tableGencosPiZ_q <= "101110001100101111010111101101100101001111010011100";
                WHEN "0111011" =>  memoryC1_uid448_tableGencosPiZ_q <= "101101111011001010110010110101111011001110010001000";
                WHEN "0111100" =>  memoryC1_uid448_tableGencosPiZ_q <= "101101101001101100110101101111110010100111111111010";
                WHEN "0111101" =>  memoryC1_uid448_tableGencosPiZ_q <= "101101011000010101100110101010101111111001000011000";
                WHEN "0111110" =>  memoryC1_uid448_tableGencosPiZ_q <= "101101000111000101001011110011011011001000000110011";
                WHEN "0111111" =>  memoryC1_uid448_tableGencosPiZ_q <= "101100110101111011101011010011011101011010010001010";
                WHEN "1000000" =>  memoryC1_uid448_tableGencosPiZ_q <= "101100100100111001001011010001011110001001110001010";
                WHEN "1000001" =>  memoryC1_uid448_tableGencosPiZ_q <= "101100010011111101110001110001000000011101001111000";
                WHEN "1000010" =>  memoryC1_uid448_tableGencosPiZ_q <= "101100000011001001100100110010100000100001000101100";
                WHEN "1000011" =>  memoryC1_uid448_tableGencosPiZ_q <= "101011110010011100101010010011010001000010000101010";
                WHEN "1000100" =>  memoryC1_uid448_tableGencosPiZ_q <= "101011100001110111001000001101011000101001011110110";
                WHEN "1000101" =>  memoryC1_uid448_tableGencosPiZ_q <= "101011010001011001000100010111101111011010100110000";
                WHEN "1000110" =>  memoryC1_uid448_tableGencosPiZ_q <= "101011000001000010100100100101111100010010000110100";
                WHEN "1000111" =>  memoryC1_uid448_tableGencosPiZ_q <= "101010110000110011101110101000010010100110110001101";
                WHEN "1001000" =>  memoryC1_uid448_tableGencosPiZ_q <= "101010100000101100101000001011101111101011110001011";
                WHEN "1001001" =>  memoryC1_uid448_tableGencosPiZ_q <= "101010010000101101010110111001111000010100100010010";
                WHEN "1001010" =>  memoryC1_uid448_tableGencosPiZ_q <= "101010000000110110000000011000110110011010011011101";
                WHEN "1001011" =>  memoryC1_uid448_tableGencosPiZ_q <= "101001110001000110101010001011010110100011111100111";
                WHEN "1001100" =>  memoryC1_uid448_tableGencosPiZ_q <= "101001100001011111011001110000100101101101010010011";
                WHEN "1001101" =>  memoryC1_uid448_tableGencosPiZ_q <= "101001010010000000010100100100001110110011001100110";
                WHEN "1001110" =>  memoryC1_uid448_tableGencosPiZ_q <= "101001000010101001011111111110011000011110110011010";
                WHEN "1001111" =>  memoryC1_uid448_tableGencosPiZ_q <= "101000110011011011000001010011100010110011101110111";
                WHEN "1010000" =>  memoryC1_uid448_tableGencosPiZ_q <= "101000100100010100111101110100100100111111101001010";
                WHEN "1010001" =>  memoryC1_uid448_tableGencosPiZ_q <= "101000010101010111011010101110101011001011100000110";
                WHEN "1010010" =>  memoryC1_uid448_tableGencosPiZ_q <= "101000000110100010011101001011010100001110101001110";
                WHEN "1010011" =>  memoryC1_uid448_tableGencosPiZ_q <= "100111110111110110001010010000001111100011101101010";
                WHEN "1010100" =>  memoryC1_uid448_tableGencosPiZ_q <= "100111101001010010100110111111011010111111010000101";
                WHEN "1010101" =>  memoryC1_uid448_tableGencosPiZ_q <= "100111011010110111111000010111000000101000000101110";
                WHEN "1010110" =>  memoryC1_uid448_tableGencosPiZ_q <= "100111001100100110000011010001010100110001100101100";
                WHEN "1010111" =>  memoryC1_uid448_tableGencosPiZ_q <= "100110111110011101001100100100110011110111101110111";
                WHEN "1011000" =>  memoryC1_uid448_tableGencosPiZ_q <= "100110110000011101011001000100000000011101000100111";
                WHEN "1011001" =>  memoryC1_uid448_tableGencosPiZ_q <= "100110100010100110101101011101100001001010011000101";
                WHEN "1011010" =>  memoryC1_uid448_tableGencosPiZ_q <= "100110010100111001001110011011111110110000011010110";
                WHEN "1011011" =>  memoryC1_uid448_tableGencosPiZ_q <= "100110000111010101000000100110000010001011010110101";
                WHEN "1011100" =>  memoryC1_uid448_tableGencosPiZ_q <= "100101111001111010001000011110010010101000010011000";
                WHEN "1011101" =>  memoryC1_uid448_tableGencosPiZ_q <= "100101101100101000101010100011010011101100100001100";
                WHEN "1011110" =>  memoryC1_uid448_tableGencosPiZ_q <= "100101011111100000101011001111100011011110111001101";
                WHEN "1011111" =>  memoryC1_uid448_tableGencosPiZ_q <= "100101010010100010001110111001011000110010111011101";
                WHEN "1100000" =>  memoryC1_uid448_tableGencosPiZ_q <= "100101000101101101011001110011000001010110000001101";
                WHEN "1100001" =>  memoryC1_uid448_tableGencosPiZ_q <= "100100111001000010010000001010011111111110101100110";
                WHEN "1100010" =>  memoryC1_uid448_tableGencosPiZ_q <= "100100101100100000110110001001101010111101011110100";
                WHEN "1100011" =>  memoryC1_uid448_tableGencosPiZ_q <= "100100100000001001001111110110001010010000010000001";
                WHEN "1100100" =>  memoryC1_uid448_tableGencosPiZ_q <= "100100010011111011100001010001010101110111001011111";
                WHEN "1100101" =>  memoryC1_uid448_tableGencosPiZ_q <= "100100000111110111101110011000010100001100000001110";
                WHEN "1100110" =>  memoryC1_uid448_tableGencosPiZ_q <= "100011111011111101111011000011111000011011000101101";
                WHEN "1100111" =>  memoryC1_uid448_tableGencosPiZ_q <= "100011110000001110001011001000100000111110101101010";
                WHEN "1101000" =>  memoryC1_uid448_tableGencosPiZ_q <= "100011100100101000100010010110010101111100001000101";
                WHEN "1101001" =>  memoryC1_uid448_tableGencosPiZ_q <= "100011011001001101000100011001000111100011001010110";
                WHEN "1101010" =>  memoryC1_uid448_tableGencosPiZ_q <= "100011001101111011110100111000001100101111011010000";
                WHEN "1101011" =>  memoryC1_uid448_tableGencosPiZ_q <= "100011000010110100110111010110100001101011101111001";
                WHEN "1101100" =>  memoryC1_uid448_tableGencosPiZ_q <= "100010110111111000001111010010100110010111111000101";
                WHEN "1101101" =>  memoryC1_uid448_tableGencosPiZ_q <= "100010101101000110000000000110011101010000000101001";
                WHEN "1101110" =>  memoryC1_uid448_tableGencosPiZ_q <= "100010100010011110001101000111101001110110110010110";
                WHEN "1101111" =>  memoryC1_uid448_tableGencosPiZ_q <= "100010011000000000111001100111001111100000111000010";
                WHEN "1110000" =>  memoryC1_uid448_tableGencosPiZ_q <= "100010001101101110001000110001110000000011001010111";
                WHEN "1110001" =>  memoryC1_uid448_tableGencosPiZ_q <= "100010000011100101111101101111001010100011000100010";
                WHEN "1110010" =>  memoryC1_uid448_tableGencosPiZ_q <= "100001111001101000011011100010111010001000101100100";
                WHEN "1110011" =>  memoryC1_uid448_tableGencosPiZ_q <= "100001101111110101100101001011110100110011010001000";
                WHEN "1110100" =>  memoryC1_uid448_tableGencosPiZ_q <= "100001100110001101011101100100001010001111111100110";
                WHEN "1110101" =>  memoryC1_uid448_tableGencosPiZ_q <= "100001011100110000000111100001100010110010100000101";
                WHEN "1110110" =>  memoryC1_uid448_tableGencosPiZ_q <= "100001010011011101100101110100111110010000011010011";
                WHEN "1110111" =>  memoryC1_uid448_tableGencosPiZ_q <= "100001001010010101111011001010110010111101111110011";
                WHEN "1111000" =>  memoryC1_uid448_tableGencosPiZ_q <= "100001000001011001001010001010101100101101101100111";
                WHEN "1111001" =>  memoryC1_uid448_tableGencosPiZ_q <= "100000111000100111010101010111101011110001111001011";
                WHEN "1111010" =>  memoryC1_uid448_tableGencosPiZ_q <= "100000110000000000011111010000000100000000100000111";
                WHEN "1111011" =>  memoryC1_uid448_tableGencosPiZ_q <= "100000100111100100101010001101011011111001000101100";
                WHEN "1111100" =>  memoryC1_uid448_tableGencosPiZ_q <= "100000011111010011111000100100101011101100111100100";
                WHEN "1111101" =>  memoryC1_uid448_tableGencosPiZ_q <= "100000010111001110001100100101111100101001101111100";
                WHEN "1111110" =>  memoryC1_uid448_tableGencosPiZ_q <= "100000001111010011101000011100101000000110000010000";
                WHEN "1111111" =>  memoryC1_uid448_tableGencosPiZ_q <= "100000000111100100001110001111010110110000010001110";
                WHEN OTHERS =>
                    memoryC1_uid448_tableGencosPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--cIncludingRoundingBit_uid505_polyEvalcosPiZ(BITJOIN,504)@39
    cIncludingRoundingBit_uid505_polyEvalcosPiZ_q <= memoryC1_uid448_tableGencosPiZ_q & rndBit_uid461_polyEvalsinPiZ_q;

	--reg_cIncludingRoundingBit_uid505_polyEvalcosPiZ_0_to_ts4_uid506_polyEvalcosPiZ_0(REG,1416)@39
    reg_cIncludingRoundingBit_uid505_polyEvalcosPiZ_0_to_ts4_uid506_polyEvalcosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid505_polyEvalcosPiZ_0_to_ts4_uid506_polyEvalcosPiZ_0_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid505_polyEvalcosPiZ_0_to_ts4_uid506_polyEvalcosPiZ_0_q <= cIncludingRoundingBit_uid505_polyEvalcosPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid506_polyEvalcosPiZ(ADD,505)@40
    ts4_uid506_polyEvalcosPiZ_a <= STD_LOGIC_VECTOR((53 downto 53 => reg_cIncludingRoundingBit_uid505_polyEvalcosPiZ_0_to_ts4_uid506_polyEvalcosPiZ_0_q(52)) & reg_cIncludingRoundingBit_uid505_polyEvalcosPiZ_0_to_ts4_uid506_polyEvalcosPiZ_0_q);
    ts4_uid506_polyEvalcosPiZ_b <= STD_LOGIC_VECTOR((53 downto 47 => reg_R_uid826_pT4_uid503_polyEvalcosPiZ_0_to_ts4_uid506_polyEvalcosPiZ_1_q(46)) & reg_R_uid826_pT4_uid503_polyEvalcosPiZ_0_to_ts4_uid506_polyEvalcosPiZ_1_q);
            ts4_uid506_polyEvalcosPiZ_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid506_polyEvalcosPiZ_a) + SIGNED(ts4_uid506_polyEvalcosPiZ_b));
    ts4_uid506_polyEvalcosPiZ_q <= ts4_uid506_polyEvalcosPiZ_o(53 downto 0);


	--s4_uid507_polyEvalcosPiZ(BITSELECT,506)@40
    s4_uid507_polyEvalcosPiZ_in <= ts4_uid506_polyEvalcosPiZ_q;
    s4_uid507_polyEvalcosPiZ_b <= s4_uid507_polyEvalcosPiZ_in(53 downto 1);

	--yTop27Bits_uid828_pT5_uid509_polyEvalcosPiZ(BITSELECT,827)@40
    yTop27Bits_uid828_pT5_uid509_polyEvalcosPiZ_in <= s4_uid507_polyEvalcosPiZ_b;
    yTop27Bits_uid828_pT5_uid509_polyEvalcosPiZ_b <= yTop27Bits_uid828_pT5_uid509_polyEvalcosPiZ_in(52 downto 26);

	--reg_yTop27Bits_uid828_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_9(REG,1417)@40
    reg_yTop27Bits_uid828_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid828_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid828_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_9_q <= yTop27Bits_uid828_pT5_uid509_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_nor(LOGICAL,3925)
    ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_nor_b <= ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_sticky_ena_q;
    ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_nor_q <= not (ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_nor_a or ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_nor_b);

	--ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_mem_top(CONSTANT,3461)
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_mem_top_q <= "010001";

	--ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmp(LOGICAL,3886)
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmp_a <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_mem_top_q;
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux_q);
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmp_q <= "1" when ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmp_a = ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmp_b else "0";

	--ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmpReg(REG,3887)
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmpReg_q <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_sticky_ena(REG,3926)
    ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_nor_q = "1") THEN
                ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_sticky_ena_q <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_enaAnd(LOGICAL,3927)
    ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_enaAnd_a <= ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_sticky_ena_q;
    ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_enaAnd_b <= en;
    ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_enaAnd_q <= ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_enaAnd_a and ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_enaAnd_b;

	--xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ(BITSELECT,830)@21
    xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_in <= zPcosPiZ_uid87_fpSinCosXTest_b(17 downto 0);
    xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b <= xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_in(17 downto 0);

	--ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt(COUNTER,3459)
    -- every=1, low=0, high=17, step=1, init=1
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_i = 16 THEN
                      ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_eq = '1') THEN
                        ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_i <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_i - 17;
                    ELSE
                        ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_i <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_i,5));


	--ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_wrreg(REG,3460)
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_wrreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_wrreg_q <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux(MUX,3883)
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux_s <= en;
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux: PROCESS (ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux_s, ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_wrreg_q, ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux_s IS
                  WHEN "0" => ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux_q <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_wrreg_q;
                  WHEN "1" => ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux_q <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem(DUALMEM,3916)
    ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_reset0 <= areset;
    ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_ia <= xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b;
    ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_aa <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_wrreg_q;
    ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_ab <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux_q;
    ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 18,
        widthad_a => 5,
        numwords_a => 18,
        width_b => 18,
        widthad_b => 5,
        numwords_b => 18,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_ia
    );
        ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_q <= ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_iq(17 downto 0);

	--pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ(BITJOIN,834)@40
    pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_q <= ld_xBottomBits_uid831_pT5_uid509_polyEvalcosPiZ_b_to_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_b_replace_mem_q & STD_LOGIC_VECTOR((7 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_7(REG,1419)@40
    reg_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_7_q <= pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_nor(LOGICAL,3913)
    ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_nor_b <= ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_sticky_ena_q;
    ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_nor_q <= not (ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_nor_a or ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_nor_b);

	--ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_sticky_ena(REG,3914)
    ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_nor_q = "1") THEN
                ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_sticky_ena_q <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_enaAnd(LOGICAL,3915)
    ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_enaAnd_a <= ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_sticky_ena_q;
    ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_enaAnd_b <= en;
    ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_enaAnd_q <= ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_enaAnd_a and ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_enaAnd_b;

	--xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ(BITSELECT,831)@21
    xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_in <= zPcosPiZ_uid87_fpSinCosXTest_b;
    xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b <= xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_in(44 downto 19);

	--ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem(DUALMEM,3904)
    ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_reset0 <= areset;
    ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_ia <= xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b;
    ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_aa <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_wrreg_q;
    ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_ab <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux_q;
    ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 5,
        numwords_a => 18,
        width_b => 26,
        widthad_b => 5,
        numwords_b => 18,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_iq,
        address_a => ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_aa,
        data_a => ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_ia
    );
        ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_q <= ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_iq(25 downto 0);

	--spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ(BITJOIN,833)@40
    spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_q <= GND_q & ld_xTop26Bits_uid832_pT5_uid509_polyEvalcosPiZ_b_to_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_a_replace_mem_q;

	--reg_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_6(REG,1420)@40
    reg_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_6_q <= spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid830_pT5_uid509_polyEvalcosPiZ(BITSELECT,829)@40
    yBottomBits_uid830_pT5_uid509_polyEvalcosPiZ_in <= s4_uid507_polyEvalcosPiZ_b(25 downto 0);
    yBottomBits_uid830_pT5_uid509_polyEvalcosPiZ_b <= yBottomBits_uid830_pT5_uid509_polyEvalcosPiZ_in(25 downto 0);

	--pad_yBottomBits_uid830_uid836_pT5_uid509_polyEvalcosPiZ(BITJOIN,835)@40
    pad_yBottomBits_uid830_uid836_pT5_uid509_polyEvalcosPiZ_q <= yBottomBits_uid830_pT5_uid509_polyEvalcosPiZ_b & GND_q;

	--reg_pad_yBottomBits_uid830_uid836_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_4(REG,1418)@40
    reg_pad_yBottomBits_uid830_uid836_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid830_uid836_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid830_uid836_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_4_q <= pad_yBottomBits_uid830_uid836_pT5_uid509_polyEvalcosPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma(CHAINMULTADD,1242)@41
    multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_p(0) <= multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_a(0) * multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_c(0);
    multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_p(1) <= multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_a(1) * multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_c(1);
    multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_w(0) <= RESIZE(multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_p(0),56) + RESIZE(multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_p(1),56);
    multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_x(0) <= multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_w(0);
    multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_y(0) <= multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_x(0);
    multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_a(0) <= SIGNED(RESIZE(UNSIGNED(reg_pad_yBottomBits_uid830_uid836_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_4_q),28));
            multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_a(1) <= SIGNED(RESIZE(UNSIGNED(reg_pad_xBottomBits_uid831_uid835_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_7_q),28));
            multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_spad_xTop26Bits_uid832_uid834_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_6_q),27));
            multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_yTop27Bits_uid828_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_9_q),27));
            IF (en = "1") THEN
                multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_s(0) <= multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_s(0),55));
    multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_q <= multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_s0;
        END IF;
    END PROCESS;

	--multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ(BITSELECT,837)@44
    multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_in <= multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_q;
    multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_b <= multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_in(54 downto 1);

	--highBBits_uid844_pT5_uid509_polyEvalcosPiZ(BITSELECT,843)@44
    highBBits_uid844_pT5_uid509_polyEvalcosPiZ_in <= multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_b;
    highBBits_uid844_pT5_uid509_polyEvalcosPiZ_b <= highBBits_uid844_pT5_uid509_polyEvalcosPiZ_in(53 downto 19);

	--ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_nor(LOGICAL,4117)
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_nor_b <= ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_sticky_ena_q;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_nor_q <= not (ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_nor_a or ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_nor_b);

	--ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_mem_top(CONSTANT,4029)
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_mem_top_q <= "01101";

	--ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmp(LOGICAL,4030)
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmp_a <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_mem_top_q;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdmux_q);
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmp_q <= "1" when ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmp_a = ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmp_b else "0";

	--ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmpReg(REG,4031)
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmpReg_q <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_sticky_ena(REG,4118)
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_nor_q = "1") THEN
                ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_sticky_ena_q <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_enaAnd(LOGICAL,4119)
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_enaAnd_a <= ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_sticky_ena_q;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_enaAnd_b <= en;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_enaAnd_q <= ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_enaAnd_a and ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_enaAnd_b;

	--ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt(COUNTER,4025)
    -- every=1, low=0, high=13, step=1, init=1
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_i = 12 THEN
                      ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_eq = '1') THEN
                        ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_i <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_i - 13;
                    ELSE
                        ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_i <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_i,4));


	--ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdreg(REG,4026)
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdreg_q <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdmux(MUX,4027)
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdmux_s <= en;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdmux: PROCESS (ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdmux_s, ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdreg_q, ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdmux_q <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdreg_q;
                  WHEN "1" => ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdmux_q <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem(DUALMEM,4108)
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_reset0 <= areset;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_ia <= yT2_uid490_polyEvalcosPiZ_b;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_aa <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdreg_q;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_ab <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdmux_q;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 4,
        numwords_a => 14,
        width_b => 27,
        widthad_b => 4,
        numwords_b => 14,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_iq,
        address_a => ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_aa,
        data_a => ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_ia
    );
        ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_q <= ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_iq(26 downto 0);

	--reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0(REG,1424)@40
    reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_q <= ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid829_pT5_uid509_polyEvalcosPiZ(MULT,828)@41
    topProd_uid829_pT5_uid509_polyEvalcosPiZ_pr <= signed(resize(UNSIGNED(topProd_uid829_pT5_uid509_polyEvalcosPiZ_a),28)) * SIGNED(topProd_uid829_pT5_uid509_polyEvalcosPiZ_b);
    topProd_uid829_pT5_uid509_polyEvalcosPiZ_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid829_pT5_uid509_polyEvalcosPiZ_a <= (others => '0');
            topProd_uid829_pT5_uid509_polyEvalcosPiZ_b <= (others => '0');
            topProd_uid829_pT5_uid509_polyEvalcosPiZ_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid829_pT5_uid509_polyEvalcosPiZ_a <= reg_yT2_uid490_polyEvalcosPiZ_0_to_topProd_uid829_pT5_uid509_polyEvalcosPiZ_0_q;
                topProd_uid829_pT5_uid509_polyEvalcosPiZ_b <= reg_yTop27Bits_uid828_pT5_uid509_polyEvalcosPiZ_0_to_multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_cma_9_q;
                topProd_uid829_pT5_uid509_polyEvalcosPiZ_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid829_pT5_uid509_polyEvalcosPiZ_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid829_pT5_uid509_polyEvalcosPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid829_pT5_uid509_polyEvalcosPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid829_pT5_uid509_polyEvalcosPiZ_q <= topProd_uid829_pT5_uid509_polyEvalcosPiZ_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_nor(LOGICAL,4105)
    ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_nor_b <= ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_sticky_ena_q;
    ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_nor_q <= not (ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_nor_a or ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_nor_b);

	--ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_sticky_ena(REG,4106)
    ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_nor_q = "1") THEN
                ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_sticky_ena_q <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_enaAnd(LOGICAL,4107)
    ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_enaAnd_a <= ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_sticky_ena_q;
    ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_enaAnd_b <= en;
    ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_enaAnd_q <= ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_enaAnd_a and ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_enaAnd_b;

	--sSM0W_uid840_pT5_uid509_polyEvalcosPiZ(BITSELECT,839)@21
    sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_in <= zPcosPiZ_uid87_fpSinCosXTest_b(17 downto 0);
    sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b <= sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_in(17 downto 15);

	--ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem(DUALMEM,4096)
    ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_reset0 <= areset;
    ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_ia <= sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b;
    ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_aa <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_wrreg_q;
    ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_ab <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux_q;
    ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 5,
        numwords_a => 18,
        width_b => 3,
        widthad_b => 5,
        numwords_b => 18,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_iq,
        address_a => ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_aa,
        data_a => ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_ia
    );
        ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_q <= ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_iq(2 downto 0);

	--reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1(REG,1422)@40
    reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_q <= ld_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_b_to_reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--sSM0H_uid839_pT5_uid509_polyEvalcosPiZ(BITSELECT,838)@40
    sSM0H_uid839_pT5_uid509_polyEvalcosPiZ_in <= s4_uid507_polyEvalcosPiZ_b(25 downto 0);
    sSM0H_uid839_pT5_uid509_polyEvalcosPiZ_b <= sSM0H_uid839_pT5_uid509_polyEvalcosPiZ_in(25 downto 23);

	--reg_sSM0H_uid839_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_0(REG,1421)@40
    reg_sSM0H_uid839_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid839_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid839_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_0_q <= sSM0H_uid839_pT5_uid509_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid841_pT5_uid509_polyEvalcosPiZ(MULT,840)@41
    sm0_uid841_pT5_uid509_polyEvalcosPiZ_pr <= UNSIGNED(sm0_uid841_pT5_uid509_polyEvalcosPiZ_a) * UNSIGNED(sm0_uid841_pT5_uid509_polyEvalcosPiZ_b);
    sm0_uid841_pT5_uid509_polyEvalcosPiZ_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid841_pT5_uid509_polyEvalcosPiZ_a <= (others => '0');
            sm0_uid841_pT5_uid509_polyEvalcosPiZ_b <= (others => '0');
            sm0_uid841_pT5_uid509_polyEvalcosPiZ_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid841_pT5_uid509_polyEvalcosPiZ_a <= reg_sSM0H_uid839_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_0_q;
                sm0_uid841_pT5_uid509_polyEvalcosPiZ_b <= reg_sSM0W_uid840_pT5_uid509_polyEvalcosPiZ_0_to_sm0_uid841_pT5_uid509_polyEvalcosPiZ_1_q;
                sm0_uid841_pT5_uid509_polyEvalcosPiZ_s1 <= STD_LOGIC_VECTOR(sm0_uid841_pT5_uid509_polyEvalcosPiZ_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid841_pT5_uid509_polyEvalcosPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid841_pT5_uid509_polyEvalcosPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid841_pT5_uid509_polyEvalcosPiZ_q <= sm0_uid841_pT5_uid509_polyEvalcosPiZ_s1;
            END IF;
        END IF;
    END PROCESS;

	--TtopProdConcSoftProd_uid842_pT5_uid509_polyEvalcosPiZ(BITJOIN,841)@44
    TtopProdConcSoftProd_uid842_pT5_uid509_polyEvalcosPiZ_q <= topProd_uid829_pT5_uid509_polyEvalcosPiZ_q & sm0_uid841_pT5_uid509_polyEvalcosPiZ_q;

	--sumAHighB_uid845_pT5_uid509_polyEvalcosPiZ(ADD,844)@44
    sumAHighB_uid845_pT5_uid509_polyEvalcosPiZ_a <= STD_LOGIC_VECTOR((60 downto 60 => TtopProdConcSoftProd_uid842_pT5_uid509_polyEvalcosPiZ_q(59)) & TtopProdConcSoftProd_uid842_pT5_uid509_polyEvalcosPiZ_q);
    sumAHighB_uid845_pT5_uid509_polyEvalcosPiZ_b <= STD_LOGIC_VECTOR((60 downto 35 => highBBits_uid844_pT5_uid509_polyEvalcosPiZ_b(34)) & highBBits_uid844_pT5_uid509_polyEvalcosPiZ_b);
            sumAHighB_uid845_pT5_uid509_polyEvalcosPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid845_pT5_uid509_polyEvalcosPiZ_a) + SIGNED(sumAHighB_uid845_pT5_uid509_polyEvalcosPiZ_b));
    sumAHighB_uid845_pT5_uid509_polyEvalcosPiZ_q <= sumAHighB_uid845_pT5_uid509_polyEvalcosPiZ_o(60 downto 0);


	--lowRangeB_uid843_pT5_uid509_polyEvalcosPiZ(BITSELECT,842)@44
    lowRangeB_uid843_pT5_uid509_polyEvalcosPiZ_in <= multSumOfTwo27_uid834_pT5_uid509_polyEvalcosPiZ_b(18 downto 0);
    lowRangeB_uid843_pT5_uid509_polyEvalcosPiZ_b <= lowRangeB_uid843_pT5_uid509_polyEvalcosPiZ_in(18 downto 0);

	--add0_uid843_uid846_pT5_uid509_polyEvalcosPiZ(BITJOIN,845)@44
    add0_uid843_uid846_pT5_uid509_polyEvalcosPiZ_q <= sumAHighB_uid845_pT5_uid509_polyEvalcosPiZ_q & lowRangeB_uid843_pT5_uid509_polyEvalcosPiZ_b;

	--R_uid847_pT5_uid509_polyEvalcosPiZ(BITSELECT,846)@44
    R_uid847_pT5_uid509_polyEvalcosPiZ_in <= add0_uid843_uid846_pT5_uid509_polyEvalcosPiZ_q(78 downto 0);
    R_uid847_pT5_uid509_polyEvalcosPiZ_b <= R_uid847_pT5_uid509_polyEvalcosPiZ_in(78 downto 24);

	--reg_R_uid847_pT5_uid509_polyEvalcosPiZ_0_to_ts5_uid512_polyEvalcosPiZ_1(REG,1425)@44
    reg_R_uid847_pT5_uid509_polyEvalcosPiZ_0_to_ts5_uid512_polyEvalcosPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid847_pT5_uid509_polyEvalcosPiZ_0_to_ts5_uid512_polyEvalcosPiZ_1_q <= "0000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid847_pT5_uid509_polyEvalcosPiZ_0_to_ts5_uid512_polyEvalcosPiZ_1_q <= R_uid847_pT5_uid509_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_nor(LOGICAL,4045)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_nor_b <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_nor_q <= not (ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_nor_a or ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_mem_top(CONSTANT,3957)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_mem_top_q <= "010101";

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmp(LOGICAL,3958)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmp_a <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_mem_top_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdmux_q);
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmp_q <= "1" when ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmp_a = ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmp_b else "0";

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmpReg(REG,3959)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmpReg_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_sticky_ena(REG,4046)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_nor_q = "1") THEN
                ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_enaAnd(LOGICAL,4047)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_enaAnd_a <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_enaAnd_b <= en;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_enaAnd_q <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_enaAnd_a and ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt(COUNTER,3953)
    -- every=1, low=0, high=21, step=1, init=1
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_i = 20 THEN
                      ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_eq = '1') THEN
                        ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_i <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_i - 21;
                    ELSE
                        ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_i <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_i,5));


	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdreg(REG,3954)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdreg_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdmux(MUX,3955)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdmux_s <= en;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdmux: PROCESS (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdmux_s, ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdreg_q, ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdmux_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdreg_q;
                  WHEN "1" => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdmux_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem(DUALMEM,4036)
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_reset0 <= areset;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_ia <= addr_uid83_fpSinCosXTest_b;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdreg_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdmux_q;
    ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 5,
        numwords_a => 22,
        width_b => 7,
        widthad_b => 5,
        numwords_b => 22,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_iq,
        address_a => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_aa,
        data_a => ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_ia
    );
        ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_q <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_iq(6 downto 0);

	--reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0(REG,1388)@43
    reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_q <= ld_addr_uid83_fpSinCosXTest_b_to_reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid447_tableGencosPiZ(LOOKUP,446)@44
    memoryC0_uid447_tableGencosPiZ: PROCESS (reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_addr_uid83_fpSinCosXTest_0_to_memoryC0_uid447_tableGencosPiZ_0_q) IS
                WHEN "0000000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100100001111110110101010001000100001011010001100001101";
                WHEN "0000001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100100001110100011111110011011110110001111000010010001";
                WHEN "0000010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100100001010101011111011110100011011001100111111000011";
                WHEN "0000011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100100000100001110100011101110000011100100110011011101";
                WHEN "0000100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100011111011001011111000100001101110110000001010000001";
                WHEN "0000101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100011101111100011111101100101100111001110001100110101";
                WHEN "0000110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100011100001010110110111001101000001000101001110100110";
                WHEN "0000111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100011010000100100101010101000011000001001010111010111";
                WHEN "0001000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100010111101001101011110000101001101101000010110000000";
                WHEN "0001001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100010100111010001011000101110000101011010010111100110";
                WHEN "0001010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100010001110110000100010101010100010111000000101110000";
                WHEN "0001011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100001110011101011000100111111000101010101101101101001";
                WHEN "0001100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100001010110000001001001101101000100000011010001011111";
                WHEN "0001101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100000110101110010111011110010101001110010000110001000";
                WHEN "0001110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100000010011000000100111001010101111111111011111000111";
                WHEN "0001111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011111101101101010011000101100111001100100101011011010";
                WHEN "0010000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011111000101110000011110001101001101001100000101011011";
                WHEN "0010001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011110011011010011000110011100001111001011111000110101";
                WHEN "0010010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011101101110010010100001000110111011000110000001011001";
                WHEN "0010011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011100111110101110111110110110011100101101100101101100";
                WHEN "0010100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011100001100101000110001010000001000110001110001001001";
                WHEN "0010101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011011011000000000001010110101010101001110010000110101";
                WHEN "0010110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011010100000110101011111000011010001000001010110111001";
                WHEN "0010111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011001100111001001000010010010111011100111101000010010";
                WHEN "0011000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011000101010111011001001111000111011111101011001001011";
                WHEN "0011001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100010111101100001100001100000101010111000101111100000010";
                WHEN "0011010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100010110101010111100100000000011100110011000101000001110";
                WHEN "0011011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100010101100111001100011101111010001101010011111100100110";
                WHEN "0011100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100010100100000111100011110101010101110110110100010111011";
                WHEN "0011101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100010011011000001100111100010001100010011110011001011111";
                WHEN "0011110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100010010001100111110010001100101101000101110000111111001";
                WHEN "0011111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100010000111111010000111010011000011111011000100100101110";
                WHEN "0100000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100001111101111000101010011010101110101010010110001011110";
                WHEN "0100001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100001110011100011011111010000011011101101100010011000100";
                WHEN "0100010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100001101000111010101001101000001000011001110001100011001";
                WHEN "0100011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100001011101111110001101011100111111010100000100001101100";
                WHEN "0100100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100001010010101110001110110001010110100010110101010110100";
                WHEN "0100101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100001000111001010110001101110101101111100010011011001001";
                WHEN "0100110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100000111011010011111010100101101101010001110000110000000";
                WHEN "0100111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100000101111001001101101101110000010010111101100110010111";
                WHEN "0101000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100000100010101100001111100110011111001010110110001010100";
                WHEN "0101001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100000010101111011100100110100110111110010000111010011011";
                WHEN "0101010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100000001000110111110010000110000000011101011110001100101";
                WHEN "0101011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011111111011100000111100001101101011100001110000010001100";
                WHEN "0101100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011111101101110111001000000110100111010001011011011011010";
                WHEN "0101101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011111011111111010011010110010011011110010010101001110000";
                WHEN "0101110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011111010001101010111001011001101000110000011001010001010";
                WHEN "0101111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011111000011001000101001001011100011001101010111111001000";
                WHEN "0110000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011110110100010011101111011110010011001101100110000010110";
                WHEN "0110001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011110100101001100010001101110110001100001101111101111010";
                WHEN "0110010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011110010101110010010101100000100101001101101101111110110";
                WHEN "0110011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011110000110000110000000011110000001001100100001011010110";
                WHEN "0110100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011101110110000111011000011000000001110001010010110110001";
                WHEN "0110101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011101100101110110100011000110001010000101011010110001111";
                WHEN "0110110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011101010101010011100110100110100001100011110001010010010";
                WHEN "0110111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011101000100011110101000111101110001010001000111010011011";
                WHEN "0111000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011100110011010111110000010111000001010001101010101110101";
                WHEN "0111001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011100100001111111000011000011110101111011110110100000111";
                WHEN "0111010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011100010000010100100111011100001101001000010000000101010";
                WHEN "0111011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011011111110011000100011111110011011011110110011011000101";
                WHEN "0111100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011011101100001010111111001111001001100001001110111010101";
                WHEN "0111101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011011011001101011111111111001010000110010110001000100110";
                WHEN "0111110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011011000110111011101100101101111000111101001000001100010";
                WHEN "0111111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011010110011111010001100100100010100110010110110101101000";
                WHEN "1000000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011010100000100111100110011001111111001110111100110010110";
                WHEN "1000001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011010001101000100000001010010011000010001111001000001101";
                WHEN "1000010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011001111001001111100100010111000001111100000001010110111";
                WHEN "1000011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011001100101001010010110110111011101000101010110000011001";
                WHEN "1000100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011001010000110100100000001001000110010010101111111100010";
                WHEN "1000101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011000111100001110000111100111010010101000101011101000110";
                WHEN "1000110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011000100111010111010100110011001100011011010011000101011";
                WHEN "1000111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011000010010010000001111010011101111111100000111001001011";
                WHEN "1001000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010111111100111000111110110101101000000101001010101101101";
                WHEN "1001001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010111100111010001101011001011001011000001110000111011110";
                WHEN "1001010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010111010001011010011100001100010110110100110000001100000";
                WHEN "1001011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010110111011010011011001110110101101111100011011011010000";
                WHEN "1001100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010110100100111100101100001101010011110100000011011010100";
                WHEN "1001101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010110001110010110011011011000101001010011000001111000111";
                WHEN "1001110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010101110111100000101111100110101001001001101111101100011";
                WHEN "1001111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010101100000011011110001001010100100011100001000001100110";
                WHEN "1010000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010101001001000111101000011100111110111001111011010111000";
                WHEN "1010001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010100110001100100011101111011101011010100110000001111010";
                WHEN "1010010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010100011001110010011010001001100111110011111001101111101";
                WHEN "1010011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010100000001110001100101101110111010000101111111010011111";
                WHEN "1010100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010011101001100010001001011000101011110000011011010100100";
                WHEN "1010101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010011010001000100001101111001000110011100110001000011111";
                WHEN "1010110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010010111000010111111100000111010000000011111011111111011";
                WHEN "1010111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010010011111011101011100111111000110110111011010001011000";
                WHEN "1011000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010010000110010100111001100001011101101000010011101011101";
                WHEN "1011001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010001101100111110011010110011110111101100100000110111100";
                WHEN "1011010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010001010011011010001010000000100101000001110001010010111";
                WHEN "1011011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010000111001101000010000010110011110001110110101010010110";
                WHEN "1011100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010000011111101000110111001001000000100010101011111101100";
                WHEN "1011101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010000000101011100000111110000001001110001110111100100111";
                WHEN "1011110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001111101011000010001011101000010100010001111010010010101";
                WHEN "1011111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001111010000011011001100010010010010110010111101000101111";
                WHEN "1100000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001110110101100111010011010011001100010111100010111011101";
                WHEN "1100001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001110011010100110101010010100011000001010101010000001010";
                WHEN "1100010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001101111111011001011011000011011001010011111101001111111";
                WHEN "1100011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001101100011111111101111010001111010101010010111101101100";
                WHEN "1100100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001101001000011001110000110101101010100100111100010110111";
                WHEN "1100101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001100101100100111101001101000010110101010000011101111110";
                WHEN "1100110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001100010000101001100011100111100111011101000001111101111";
                WHEN "1100111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001011110100011111101000110100111100001010000110101101111";
                WHEN "1101000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001011011000001010000011010101100110010000111001101000110";
                WHEN "1101001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001010111011101000111101010010100101001101010100111001001";
                WHEN "1101010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001010011110111100100000111000100001111111000000001000011";
                WHEN "1101011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001010000010000100111000010111101010101111001101110110101";
                WHEN "1101100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001001100101000010001110000011101110010101011101010011111";
                WHEN "1101101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001001000111110100101100010011110111111010100011000000011";
                WHEN "1101110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001000101010011100011101100010101010011010011001111011011";
                WHEN "1101111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001000001100111001101100001101111100000100011111100110101";
                WHEN "1110000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000111101111001100100010110110110001111010111101001010000";
                WHEN "1110001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000111010001010101001100000001011011010000011111011010111";
                WHEN "1110010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000110110011010011110010010101001101000101000000010101001";
                WHEN "1110011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000110010101001000100000011100011101100001000011101101101";
                WHEN "1110100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000101110110110011100001000100011111010000001001100111011";
                WHEN "1110101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000101011000010100111110111101011100111001111000011000111";
                WHEN "1110110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000100111001101101000100111010010100011010000000101010011";
                WHEN "1110111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000100011010111011111101110000110010010111011101011010100";
                WHEN "1111000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000011111100000001110100011001001101011010010010010101000";
                WHEN "1111001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000011011100111110110011101110100001100000101010100111111";
                WHEN "1111010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000010111101110011000110101110001011010010111010100100011";
                WHEN "1111011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000010011110011110111000011000000011010110100101111001110";
                WHEN "1111100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000001111111000010010011101110011001100000101101010111000";
                WHEN "1111101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000001011111011101100011110101110000000111000101100010000";
                WHEN "1111110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000000111111110000110011110100110111010000111001010011010";
                WHEN "1111111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000000011111111100001110110100101000000110011010000100010";
                WHEN OTHERS =>
                    memoryC0_uid447_tableGencosPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--rndBit_uid479_polyEvalsinPiZ(CONSTANT,478)
    rndBit_uid479_polyEvalsinPiZ_q <= "001";

	--cIncludingRoundingBit_uid511_polyEvalcosPiZ(BITJOIN,510)@44
    cIncludingRoundingBit_uid511_polyEvalcosPiZ_q <= memoryC0_uid447_tableGencosPiZ_q & rndBit_uid479_polyEvalsinPiZ_q;

	--reg_cIncludingRoundingBit_uid511_polyEvalcosPiZ_0_to_ts5_uid512_polyEvalcosPiZ_0(REG,1426)@44
    reg_cIncludingRoundingBit_uid511_polyEvalcosPiZ_0_to_ts5_uid512_polyEvalcosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid511_polyEvalcosPiZ_0_to_ts5_uid512_polyEvalcosPiZ_0_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid511_polyEvalcosPiZ_0_to_ts5_uid512_polyEvalcosPiZ_0_q <= cIncludingRoundingBit_uid511_polyEvalcosPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--ts5_uid512_polyEvalcosPiZ(ADD,511)@45
    ts5_uid512_polyEvalcosPiZ_a <= STD_LOGIC_VECTOR((62 downto 62 => reg_cIncludingRoundingBit_uid511_polyEvalcosPiZ_0_to_ts5_uid512_polyEvalcosPiZ_0_q(61)) & reg_cIncludingRoundingBit_uid511_polyEvalcosPiZ_0_to_ts5_uid512_polyEvalcosPiZ_0_q);
    ts5_uid512_polyEvalcosPiZ_b <= STD_LOGIC_VECTOR((62 downto 55 => reg_R_uid847_pT5_uid509_polyEvalcosPiZ_0_to_ts5_uid512_polyEvalcosPiZ_1_q(54)) & reg_R_uid847_pT5_uid509_polyEvalcosPiZ_0_to_ts5_uid512_polyEvalcosPiZ_1_q);
            ts5_uid512_polyEvalcosPiZ_o <= STD_LOGIC_VECTOR(SIGNED(ts5_uid512_polyEvalcosPiZ_a) + SIGNED(ts5_uid512_polyEvalcosPiZ_b));
    ts5_uid512_polyEvalcosPiZ_q <= ts5_uid512_polyEvalcosPiZ_o(62 downto 0);


	--s5_uid513_polyEvalcosPiZ(BITSELECT,512)@45
    s5_uid513_polyEvalcosPiZ_in <= ts5_uid512_polyEvalcosPiZ_q;
    s5_uid513_polyEvalcosPiZ_b <= s5_uid513_polyEvalcosPiZ_in(62 downto 1);

	--polyEvalSigcosPiZ_uid89_fpSinCosXTest(BITSELECT,88)@45
    polyEvalSigcosPiZ_uid89_fpSinCosXTest_in <= s5_uid513_polyEvalcosPiZ_b(59 downto 0);
    polyEvalSigcosPiZ_uid89_fpSinCosXTest_b <= polyEvalSigcosPiZ_uid89_fpSinCosXTest_in(59 downto 5);

	--mulCos_uid105_fpSinCosXTest_b_3(BITSELECT,1002)@45
    mulCos_uid105_fpSinCosXTest_b_3_in <= STD_LOGIC_VECTOR("000000000" & polyEvalSigcosPiZ_uid89_fpSinCosXTest_b);
    mulCos_uid105_fpSinCosXTest_b_3_b <= mulCos_uid105_fpSinCosXTest_b_3_in(63 downto 48);

	--reg_mulCos_uid105_fpSinCosXTest_b_3_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_1(REG,1427)@45
    reg_mulCos_uid105_fpSinCosXTest_b_3_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulCos_uid105_fpSinCosXTest_b_3_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulCos_uid105_fpSinCosXTest_b_3_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_1_q <= mulCos_uid105_fpSinCosXTest_b_3_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_nor(LOGICAL,3465)
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_nor_b <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_sticky_ena_q;
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_nor_q <= not (ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_nor_a or ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_nor_b);

	--ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmp(LOGICAL,3462)
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmp_a <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_mem_top_q;
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_q);
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmp_q <= "1" when ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmp_a = ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmp_b else "0";

	--ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmpReg(REG,3463)
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmpReg_q <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_sticky_ena(REG,3466)
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_nor_q = "1") THEN
                ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_sticky_ena_q <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_enaAnd(LOGICAL,3467)
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_enaAnd_a <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_sticky_ena_q;
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_enaAnd_b <= en;
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_enaAnd_q <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_enaAnd_a and ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_enaAnd_b;

	--LeftShiftStage289dto0_uid436_alignedZCos_uid70_fpSinCosXTest(BITSELECT,435)@25
    LeftShiftStage289dto0_uid436_alignedZCos_uid70_fpSinCosXTest_in <= leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q(89 downto 0);
    LeftShiftStage289dto0_uid436_alignedZCos_uid70_fpSinCosXTest_b <= LeftShiftStage289dto0_uid436_alignedZCos_uid70_fpSinCosXTest_in(89 downto 0);

	--leftShiftStage3Idx1_uid437_alignedZCos_uid70_fpSinCosXTest(BITJOIN,436)@25
    leftShiftStage3Idx1_uid437_alignedZCos_uid70_fpSinCosXTest_q <= LeftShiftStage289dto0_uid436_alignedZCos_uid70_fpSinCosXTest_b & GND_q;

	--LeftShiftStage184dto0_uid431_alignedZCos_uid70_fpSinCosXTest(BITSELECT,430)@25
    LeftShiftStage184dto0_uid431_alignedZCos_uid70_fpSinCosXTest_in <= leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q(84 downto 0);
    LeftShiftStage184dto0_uid431_alignedZCos_uid70_fpSinCosXTest_b <= LeftShiftStage184dto0_uid431_alignedZCos_uid70_fpSinCosXTest_in(84 downto 0);

	--leftShiftStage2Idx3_uid432_alignedZCos_uid70_fpSinCosXTest(BITJOIN,431)@25
    leftShiftStage2Idx3_uid432_alignedZCos_uid70_fpSinCosXTest_q <= LeftShiftStage184dto0_uid431_alignedZCos_uid70_fpSinCosXTest_b & leftShiftStage1Idx3Pad6_uid268_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage186dto0_uid428_alignedZCos_uid70_fpSinCosXTest(BITSELECT,427)@25
    LeftShiftStage186dto0_uid428_alignedZCos_uid70_fpSinCosXTest_in <= leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q(86 downto 0);
    LeftShiftStage186dto0_uid428_alignedZCos_uid70_fpSinCosXTest_b <= LeftShiftStage186dto0_uid428_alignedZCos_uid70_fpSinCosXTest_in(86 downto 0);

	--leftShiftStage2Idx2_uid429_alignedZCos_uid70_fpSinCosXTest(BITJOIN,428)@25
    leftShiftStage2Idx2_uid429_alignedZCos_uid70_fpSinCosXTest_q <= LeftShiftStage186dto0_uid428_alignedZCos_uid70_fpSinCosXTest_b & leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage188dto0_uid425_alignedZCos_uid70_fpSinCosXTest(BITSELECT,424)@25
    LeftShiftStage188dto0_uid425_alignedZCos_uid70_fpSinCosXTest_in <= leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q(88 downto 0);
    LeftShiftStage188dto0_uid425_alignedZCos_uid70_fpSinCosXTest_b <= LeftShiftStage188dto0_uid425_alignedZCos_uid70_fpSinCosXTest_in(88 downto 0);

	--leftShiftStage2Idx1_uid426_alignedZCos_uid70_fpSinCosXTest(BITJOIN,425)@25
    leftShiftStage2Idx1_uid426_alignedZCos_uid70_fpSinCosXTest_q <= LeftShiftStage188dto0_uid425_alignedZCos_uid70_fpSinCosXTest_b & leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage066dto0_uid420_alignedZCos_uid70_fpSinCosXTest(BITSELECT,419)@25
    LeftShiftStage066dto0_uid420_alignedZCos_uid70_fpSinCosXTest_in <= leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q(66 downto 0);
    LeftShiftStage066dto0_uid420_alignedZCos_uid70_fpSinCosXTest_b <= LeftShiftStage066dto0_uid420_alignedZCos_uid70_fpSinCosXTest_in(66 downto 0);

	--leftShiftStage1Idx3_uid421_alignedZCos_uid70_fpSinCosXTest(BITJOIN,420)@25
    leftShiftStage1Idx3_uid421_alignedZCos_uid70_fpSinCosXTest_q <= LeftShiftStage066dto0_uid420_alignedZCos_uid70_fpSinCosXTest_b & leftShiftStage0Idx3Pad24_uid257_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage074dto0_uid417_alignedZCos_uid70_fpSinCosXTest(BITSELECT,416)@25
    LeftShiftStage074dto0_uid417_alignedZCos_uid70_fpSinCosXTest_in <= leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q(74 downto 0);
    LeftShiftStage074dto0_uid417_alignedZCos_uid70_fpSinCosXTest_b <= LeftShiftStage074dto0_uid417_alignedZCos_uid70_fpSinCosXTest_in(74 downto 0);

	--leftShiftStage1Idx2_uid418_alignedZCos_uid70_fpSinCosXTest(BITJOIN,417)@25
    leftShiftStage1Idx2_uid418_alignedZCos_uid70_fpSinCosXTest_q <= LeftShiftStage074dto0_uid417_alignedZCos_uid70_fpSinCosXTest_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage082dto0_uid414_alignedZCos_uid70_fpSinCosXTest(BITSELECT,413)@25
    LeftShiftStage082dto0_uid414_alignedZCos_uid70_fpSinCosXTest_in <= leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q(82 downto 0);
    LeftShiftStage082dto0_uid414_alignedZCos_uid70_fpSinCosXTest_b <= LeftShiftStage082dto0_uid414_alignedZCos_uid70_fpSinCosXTest_in(82 downto 0);

	--leftShiftStage1Idx1_uid415_alignedZCos_uid70_fpSinCosXTest(BITJOIN,414)@25
    leftShiftStage1Idx1_uid415_alignedZCos_uid70_fpSinCosXTest_q <= LeftShiftStage082dto0_uid414_alignedZCos_uid70_fpSinCosXTest_b & leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;

	--leftShiftStage0Idx3_uid329_alignedZSin_uid67_fpSinCosXTest(CONSTANT,328)
    leftShiftStage0Idx3_uid329_alignedZSin_uid67_fpSinCosXTest_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor(LOGICAL,3737)
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_b <= ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_q <= not (ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_a or ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_b);

	--ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena(REG,3738)
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_q = "1") THEN
                ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd(LOGICAL,3739)
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_a <= ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_b <= en;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_q <= ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_a and ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_b;

	--vStage_uid364_lzcZCos_uid69_fpSinCosXTest(BITSELECT,363)@20
    vStage_uid364_lzcZCos_uid69_fpSinCosXTest_in <= zCos_uid64_fpSinCosXTest_q(26 downto 0);
    vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b <= vStage_uid364_lzcZCos_uid69_fpSinCosXTest_in(26 downto 0);

	--ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem(DUALMEM,3728)
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ia <= vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg_q;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_q;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 27,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ia
    );
        ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_q <= ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_iq(26 downto 0);

	--leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest(BITJOIN,408)@25
    leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_q <= ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_q & zs_uid279_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor(LOGICAL,3725)
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_b <= ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_q <= not (ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_a or ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_b);

	--ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena(REG,3726)
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_q = "1") THEN
                ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd(LOGICAL,3727)
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_a <= ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_b <= en;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_q <= ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_a and ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_b;

	--X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest(BITSELECT,404)@20
    X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_in <= zCos_uid64_fpSinCosXTest_q(58 downto 0);
    X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b <= X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_in(58 downto 0);

	--ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem(DUALMEM,3716)
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ia <= X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg_q;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_q;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 59,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 59,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ia
    );
        ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_q <= ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_iq(58 downto 0);

	--leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest(BITJOIN,405)@25
    leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_q <= ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_q & zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor(LOGICAL,3749)
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_b <= ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena_q;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_q <= not (ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_a or ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_b);

	--ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena(REG,3750)
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_q = "1") THEN
                ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd(LOGICAL,3751)
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_a <= ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena_q;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_b <= en;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_q <= ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_a and ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_b;

	--ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem(DUALMEM,3740)
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_ia <= zCos_uid64_fpSinCosXTest_q;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg_q;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_q;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 91,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 91,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_ia
    );
        ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_q <= ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_iq(90 downto 0);

	--rVStage_uid361_lzcZCos_uid69_fpSinCosXTest(BITSELECT,360)@20
    rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_in <= zCos_uid64_fpSinCosXTest_q;
    rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_b <= rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_in(90 downto 27);

	--reg_rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_1(REG,1383)@20
    reg_rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_1_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_1_q <= rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid362_lzcZCos_uid69_fpSinCosXTest(LOGICAL,361)@21
    vCount_uid362_lzcZCos_uid69_fpSinCosXTest_a <= reg_rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_1_q;
    vCount_uid362_lzcZCos_uid69_fpSinCosXTest_b <= zs_uid279_lzcZSin_uid66_fpSinCosXTest_q;
    vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q <= "1" when vCount_uid362_lzcZCos_uid69_fpSinCosXTest_a = vCount_uid362_lzcZCos_uid69_fpSinCosXTest_b else "0";

	--ld_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_g(DELAY,1861)@21
    ld_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_g : dspba_delay
    GENERIC MAP ( width => 1, depth => 4 )
    PORT MAP ( xin => vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q, xout => ld_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_g_q, ena => en(0), clk => clk, aclr => areset );

	--ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_cStage_uid365_lzcZCos_uid69_fpSinCosXTest_b(DELAY,1819)@20
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_cStage_uid365_lzcZCos_uid69_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b, xout => ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_cStage_uid365_lzcZCos_uid69_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--mO_uid282_lzcZSin_uid66_fpSinCosXTest(CONSTANT,281)
    mO_uid282_lzcZSin_uid66_fpSinCosXTest_q <= "1111111111111111111111111111111111111";

	--cStage_uid365_lzcZCos_uid69_fpSinCosXTest(BITJOIN,364)@21
    cStage_uid365_lzcZCos_uid69_fpSinCosXTest_q <= ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_cStage_uid365_lzcZCos_uid69_fpSinCosXTest_b_q & mO_uid282_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_c(DELAY,1821)@20
    ld_rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_b, xout => ld_rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid367_lzcZCos_uid69_fpSinCosXTest(MUX,366)@21
    vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_s <= vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q;
    vStagei_uid367_lzcZCos_uid69_fpSinCosXTest: PROCESS (vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_s, ld_rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_c_q, cStage_uid365_lzcZCos_uid69_fpSinCosXTest_q)
    BEGIN
            CASE vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_q <= ld_rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_q <= cStage_uid365_lzcZCos_uid69_fpSinCosXTest_q;
                  WHEN OTHERS => vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid369_lzcZCos_uid69_fpSinCosXTest(BITSELECT,368)@21
    rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_q;
    rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b <= rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_in(63 downto 32);

	--reg_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_1(REG,1384)@21
    reg_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_1_q <= "00000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_1_q <= rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid370_lzcZCos_uid69_fpSinCosXTest(LOGICAL,369)@22
    vCount_uid370_lzcZCos_uid69_fpSinCosXTest_a <= reg_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_1_q;
    vCount_uid370_lzcZCos_uid69_fpSinCosXTest_b <= zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;
    vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q <= "1" when vCount_uid370_lzcZCos_uid69_fpSinCosXTest_a = vCount_uid370_lzcZCos_uid69_fpSinCosXTest_b else "0";

	--ld_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_f(DELAY,1860)@22
    ld_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_f : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q, xout => ld_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_f_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid371_lzcZCos_uid69_fpSinCosXTest(BITSELECT,370)@21
    vStage_uid371_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_q(31 downto 0);
    vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b <= vStage_uid371_lzcZCos_uid69_fpSinCosXTest_in(31 downto 0);

	--ld_vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_d(DELAY,1828)@21
    ld_vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b, xout => ld_vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_c(DELAY,1827)@21
    ld_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b, xout => ld_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid373_lzcZCos_uid69_fpSinCosXTest(MUX,372)@22
    vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_s <= vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q;
    vStagei_uid373_lzcZCos_uid69_fpSinCosXTest: PROCESS (vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_s, ld_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_c_q, ld_vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_q <= ld_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_q <= ld_vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid375_lzcZCos_uid69_fpSinCosXTest(BITSELECT,374)@22
    rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_q;
    rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b <= rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_in(31 downto 16);

	--reg_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_1(REG,1385)@22
    reg_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_1_q <= rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid376_lzcZCos_uid69_fpSinCosXTest(LOGICAL,375)@23
    vCount_uid376_lzcZCos_uid69_fpSinCosXTest_a <= reg_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_1_q;
    vCount_uid376_lzcZCos_uid69_fpSinCosXTest_b <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q <= "1" when vCount_uid376_lzcZCos_uid69_fpSinCosXTest_a = vCount_uid376_lzcZCos_uid69_fpSinCosXTest_b else "0";

	--ld_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_e(DELAY,1859)@23
    ld_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_e : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q, xout => ld_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_e_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid377_lzcZCos_uid69_fpSinCosXTest(BITSELECT,376)@22
    vStage_uid377_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_q(15 downto 0);
    vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b <= vStage_uid377_lzcZCos_uid69_fpSinCosXTest_in(15 downto 0);

	--ld_vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_d(DELAY,1834)@22
    ld_vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b, xout => ld_vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_c(DELAY,1833)@22
    ld_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b, xout => ld_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid379_lzcZCos_uid69_fpSinCosXTest(MUX,378)@23
    vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_s <= vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q;
    vStagei_uid379_lzcZCos_uid69_fpSinCosXTest: PROCESS (vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_s, ld_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_c_q, ld_vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_q <= ld_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_q <= ld_vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid381_lzcZCos_uid69_fpSinCosXTest(BITSELECT,380)@23
    rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_q;
    rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b <= rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_in(15 downto 8);

	--reg_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_1(REG,1386)@23
    reg_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_1_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_1_q <= rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid382_lzcZCos_uid69_fpSinCosXTest(LOGICAL,381)@24
    vCount_uid382_lzcZCos_uid69_fpSinCosXTest_a <= reg_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_1_q;
    vCount_uid382_lzcZCos_uid69_fpSinCosXTest_b <= leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q <= "1" when vCount_uid382_lzcZCos_uid69_fpSinCosXTest_a = vCount_uid382_lzcZCos_uid69_fpSinCosXTest_b else "0";

	--ld_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_d(DELAY,1858)@24
    ld_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q, xout => ld_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid383_lzcZCos_uid69_fpSinCosXTest(BITSELECT,382)@23
    vStage_uid383_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_q(7 downto 0);
    vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b <= vStage_uid383_lzcZCos_uid69_fpSinCosXTest_in(7 downto 0);

	--ld_vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_d(DELAY,1840)@23
    ld_vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b, xout => ld_vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_c(DELAY,1839)@23
    ld_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b, xout => ld_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid385_lzcZCos_uid69_fpSinCosXTest(MUX,384)@24
    vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_s <= vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q;
    vStagei_uid385_lzcZCos_uid69_fpSinCosXTest: PROCESS (vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_s, ld_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_c_q, ld_vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_q <= ld_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_q <= ld_vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid387_lzcZCos_uid69_fpSinCosXTest(BITSELECT,386)@24
    rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_q;
    rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_b <= rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_in(7 downto 4);

	--vCount_uid388_lzcZCos_uid69_fpSinCosXTest(LOGICAL,387)@24
    vCount_uid388_lzcZCos_uid69_fpSinCosXTest_a <= rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_b;
    vCount_uid388_lzcZCos_uid69_fpSinCosXTest_b <= leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q <= "1" when vCount_uid388_lzcZCos_uid69_fpSinCosXTest_a = vCount_uid388_lzcZCos_uid69_fpSinCosXTest_b else "0";

	--ld_vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_c(DELAY,1857)@24
    ld_vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q, xout => ld_vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid389_lzcZCos_uid69_fpSinCosXTest(BITSELECT,388)@24
    vStage_uid389_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_q(3 downto 0);
    vStage_uid389_lzcZCos_uid69_fpSinCosXTest_b <= vStage_uid389_lzcZCos_uid69_fpSinCosXTest_in(3 downto 0);

	--vStagei_uid391_lzcZCos_uid69_fpSinCosXTest(MUX,390)@24
    vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_s <= vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q;
    vStagei_uid391_lzcZCos_uid69_fpSinCosXTest: PROCESS (vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_s, rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_b, vStage_uid389_lzcZCos_uid69_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_q <= rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_q <= vStage_uid389_lzcZCos_uid69_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid393_lzcZCos_uid69_fpSinCosXTest(BITSELECT,392)@24
    rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_q;
    rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_b <= rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_in(3 downto 2);

	--vCount_uid394_lzcZCos_uid69_fpSinCosXTest(LOGICAL,393)@24
    vCount_uid394_lzcZCos_uid69_fpSinCosXTest_a <= rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_b;
    vCount_uid394_lzcZCos_uid69_fpSinCosXTest_b <= leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q <= "1" when vCount_uid394_lzcZCos_uid69_fpSinCosXTest_a = vCount_uid394_lzcZCos_uid69_fpSinCosXTest_b else "0";

	--ld_vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_b(DELAY,1856)@24
    ld_vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q, xout => ld_vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid395_lzcZCos_uid69_fpSinCosXTest(BITSELECT,394)@24
    vStage_uid395_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_q(1 downto 0);
    vStage_uid395_lzcZCos_uid69_fpSinCosXTest_b <= vStage_uid395_lzcZCos_uid69_fpSinCosXTest_in(1 downto 0);

	--vStagei_uid397_lzcZCos_uid69_fpSinCosXTest(MUX,396)@24
    vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_s <= vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q;
    vStagei_uid397_lzcZCos_uid69_fpSinCosXTest: PROCESS (vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_s, rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_b, vStage_uid395_lzcZCos_uid69_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_q <= rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_q <= vStage_uid395_lzcZCos_uid69_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid399_lzcZCos_uid69_fpSinCosXTest(BITSELECT,398)@24
    rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_q;
    rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_b <= rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_in(1 downto 1);

	--reg_rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid400_lzcZCos_uid69_fpSinCosXTest_1(REG,1387)@24
    reg_rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid400_lzcZCos_uid69_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid400_lzcZCos_uid69_fpSinCosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid400_lzcZCos_uid69_fpSinCosXTest_1_q <= rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid400_lzcZCos_uid69_fpSinCosXTest(LOGICAL,399)@25
    vCount_uid400_lzcZCos_uid69_fpSinCosXTest_a <= reg_rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid400_lzcZCos_uid69_fpSinCosXTest_1_q;
    vCount_uid400_lzcZCos_uid69_fpSinCosXTest_b <= GND_q;
    vCount_uid400_lzcZCos_uid69_fpSinCosXTest_q <= "1" when vCount_uid400_lzcZCos_uid69_fpSinCosXTest_a = vCount_uid400_lzcZCos_uid69_fpSinCosXTest_b else "0";

	--r_uid401_lzcZCos_uid69_fpSinCosXTest(BITJOIN,400)@25
    r_uid401_lzcZCos_uid69_fpSinCosXTest_q <= ld_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_g_q & ld_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_f_q & ld_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_e_q & ld_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_d_q & ld_vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_c_q & ld_vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_b_q & vCount_uid400_lzcZCos_uid69_fpSinCosXTest_q;

	--leftShiftStageSel6Dto5_uid411_alignedZCos_uid70_fpSinCosXTest(BITSELECT,410)@25
    leftShiftStageSel6Dto5_uid411_alignedZCos_uid70_fpSinCosXTest_in <= r_uid401_lzcZCos_uid69_fpSinCosXTest_q;
    leftShiftStageSel6Dto5_uid411_alignedZCos_uid70_fpSinCosXTest_b <= leftShiftStageSel6Dto5_uid411_alignedZCos_uid70_fpSinCosXTest_in(6 downto 5);

	--leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest(MUX,411)@25
    leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_s <= leftShiftStageSel6Dto5_uid411_alignedZCos_uid70_fpSinCosXTest_b;
    leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest: PROCESS (leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_s, ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_q, leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q <= ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_q;
                  WHEN "01" => leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage0Idx3_uid329_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel4Dto3_uid422_alignedZCos_uid70_fpSinCosXTest(BITSELECT,421)@25
    leftShiftStageSel4Dto3_uid422_alignedZCos_uid70_fpSinCosXTest_in <= r_uid401_lzcZCos_uid69_fpSinCosXTest_q(4 downto 0);
    leftShiftStageSel4Dto3_uid422_alignedZCos_uid70_fpSinCosXTest_b <= leftShiftStageSel4Dto3_uid422_alignedZCos_uid70_fpSinCosXTest_in(4 downto 3);

	--leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest(MUX,422)@25
    leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_s <= leftShiftStageSel4Dto3_uid422_alignedZCos_uid70_fpSinCosXTest_b;
    leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest: PROCESS (leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_s, leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage1Idx1_uid415_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage1Idx2_uid418_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage1Idx3_uid421_alignedZCos_uid70_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage1Idx1_uid415_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage1Idx2_uid418_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage1Idx3_uid421_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel2Dto1_uid433_alignedZCos_uid70_fpSinCosXTest(BITSELECT,432)@25
    leftShiftStageSel2Dto1_uid433_alignedZCos_uid70_fpSinCosXTest_in <= r_uid401_lzcZCos_uid69_fpSinCosXTest_q(2 downto 0);
    leftShiftStageSel2Dto1_uid433_alignedZCos_uid70_fpSinCosXTest_b <= leftShiftStageSel2Dto1_uid433_alignedZCos_uid70_fpSinCosXTest_in(2 downto 1);

	--leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest(MUX,433)@25
    leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_s <= leftShiftStageSel2Dto1_uid433_alignedZCos_uid70_fpSinCosXTest_b;
    leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest: PROCESS (leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_s, leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage2Idx1_uid426_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage2Idx2_uid429_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage2Idx3_uid432_alignedZCos_uid70_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage2Idx1_uid426_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage2Idx2_uid429_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage2Idx3_uid432_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel0Dto0_uid438_alignedZCos_uid70_fpSinCosXTest(BITSELECT,437)@25
    leftShiftStageSel0Dto0_uid438_alignedZCos_uid70_fpSinCosXTest_in <= r_uid401_lzcZCos_uid69_fpSinCosXTest_q(0 downto 0);
    leftShiftStageSel0Dto0_uid438_alignedZCos_uid70_fpSinCosXTest_b <= leftShiftStageSel0Dto0_uid438_alignedZCos_uid70_fpSinCosXTest_in(0 downto 0);

	--leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest(MUX,438)@25
    leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_s <= leftShiftStageSel0Dto0_uid438_alignedZCos_uid70_fpSinCosXTest_b;
    leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest: PROCESS (leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_s, leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage3Idx1_uid437_alignedZCos_uid70_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_s IS
                  WHEN "0" => leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "1" => leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage3Idx1_uid437_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_inputreg(DELAY,3457)
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 91, depth => 1 )
    PORT MAP ( xin => leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q, xout => ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem(DUALMEM,3458)
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_reset0 <= areset;
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_ia <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_inputreg_q;
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_aa <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_wrreg_q;
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_ab <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_rdcnt_q;
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 91,
        widthad_a => 5,
        numwords_a => 18,
        width_b => 91,
        widthad_b => 5,
        numwords_b => 18,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_iq,
        address_a => ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_aa,
        data_a => ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_ia
    );
        ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_q <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_iq(90 downto 0);

	--pCos_uid77_fpSinCosXTest(BITSELECT,76)@45
    pCos_uid77_fpSinCosXTest_in <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_q;
    pCos_uid77_fpSinCosXTest_b <= pCos_uid77_fpSinCosXTest_in(90 downto 36);

	--mulCos_uid105_fpSinCosXTest_a_0(BITSELECT,995)@45
    mulCos_uid105_fpSinCosXTest_a_0_in <= pCos_uid77_fpSinCosXTest_b(15 downto 0);
    mulCos_uid105_fpSinCosXTest_a_0_b <= mulCos_uid105_fpSinCosXTest_a_0_in(15 downto 0);

	--reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_0(REG,1428)@45
    reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_0_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_0_q <= mulCos_uid105_fpSinCosXTest_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--mulCos_uid105_fpSinCosXTest_a0_b3(MULT,1015)@46
    mulCos_uid105_fpSinCosXTest_a0_b3_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a0_b3_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a0_b3_b);
    mulCos_uid105_fpSinCosXTest_a0_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a0_b3_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a0_b3_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a0_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a0_b3_a <= reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_0_q;
                mulCos_uid105_fpSinCosXTest_a0_b3_b <= reg_mulCos_uid105_fpSinCosXTest_b_3_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_1_q;
                mulCos_uid105_fpSinCosXTest_a0_b3_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a0_b3_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a0_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a0_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a0_b3_q <= mulCos_uid105_fpSinCosXTest_a0_b3_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_MSB_a0_b3(BITSELECT,1044)@49
    mulCos_uid105_fpSinCosXTest_MSB_a0_b3_in <= mulCos_uid105_fpSinCosXTest_a0_b3_q;
    mulCos_uid105_fpSinCosXTest_MSB_a0_b3_b <= mulCos_uid105_fpSinCosXTest_MSB_a0_b3_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_b_2(BITSELECT,1001)@45
    mulCos_uid105_fpSinCosXTest_b_2_in <= polyEvalSigcosPiZ_uid89_fpSinCosXTest_b(47 downto 0);
    mulCos_uid105_fpSinCosXTest_b_2_b <= mulCos_uid105_fpSinCosXTest_b_2_in(47 downto 32);

	--reg_mulCos_uid105_fpSinCosXTest_b_2_0_to_mulCos_uid105_fpSinCosXTest_a3_b2_1(REG,1441)@45
    reg_mulCos_uid105_fpSinCosXTest_b_2_0_to_mulCos_uid105_fpSinCosXTest_a3_b2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulCos_uid105_fpSinCosXTest_b_2_0_to_mulCos_uid105_fpSinCosXTest_a3_b2_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulCos_uid105_fpSinCosXTest_b_2_0_to_mulCos_uid105_fpSinCosXTest_a3_b2_1_q <= mulCos_uid105_fpSinCosXTest_b_2_b;
            END IF;
        END IF;
    END PROCESS;


	--mulCos_uid105_fpSinCosXTest_a_1(BITSELECT,996)@45
    mulCos_uid105_fpSinCosXTest_a_1_in <= pCos_uid77_fpSinCosXTest_b(31 downto 0);
    mulCos_uid105_fpSinCosXTest_a_1_b <= mulCos_uid105_fpSinCosXTest_a_1_in(31 downto 16);

	--reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b3_0(REG,1430)@45
    reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b3_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b3_0_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b3_0_q <= mulCos_uid105_fpSinCosXTest_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--mulCos_uid105_fpSinCosXTest_a1_b2(MULT,1012)@46
    mulCos_uid105_fpSinCosXTest_a1_b2_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a1_b2_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a1_b2_b);
    mulCos_uid105_fpSinCosXTest_a1_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a1_b2_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a1_b2_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a1_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a1_b2_a <= reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b3_0_q;
                mulCos_uid105_fpSinCosXTest_a1_b2_b <= reg_mulCos_uid105_fpSinCosXTest_b_2_0_to_mulCos_uid105_fpSinCosXTest_a3_b2_1_q;
                mulCos_uid105_fpSinCosXTest_a1_b2_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a1_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a1_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a1_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a1_b2_q <= mulCos_uid105_fpSinCosXTest_a1_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_LSB_a1_b2(BITSELECT,1037)@49
    mulCos_uid105_fpSinCosXTest_LSB_a1_b2_in <= mulCos_uid105_fpSinCosXTest_a1_b2_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a1_b2_b <= mulCos_uid105_fpSinCosXTest_LSB_a1_b2_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_joined_BJ_5(BITJOIN,1059)@49
    mulCos_uid105_fpSinCosXTest_joined_BJ_5_q <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & mulCos_uid105_fpSinCosXTest_MSB_a0_b3_b & mulCos_uid105_fpSinCosXTest_LSB_a1_b2_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--mulCos_uid105_fpSinCosXTest_a_2(BITSELECT,997)@45
    mulCos_uid105_fpSinCosXTest_a_2_in <= pCos_uid77_fpSinCosXTest_b(47 downto 0);
    mulCos_uid105_fpSinCosXTest_a_2_b <= mulCos_uid105_fpSinCosXTest_a_2_in(47 downto 32);

	--reg_mulCos_uid105_fpSinCosXTest_a_2_0_to_mulCos_uid105_fpSinCosXTest_a2_b0_0(REG,1436)@45
    reg_mulCos_uid105_fpSinCosXTest_a_2_0_to_mulCos_uid105_fpSinCosXTest_a2_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulCos_uid105_fpSinCosXTest_a_2_0_to_mulCos_uid105_fpSinCosXTest_a2_b0_0_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulCos_uid105_fpSinCosXTest_a_2_0_to_mulCos_uid105_fpSinCosXTest_a2_b0_0_q <= mulCos_uid105_fpSinCosXTest_a_2_b;
            END IF;
        END IF;
    END PROCESS;


	--mulCos_uid105_fpSinCosXTest_a2_b3(MULT,1017)@46
    mulCos_uid105_fpSinCosXTest_a2_b3_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a2_b3_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a2_b3_b);
    mulCos_uid105_fpSinCosXTest_a2_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a2_b3_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a2_b3_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a2_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a2_b3_a <= reg_mulCos_uid105_fpSinCosXTest_a_2_0_to_mulCos_uid105_fpSinCosXTest_a2_b0_0_q;
                mulCos_uid105_fpSinCosXTest_a2_b3_b <= reg_mulCos_uid105_fpSinCosXTest_b_3_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_1_q;
                mulCos_uid105_fpSinCosXTest_a2_b3_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a2_b3_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a2_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a2_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a2_b3_q <= mulCos_uid105_fpSinCosXTest_a2_b3_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_LSB_a2_b3(BITSELECT,1047)@49
    mulCos_uid105_fpSinCosXTest_LSB_a2_b3_in <= mulCos_uid105_fpSinCosXTest_a2_b3_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a2_b3_b <= mulCos_uid105_fpSinCosXTest_LSB_a2_b3_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_a2_b2(MULT,1013)@46
    mulCos_uid105_fpSinCosXTest_a2_b2_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a2_b2_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a2_b2_b);
    mulCos_uid105_fpSinCosXTest_a2_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a2_b2_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a2_b2_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a2_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a2_b2_a <= reg_mulCos_uid105_fpSinCosXTest_a_2_0_to_mulCos_uid105_fpSinCosXTest_a2_b0_0_q;
                mulCos_uid105_fpSinCosXTest_a2_b2_b <= reg_mulCos_uid105_fpSinCosXTest_b_2_0_to_mulCos_uid105_fpSinCosXTest_a3_b2_1_q;
                mulCos_uid105_fpSinCosXTest_a2_b2_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a2_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a2_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a2_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a2_b2_q <= mulCos_uid105_fpSinCosXTest_a2_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_LSB_a2_b2(BITSELECT,1039)@49
    mulCos_uid105_fpSinCosXTest_LSB_a2_b2_in <= mulCos_uid105_fpSinCosXTest_a2_b2_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a2_b2_b <= mulCos_uid105_fpSinCosXTest_LSB_a2_b2_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_a0_b2(MULT,1011)@46
    mulCos_uid105_fpSinCosXTest_a0_b2_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a0_b2_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a0_b2_b);
    mulCos_uid105_fpSinCosXTest_a0_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a0_b2_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a0_b2_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a0_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a0_b2_a <= reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_0_q;
                mulCos_uid105_fpSinCosXTest_a0_b2_b <= reg_mulCos_uid105_fpSinCosXTest_b_2_0_to_mulCos_uid105_fpSinCosXTest_a3_b2_1_q;
                mulCos_uid105_fpSinCosXTest_a0_b2_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a0_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a0_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a0_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a0_b2_q <= mulCos_uid105_fpSinCosXTest_a0_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_MSB_a0_b2(BITSELECT,1036)@49
    mulCos_uid105_fpSinCosXTest_MSB_a0_b2_in <= mulCos_uid105_fpSinCosXTest_a0_b2_q;
    mulCos_uid105_fpSinCosXTest_MSB_a0_b2_b <= mulCos_uid105_fpSinCosXTest_MSB_a0_b2_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_LSB_a0_b2(BITSELECT,1035)@49
    mulCos_uid105_fpSinCosXTest_LSB_a0_b2_in <= mulCos_uid105_fpSinCosXTest_a0_b2_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a0_b2_b <= mulCos_uid105_fpSinCosXTest_LSB_a0_b2_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_joined_BJ_4(BITJOIN,1058)@49
    mulCos_uid105_fpSinCosXTest_joined_BJ_4_q <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & mulCos_uid105_fpSinCosXTest_LSB_a2_b3_b & mulCos_uid105_fpSinCosXTest_LSB_a2_b2_b & mulCos_uid105_fpSinCosXTest_MSB_a0_b2_b & mulCos_uid105_fpSinCosXTest_LSB_a0_b2_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--mulCos_uid105_fpSinCosXTest_a1_b3(MULT,1016)@46
    mulCos_uid105_fpSinCosXTest_a1_b3_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a1_b3_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a1_b3_b);
    mulCos_uid105_fpSinCosXTest_a1_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a1_b3_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a1_b3_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a1_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a1_b3_a <= reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b3_0_q;
                mulCos_uid105_fpSinCosXTest_a1_b3_b <= reg_mulCos_uid105_fpSinCosXTest_b_3_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_1_q;
                mulCos_uid105_fpSinCosXTest_a1_b3_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a1_b3_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a1_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a1_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a1_b3_q <= mulCos_uid105_fpSinCosXTest_a1_b3_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_MSB_a1_b3(BITSELECT,1046)@49
    mulCos_uid105_fpSinCosXTest_MSB_a1_b3_in <= mulCos_uid105_fpSinCosXTest_a1_b3_q;
    mulCos_uid105_fpSinCosXTest_MSB_a1_b3_b <= mulCos_uid105_fpSinCosXTest_MSB_a1_b3_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_MSB_a1_b2(BITSELECT,1038)@49
    mulCos_uid105_fpSinCosXTest_MSB_a1_b2_in <= mulCos_uid105_fpSinCosXTest_a1_b2_q;
    mulCos_uid105_fpSinCosXTest_MSB_a1_b2_b <= mulCos_uid105_fpSinCosXTest_MSB_a1_b2_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_b_1(BITSELECT,1000)@45
    mulCos_uid105_fpSinCosXTest_b_1_in <= polyEvalSigcosPiZ_uid89_fpSinCosXTest_b(31 downto 0);
    mulCos_uid105_fpSinCosXTest_b_1_b <= mulCos_uid105_fpSinCosXTest_b_1_in(31 downto 16);

	--reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a3_b1_1(REG,1439)@45
    reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a3_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a3_b1_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a3_b1_1_q <= mulCos_uid105_fpSinCosXTest_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--mulCos_uid105_fpSinCosXTest_a2_b1(MULT,1009)@46
    mulCos_uid105_fpSinCosXTest_a2_b1_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a2_b1_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a2_b1_b);
    mulCos_uid105_fpSinCosXTest_a2_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a2_b1_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a2_b1_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a2_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a2_b1_a <= reg_mulCos_uid105_fpSinCosXTest_a_2_0_to_mulCos_uid105_fpSinCosXTest_a2_b0_0_q;
                mulCos_uid105_fpSinCosXTest_a2_b1_b <= reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a3_b1_1_q;
                mulCos_uid105_fpSinCosXTest_a2_b1_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a2_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a2_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a2_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a2_b1_q <= mulCos_uid105_fpSinCosXTest_a2_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_LSB_a2_b1(BITSELECT,1031)@49
    mulCos_uid105_fpSinCosXTest_LSB_a2_b1_in <= mulCos_uid105_fpSinCosXTest_a2_b1_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a2_b1_b <= mulCos_uid105_fpSinCosXTest_LSB_a2_b1_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_a1_b1(MULT,1008)@46
    mulCos_uid105_fpSinCosXTest_a1_b1_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a1_b1_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a1_b1_b);
    mulCos_uid105_fpSinCosXTest_a1_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a1_b1_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a1_b1_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a1_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a1_b1_a <= reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b3_0_q;
                mulCos_uid105_fpSinCosXTest_a1_b1_b <= reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a3_b1_1_q;
                mulCos_uid105_fpSinCosXTest_a1_b1_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a1_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a1_b1_q <= mulCos_uid105_fpSinCosXTest_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_LSB_a1_b1(BITSELECT,1029)@49
    mulCos_uid105_fpSinCosXTest_LSB_a1_b1_in <= mulCos_uid105_fpSinCosXTest_a1_b1_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a1_b1_b <= mulCos_uid105_fpSinCosXTest_LSB_a1_b1_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_joined_BJ_3(BITJOIN,1057)@49
    mulCos_uid105_fpSinCosXTest_joined_BJ_3_q <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & mulCos_uid105_fpSinCosXTest_MSB_a1_b3_b & mulCos_uid105_fpSinCosXTest_MSB_a1_b2_b & mulCos_uid105_fpSinCosXTest_LSB_a2_b1_b & mulCos_uid105_fpSinCosXTest_LSB_a1_b1_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--mulCos_uid105_fpSinCosXTest_a_3(BITSELECT,998)@45
    mulCos_uid105_fpSinCosXTest_a_3_in <= STD_LOGIC_VECTOR("000000000" & pCos_uid77_fpSinCosXTest_b);
    mulCos_uid105_fpSinCosXTest_a_3_b <= mulCos_uid105_fpSinCosXTest_a_3_in(63 downto 48);

	--reg_mulCos_uid105_fpSinCosXTest_a_3_0_to_mulCos_uid105_fpSinCosXTest_a3_b0_0(REG,1438)@45
    reg_mulCos_uid105_fpSinCosXTest_a_3_0_to_mulCos_uid105_fpSinCosXTest_a3_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulCos_uid105_fpSinCosXTest_a_3_0_to_mulCos_uid105_fpSinCosXTest_a3_b0_0_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulCos_uid105_fpSinCosXTest_a_3_0_to_mulCos_uid105_fpSinCosXTest_a3_b0_0_q <= mulCos_uid105_fpSinCosXTest_a_3_b;
            END IF;
        END IF;
    END PROCESS;


	--mulCos_uid105_fpSinCosXTest_a3_b3(MULT,1018)@46
    mulCos_uid105_fpSinCosXTest_a3_b3_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a3_b3_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a3_b3_b);
    mulCos_uid105_fpSinCosXTest_a3_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a3_b3_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a3_b3_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a3_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a3_b3_a <= reg_mulCos_uid105_fpSinCosXTest_a_3_0_to_mulCos_uid105_fpSinCosXTest_a3_b0_0_q;
                mulCos_uid105_fpSinCosXTest_a3_b3_b <= reg_mulCos_uid105_fpSinCosXTest_b_3_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_1_q;
                mulCos_uid105_fpSinCosXTest_a3_b3_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a3_b3_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a3_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a3_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a3_b3_q <= mulCos_uid105_fpSinCosXTest_a3_b3_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_LSB_a3_b3(BITSELECT,1049)@49
    mulCos_uid105_fpSinCosXTest_LSB_a3_b3_in <= mulCos_uid105_fpSinCosXTest_a3_b3_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a3_b3_b <= mulCos_uid105_fpSinCosXTest_LSB_a3_b3_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_a3_b2(MULT,1014)@46
    mulCos_uid105_fpSinCosXTest_a3_b2_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a3_b2_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a3_b2_b);
    mulCos_uid105_fpSinCosXTest_a3_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a3_b2_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a3_b2_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a3_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a3_b2_a <= reg_mulCos_uid105_fpSinCosXTest_a_3_0_to_mulCos_uid105_fpSinCosXTest_a3_b0_0_q;
                mulCos_uid105_fpSinCosXTest_a3_b2_b <= reg_mulCos_uid105_fpSinCosXTest_b_2_0_to_mulCos_uid105_fpSinCosXTest_a3_b2_1_q;
                mulCos_uid105_fpSinCosXTest_a3_b2_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a3_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a3_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a3_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a3_b2_q <= mulCos_uid105_fpSinCosXTest_a3_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_LSB_a3_b2(BITSELECT,1041)@49
    mulCos_uid105_fpSinCosXTest_LSB_a3_b2_in <= mulCos_uid105_fpSinCosXTest_a3_b2_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a3_b2_b <= mulCos_uid105_fpSinCosXTest_LSB_a3_b2_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_a3_b1(MULT,1010)@46
    mulCos_uid105_fpSinCosXTest_a3_b1_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a3_b1_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a3_b1_b);
    mulCos_uid105_fpSinCosXTest_a3_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a3_b1_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a3_b1_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a3_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a3_b1_a <= reg_mulCos_uid105_fpSinCosXTest_a_3_0_to_mulCos_uid105_fpSinCosXTest_a3_b0_0_q;
                mulCos_uid105_fpSinCosXTest_a3_b1_b <= reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a3_b1_1_q;
                mulCos_uid105_fpSinCosXTest_a3_b1_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a3_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a3_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a3_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a3_b1_q <= mulCos_uid105_fpSinCosXTest_a3_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_LSB_a3_b1(BITSELECT,1033)@49
    mulCos_uid105_fpSinCosXTest_LSB_a3_b1_in <= mulCos_uid105_fpSinCosXTest_a3_b1_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a3_b1_b <= mulCos_uid105_fpSinCosXTest_LSB_a3_b1_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_MSB_a1_b1(BITSELECT,1030)@49
    mulCos_uid105_fpSinCosXTest_MSB_a1_b1_in <= mulCos_uid105_fpSinCosXTest_a1_b1_q;
    mulCos_uid105_fpSinCosXTest_MSB_a1_b1_b <= mulCos_uid105_fpSinCosXTest_MSB_a1_b1_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_a0_b1(MULT,1007)@46
    mulCos_uid105_fpSinCosXTest_a0_b1_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a0_b1_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a0_b1_b);
    mulCos_uid105_fpSinCosXTest_a0_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a0_b1_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a0_b1_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a0_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a0_b1_a <= reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_0_q;
                mulCos_uid105_fpSinCosXTest_a0_b1_b <= reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a3_b1_1_q;
                mulCos_uid105_fpSinCosXTest_a0_b1_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a0_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a0_b1_q <= mulCos_uid105_fpSinCosXTest_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_MSB_a0_b1(BITSELECT,1028)@49
    mulCos_uid105_fpSinCosXTest_MSB_a0_b1_in <= mulCos_uid105_fpSinCosXTest_a0_b1_q;
    mulCos_uid105_fpSinCosXTest_MSB_a0_b1_b <= mulCos_uid105_fpSinCosXTest_MSB_a0_b1_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_LSB_a0_b1(BITSELECT,1027)@49
    mulCos_uid105_fpSinCosXTest_LSB_a0_b1_in <= mulCos_uid105_fpSinCosXTest_a0_b1_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a0_b1_b <= mulCos_uid105_fpSinCosXTest_LSB_a0_b1_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_joined_BJ_2(BITJOIN,1056)@49
    mulCos_uid105_fpSinCosXTest_joined_BJ_2_q <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & mulCos_uid105_fpSinCosXTest_LSB_a3_b3_b & mulCos_uid105_fpSinCosXTest_LSB_a3_b2_b & mulCos_uid105_fpSinCosXTest_LSB_a3_b1_b & mulCos_uid105_fpSinCosXTest_MSB_a1_b1_b & mulCos_uid105_fpSinCosXTest_MSB_a0_b1_b & mulCos_uid105_fpSinCosXTest_LSB_a0_b1_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF(LOGICAL,1092)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF_a and mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF_b and mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF_c and mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF_d;

	--mulCos_uid105_fpSinCosXTest_MSB_a2_b3(BITSELECT,1048)@49
    mulCos_uid105_fpSinCosXTest_MSB_a2_b3_in <= mulCos_uid105_fpSinCosXTest_a2_b3_q;
    mulCos_uid105_fpSinCosXTest_MSB_a2_b3_b <= mulCos_uid105_fpSinCosXTest_MSB_a2_b3_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_MSB_a2_b2(BITSELECT,1040)@49
    mulCos_uid105_fpSinCosXTest_MSB_a2_b2_in <= mulCos_uid105_fpSinCosXTest_a2_b2_q;
    mulCos_uid105_fpSinCosXTest_MSB_a2_b2_b <= mulCos_uid105_fpSinCosXTest_MSB_a2_b2_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_MSB_a2_b1(BITSELECT,1032)@49
    mulCos_uid105_fpSinCosXTest_MSB_a2_b1_in <= mulCos_uid105_fpSinCosXTest_a2_b1_q;
    mulCos_uid105_fpSinCosXTest_MSB_a2_b1_b <= mulCos_uid105_fpSinCosXTest_MSB_a2_b1_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_b_0(BITSELECT,999)@45
    mulCos_uid105_fpSinCosXTest_b_0_in <= polyEvalSigcosPiZ_uid89_fpSinCosXTest_b(15 downto 0);
    mulCos_uid105_fpSinCosXTest_b_0_b <= mulCos_uid105_fpSinCosXTest_b_0_in(15 downto 0);

	--reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1(REG,1431)@45
    reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1_q <= mulCos_uid105_fpSinCosXTest_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--mulCos_uid105_fpSinCosXTest_a3_b0(MULT,1006)@46
    mulCos_uid105_fpSinCosXTest_a3_b0_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a3_b0_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a3_b0_b);
    mulCos_uid105_fpSinCosXTest_a3_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a3_b0_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a3_b0_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a3_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a3_b0_a <= reg_mulCos_uid105_fpSinCosXTest_a_3_0_to_mulCos_uid105_fpSinCosXTest_a3_b0_0_q;
                mulCos_uid105_fpSinCosXTest_a3_b0_b <= reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1_q;
                mulCos_uid105_fpSinCosXTest_a3_b0_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a3_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a3_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a3_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a3_b0_q <= mulCos_uid105_fpSinCosXTest_a3_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_LSB_a3_b0(BITSELECT,1025)@49
    mulCos_uid105_fpSinCosXTest_LSB_a3_b0_in <= mulCos_uid105_fpSinCosXTest_a3_b0_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a3_b0_b <= mulCos_uid105_fpSinCosXTest_LSB_a3_b0_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_a2_b0(MULT,1005)@46
    mulCos_uid105_fpSinCosXTest_a2_b0_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a2_b0_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a2_b0_b);
    mulCos_uid105_fpSinCosXTest_a2_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a2_b0_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a2_b0_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a2_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a2_b0_a <= reg_mulCos_uid105_fpSinCosXTest_a_2_0_to_mulCos_uid105_fpSinCosXTest_a2_b0_0_q;
                mulCos_uid105_fpSinCosXTest_a2_b0_b <= reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1_q;
                mulCos_uid105_fpSinCosXTest_a2_b0_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a2_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a2_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a2_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a2_b0_q <= mulCos_uid105_fpSinCosXTest_a2_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_LSB_a2_b0(BITSELECT,1023)@49
    mulCos_uid105_fpSinCosXTest_LSB_a2_b0_in <= mulCos_uid105_fpSinCosXTest_a2_b0_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a2_b0_b <= mulCos_uid105_fpSinCosXTest_LSB_a2_b0_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_a1_b0(MULT,1004)@46
    mulCos_uid105_fpSinCosXTest_a1_b0_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a1_b0_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a1_b0_b);
    mulCos_uid105_fpSinCosXTest_a1_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a1_b0_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a1_b0_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a1_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a1_b0_a <= reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b3_0_q;
                mulCos_uid105_fpSinCosXTest_a1_b0_b <= reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1_q;
                mulCos_uid105_fpSinCosXTest_a1_b0_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a1_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a1_b0_q <= mulCos_uid105_fpSinCosXTest_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_LSB_a1_b0(BITSELECT,1021)@49
    mulCos_uid105_fpSinCosXTest_LSB_a1_b0_in <= mulCos_uid105_fpSinCosXTest_a1_b0_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a1_b0_b <= mulCos_uid105_fpSinCosXTest_LSB_a1_b0_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_joined_BJ_1(BITJOIN,1055)@49
    mulCos_uid105_fpSinCosXTest_joined_BJ_1_q <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & mulCos_uid105_fpSinCosXTest_MSB_a2_b3_b & mulCos_uid105_fpSinCosXTest_MSB_a2_b2_b & mulCos_uid105_fpSinCosXTest_MSB_a2_b1_b & mulCos_uid105_fpSinCosXTest_LSB_a3_b0_b & mulCos_uid105_fpSinCosXTest_LSB_a2_b0_b & mulCos_uid105_fpSinCosXTest_LSB_a1_b0_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF(LOGICAL,1091)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF_a and mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF_b and mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF_c and mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF_d;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF(LOGICAL,1090)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF_a and mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF_b and mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF_c and mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF_d;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF(LOGICAL,1089)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF_a and mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF_b and mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF_c and mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF_d;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE(LOGICAL,1088)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE_a and mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE_b and mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE_c and mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE_d;

	--mulCos_uid105_fpSinCosXTest_MSB_a3_b3(BITSELECT,1050)@49
    mulCos_uid105_fpSinCosXTest_MSB_a3_b3_in <= mulCos_uid105_fpSinCosXTest_a3_b3_q;
    mulCos_uid105_fpSinCosXTest_MSB_a3_b3_b <= mulCos_uid105_fpSinCosXTest_MSB_a3_b3_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_MSB_a3_b2(BITSELECT,1042)@49
    mulCos_uid105_fpSinCosXTest_MSB_a3_b2_in <= mulCos_uid105_fpSinCosXTest_a3_b2_q;
    mulCos_uid105_fpSinCosXTest_MSB_a3_b2_b <= mulCos_uid105_fpSinCosXTest_MSB_a3_b2_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_MSB_a3_b1(BITSELECT,1034)@49
    mulCos_uid105_fpSinCosXTest_MSB_a3_b1_in <= mulCos_uid105_fpSinCosXTest_a3_b1_q;
    mulCos_uid105_fpSinCosXTest_MSB_a3_b1_b <= mulCos_uid105_fpSinCosXTest_MSB_a3_b1_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_MSB_a3_b0(BITSELECT,1026)@49
    mulCos_uid105_fpSinCosXTest_MSB_a3_b0_in <= mulCos_uid105_fpSinCosXTest_a3_b0_q;
    mulCos_uid105_fpSinCosXTest_MSB_a3_b0_b <= mulCos_uid105_fpSinCosXTest_MSB_a3_b0_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_MSB_a2_b0(BITSELECT,1024)@49
    mulCos_uid105_fpSinCosXTest_MSB_a2_b0_in <= mulCos_uid105_fpSinCosXTest_a2_b0_q;
    mulCos_uid105_fpSinCosXTest_MSB_a2_b0_b <= mulCos_uid105_fpSinCosXTest_MSB_a2_b0_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_MSB_a1_b0(BITSELECT,1022)@49
    mulCos_uid105_fpSinCosXTest_MSB_a1_b0_in <= mulCos_uid105_fpSinCosXTest_a1_b0_q;
    mulCos_uid105_fpSinCosXTest_MSB_a1_b0_b <= mulCos_uid105_fpSinCosXTest_MSB_a1_b0_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_a0_b0(MULT,1003)@46
    mulCos_uid105_fpSinCosXTest_a0_b0_pr <= UNSIGNED(mulCos_uid105_fpSinCosXTest_a0_b0_a) * UNSIGNED(mulCos_uid105_fpSinCosXTest_a0_b0_b);
    mulCos_uid105_fpSinCosXTest_a0_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a0_b0_a <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a0_b0_b <= (others => '0');
            mulCos_uid105_fpSinCosXTest_a0_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a0_b0_a <= reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b3_0_q;
                mulCos_uid105_fpSinCosXTest_a0_b0_b <= reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1_q;
                mulCos_uid105_fpSinCosXTest_a0_b0_s1 <= STD_LOGIC_VECTOR(mulCos_uid105_fpSinCosXTest_a0_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a0_b0_q <= mulCos_uid105_fpSinCosXTest_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_MSB_a0_b0(BITSELECT,1020)@49
    mulCos_uid105_fpSinCosXTest_MSB_a0_b0_in <= mulCos_uid105_fpSinCosXTest_a0_b0_q;
    mulCos_uid105_fpSinCosXTest_MSB_a0_b0_b <= mulCos_uid105_fpSinCosXTest_MSB_a0_b0_in(31 downto 16);

	--mulCos_uid105_fpSinCosXTest_LSB_a0_b0(BITSELECT,1019)@49
    mulCos_uid105_fpSinCosXTest_LSB_a0_b0_in <= mulCos_uid105_fpSinCosXTest_a0_b0_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a0_b0_b <= mulCos_uid105_fpSinCosXTest_LSB_a0_b0_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_joined_BJ_0(BITJOIN,1054)@49
    mulCos_uid105_fpSinCosXTest_joined_BJ_0_q <= mulCos_uid105_fpSinCosXTest_MSB_a3_b3_b & mulCos_uid105_fpSinCosXTest_MSB_a3_b2_b & mulCos_uid105_fpSinCosXTest_MSB_a3_b1_b & mulCos_uid105_fpSinCosXTest_MSB_a3_b0_b & mulCos_uid105_fpSinCosXTest_MSB_a2_b0_b & mulCos_uid105_fpSinCosXTest_MSB_a1_b0_b & mulCos_uid105_fpSinCosXTest_MSB_a0_b0_b & mulCos_uid105_fpSinCosXTest_LSB_a0_b0_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andADEF(LOGICAL,1087)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andADEF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andADEF_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andADEF_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andADEF_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andADEF_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andADEF_a and mulCos_uid105_fpSinCosXTest_63COMP0_andADEF_b and mulCos_uid105_fpSinCosXTest_63COMP0_andADEF_c and mulCos_uid105_fpSinCosXTest_63COMP0_andADEF_d;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andACEF(LOGICAL,1086)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andACEF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andACEF_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andACEF_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andACEF_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andACEF_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andACEF_a and mulCos_uid105_fpSinCosXTest_63COMP0_andACEF_b and mulCos_uid105_fpSinCosXTest_63COMP0_andACEF_c and mulCos_uid105_fpSinCosXTest_63COMP0_andACEF_d;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andACDF(LOGICAL,1085)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andACDF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andACDF_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andACDF_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andACDF_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andACDF_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andACDF_a and mulCos_uid105_fpSinCosXTest_63COMP0_andACDF_b and mulCos_uid105_fpSinCosXTest_63COMP0_andACDF_c and mulCos_uid105_fpSinCosXTest_63COMP0_andACDF_d;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andACDE(LOGICAL,1084)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andACDE_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andACDE_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andACDE_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andACDE_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andACDE_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andACDE_a and mulCos_uid105_fpSinCosXTest_63COMP0_andACDE_b and mulCos_uid105_fpSinCosXTest_63COMP0_andACDE_c and mulCos_uid105_fpSinCosXTest_63COMP0_andACDE_d;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andABEF(LOGICAL,1083)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andABEF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABEF_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABEF_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABEF_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABEF_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andABEF_a and mulCos_uid105_fpSinCosXTest_63COMP0_andABEF_b and mulCos_uid105_fpSinCosXTest_63COMP0_andABEF_c and mulCos_uid105_fpSinCosXTest_63COMP0_andABEF_d;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andABDF(LOGICAL,1082)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andABDF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABDF_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABDF_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABDF_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABDF_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andABDF_a and mulCos_uid105_fpSinCosXTest_63COMP0_andABDF_b and mulCos_uid105_fpSinCosXTest_63COMP0_andABDF_c and mulCos_uid105_fpSinCosXTest_63COMP0_andABDF_d;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andABDE(LOGICAL,1081)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andABDE_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABDE_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABDE_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABDE_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABDE_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andABDE_a and mulCos_uid105_fpSinCosXTest_63COMP0_andABDE_b and mulCos_uid105_fpSinCosXTest_63COMP0_andABDE_c and mulCos_uid105_fpSinCosXTest_63COMP0_andABDE_d;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andABCF(LOGICAL,1080)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andABCF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABCF_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABCF_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABCF_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABCF_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andABCF_a and mulCos_uid105_fpSinCosXTest_63COMP0_andABCF_b and mulCos_uid105_fpSinCosXTest_63COMP0_andABCF_c and mulCos_uid105_fpSinCosXTest_63COMP0_andABCF_d;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andABCE(LOGICAL,1079)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andABCE_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABCE_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABCE_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABCE_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABCE_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andABCE_a and mulCos_uid105_fpSinCosXTest_63COMP0_andABCE_b and mulCos_uid105_fpSinCosXTest_63COMP0_andABCE_c and mulCos_uid105_fpSinCosXTest_63COMP0_andABCE_d;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andABCD(LOGICAL,1078)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andABCD_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABCD_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABCD_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABCD_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andABCD_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andABCD_a and mulCos_uid105_fpSinCosXTest_63COMP0_andABCD_b and mulCos_uid105_fpSinCosXTest_63COMP0_andABCD_c and mulCos_uid105_fpSinCosXTest_63COMP0_andABCD_d;

	--mulCos_uid105_fpSinCosXTest_63COMP0_orOne(LOGICAL,1093)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_a <= mulCos_uid105_fpSinCosXTest_63COMP0_andABCD_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_b <= mulCos_uid105_fpSinCosXTest_63COMP0_andABCE_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_c <= mulCos_uid105_fpSinCosXTest_63COMP0_andABCF_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_d <= mulCos_uid105_fpSinCosXTest_63COMP0_andABDE_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_f <= mulCos_uid105_fpSinCosXTest_63COMP0_andABDF_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_g <= mulCos_uid105_fpSinCosXTest_63COMP0_andABEF_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_h <= mulCos_uid105_fpSinCosXTest_63COMP0_andACDE_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_i <= mulCos_uid105_fpSinCosXTest_63COMP0_andACDF_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_j <= mulCos_uid105_fpSinCosXTest_63COMP0_andACEF_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_k <= mulCos_uid105_fpSinCosXTest_63COMP0_andADEF_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_l <= mulCos_uid105_fpSinCosXTest_63COMP0_andBCDE_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_m <= mulCos_uid105_fpSinCosXTest_63COMP0_andBCDF_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_n <= mulCos_uid105_fpSinCosXTest_63COMP0_andBCEF_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_o <= mulCos_uid105_fpSinCosXTest_63COMP0_andBDEF_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_p <= mulCos_uid105_fpSinCosXTest_63COMP0_andCDEF_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_orOne_q <= mulCos_uid105_fpSinCosXTest_63COMP0_orOne_a or mulCos_uid105_fpSinCosXTest_63COMP0_orOne_b or mulCos_uid105_fpSinCosXTest_63COMP0_orOne_c or mulCos_uid105_fpSinCosXTest_63COMP0_orOne_d or mulCos_uid105_fpSinCosXTest_63COMP0_orOne_f or mulCos_uid105_fpSinCosXTest_63COMP0_orOne_g or mulCos_uid105_fpSinCosXTest_63COMP0_orOne_h or mulCos_uid105_fpSinCosXTest_63COMP0_orOne_i or mulCos_uid105_fpSinCosXTest_63COMP0_orOne_j or mulCos_uid105_fpSinCosXTest_63COMP0_orOne_k or mulCos_uid105_fpSinCosXTest_63COMP0_orOne_l or mulCos_uid105_fpSinCosXTest_63COMP0_orOne_m or mulCos_uid105_fpSinCosXTest_63COMP0_orOne_n or mulCos_uid105_fpSinCosXTest_63COMP0_orOne_o or mulCos_uid105_fpSinCosXTest_63COMP0_orOne_p;

	--mulCos_uid105_fpSinCosXTest_comp_0_out2_lsb_BS(BITSELECT,1096)@49
    mulCos_uid105_fpSinCosXTest_comp_0_out2_lsb_BS_in <= mulCos_uid105_fpSinCosXTest_63COMP0_orOne_q(125 downto 0);
    mulCos_uid105_fpSinCosXTest_comp_0_out2_lsb_BS_b <= mulCos_uid105_fpSinCosXTest_comp_0_out2_lsb_BS_in(125 downto 0);

	--mulCos_uid105_fpSinCosXTest_comp_0_out2_BJ(BITJOIN,1097)@49
    mulCos_uid105_fpSinCosXTest_comp_0_out2_BJ_q <= mulCos_uid105_fpSinCosXTest_comp_0_out2_lsb_BS_b & GND_q & GND_q;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andEF(LOGICAL,1076)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andEF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andEF_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andEF_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andEF_a and mulCos_uid105_fpSinCosXTest_63COMP0_andEF_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andDF(LOGICAL,1075)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andDF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andDF_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andDF_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andDF_a and mulCos_uid105_fpSinCosXTest_63COMP0_andDF_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andDE(LOGICAL,1074)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andDE_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andDE_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andDE_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andDE_a and mulCos_uid105_fpSinCosXTest_63COMP0_andDE_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andCF(LOGICAL,1073)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andCF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andCF_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andCF_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andCF_a and mulCos_uid105_fpSinCosXTest_63COMP0_andCF_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andCE(LOGICAL,1072)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andCE_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andCE_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andCE_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andCE_a and mulCos_uid105_fpSinCosXTest_63COMP0_andCE_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andCD(LOGICAL,1071)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andCD_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andCD_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andCD_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andCD_a and mulCos_uid105_fpSinCosXTest_63COMP0_andCD_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andBF(LOGICAL,1070)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andBF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBF_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBF_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andBF_a and mulCos_uid105_fpSinCosXTest_63COMP0_andBF_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andBE(LOGICAL,1069)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andBE_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBE_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBE_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andBE_a and mulCos_uid105_fpSinCosXTest_63COMP0_andBE_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andBD(LOGICAL,1068)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andBD_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBD_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBD_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andBD_a and mulCos_uid105_fpSinCosXTest_63COMP0_andBD_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andBC(LOGICAL,1067)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andBC_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBC_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andBC_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andBC_a and mulCos_uid105_fpSinCosXTest_63COMP0_andBC_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andAF(LOGICAL,1066)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andAF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andAF_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andAF_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andAF_a and mulCos_uid105_fpSinCosXTest_63COMP0_andAF_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andAE(LOGICAL,1065)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andAE_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andAE_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andAE_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andAE_a and mulCos_uid105_fpSinCosXTest_63COMP0_andAE_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andAD(LOGICAL,1064)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andAD_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andAD_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andAD_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andAD_a and mulCos_uid105_fpSinCosXTest_63COMP0_andAD_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andAC(LOGICAL,1063)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andAC_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andAC_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andAC_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andAC_a and mulCos_uid105_fpSinCosXTest_63COMP0_andAC_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_andAB(LOGICAL,1062)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_andAB_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andAB_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_andAB_q <= mulCos_uid105_fpSinCosXTest_63COMP0_andAB_a and mulCos_uid105_fpSinCosXTest_63COMP0_andAB_b;

	--mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo(LOGICAL,1077)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_a <= mulCos_uid105_fpSinCosXTest_63COMP0_andAB_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_b <= mulCos_uid105_fpSinCosXTest_63COMP0_andAC_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_c <= mulCos_uid105_fpSinCosXTest_63COMP0_andAD_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_d <= mulCos_uid105_fpSinCosXTest_63COMP0_andAE_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_f <= mulCos_uid105_fpSinCosXTest_63COMP0_andAF_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_g <= mulCos_uid105_fpSinCosXTest_63COMP0_andBC_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_h <= mulCos_uid105_fpSinCosXTest_63COMP0_andBD_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_i <= mulCos_uid105_fpSinCosXTest_63COMP0_andBE_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_j <= mulCos_uid105_fpSinCosXTest_63COMP0_andBF_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_k <= mulCos_uid105_fpSinCosXTest_63COMP0_andCD_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_l <= mulCos_uid105_fpSinCosXTest_63COMP0_andCE_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_m <= mulCos_uid105_fpSinCosXTest_63COMP0_andCF_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_n <= mulCos_uid105_fpSinCosXTest_63COMP0_andDE_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_o <= mulCos_uid105_fpSinCosXTest_63COMP0_andDF_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_p <= mulCos_uid105_fpSinCosXTest_63COMP0_andEF_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_q <= mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_a xor mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_b xor mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_c xor mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_d xor mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_f xor mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_g xor mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_h xor mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_i xor mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_j xor mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_k xor mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_l xor mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_m xor mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_n xor mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_o xor mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_p;

	--mulCos_uid105_fpSinCosXTest_comp_0_out1_lsb_BS(BITSELECT,1094)@49
    mulCos_uid105_fpSinCosXTest_comp_0_out1_lsb_BS_in <= mulCos_uid105_fpSinCosXTest_63COMP0_xorTwo_q(126 downto 0);
    mulCos_uid105_fpSinCosXTest_comp_0_out1_lsb_BS_b <= mulCos_uid105_fpSinCosXTest_comp_0_out1_lsb_BS_in(126 downto 0);

	--mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ(BITJOIN,1095)@49
    mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q <= mulCos_uid105_fpSinCosXTest_comp_0_out1_lsb_BS_b & GND_q;

	--mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF(LOGICAL,1129)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_a <= mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_b <= mulCos_uid105_fpSinCosXTest_comp_0_out2_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_c <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_a and mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_b and mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_c and mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_d;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP0_xorOne(LOGICAL,1061)@49
    mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_d <= mulCos_uid105_fpSinCosXTest_joined_BJ_3_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_f <= mulCos_uid105_fpSinCosXTest_joined_BJ_4_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_g <= mulCos_uid105_fpSinCosXTest_joined_BJ_5_q;
    mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_q <= mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_a xor mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_b xor mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_c xor mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_d xor mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_f xor mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_g;

	--mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF(LOGICAL,1128)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_a <= mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_b <= mulCos_uid105_fpSinCosXTest_comp_0_out2_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_c <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_a and mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_b and mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_c and mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_d;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF(LOGICAL,1127)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_a <= mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_b <= mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_c <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_a and mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_b and mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_c and mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_d;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE(LOGICAL,1125)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_a <= mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_b <= mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_c <= mulCos_uid105_fpSinCosXTest_comp_0_out2_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_a and mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_b and mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_c and mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_d;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_LSB_a1_b3(BITSELECT,1045)@49
    mulCos_uid105_fpSinCosXTest_LSB_a1_b3_in <= mulCos_uid105_fpSinCosXTest_a1_b3_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a1_b3_b <= mulCos_uid105_fpSinCosXTest_LSB_a1_b3_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_LSB_a0_b3(BITSELECT,1043)@49
    mulCos_uid105_fpSinCosXTest_LSB_a0_b3_in <= mulCos_uid105_fpSinCosXTest_a0_b3_q(15 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a0_b3_b <= mulCos_uid105_fpSinCosXTest_LSB_a0_b3_in(15 downto 0);

	--mulCos_uid105_fpSinCosXTest_joined_BJ_6(BITJOIN,1060)@49
    mulCos_uid105_fpSinCosXTest_joined_BJ_6_q <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & mulCos_uid105_fpSinCosXTest_LSB_a1_b3_b & mulCos_uid105_fpSinCosXTest_LSB_a0_b3_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--mulCos_uid105_fpSinCosXTest_63COMP1_andADEF(LOGICAL,1124)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_6_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_b <= mulCos_uid105_fpSinCosXTest_comp_0_out2_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_c <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andADEF: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_a and mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_b and mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_c and mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_d;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andACEF(LOGICAL,1123)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_6_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_b <= mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_c <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andACEF: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_a and mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_b and mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_c and mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_d;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andACDE(LOGICAL,1121)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_6_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_b <= mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_c <= mulCos_uid105_fpSinCosXTest_comp_0_out2_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andACDE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_a and mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_b and mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_c and mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_d;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andABEF(LOGICAL,1120)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_6_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_b <= mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_c <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABEF: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_a and mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_b and mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_c and mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_d;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andABDE(LOGICAL,1118)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_6_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_b <= mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_c <= mulCos_uid105_fpSinCosXTest_comp_0_out2_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABDE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_a and mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_b and mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_c and mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_d;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andABCE(LOGICAL,1116)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_6_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_b <= mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_c <= mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABCE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_a and mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_b and mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_c and mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_d;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andABCD(LOGICAL,1115)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_6_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_b <= mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_c <= mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_d <= mulCos_uid105_fpSinCosXTest_comp_0_out2_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andABCD: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_a and mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_b and mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_c and mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_d;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_orOne(LOGICAL,1130)@50
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_a <= mulCos_uid105_fpSinCosXTest_63COMP1_andABCD_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_b <= mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_c <= mulCos_uid105_fpSinCosXTest_63COMP1_andABCE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_d <= mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_f <= mulCos_uid105_fpSinCosXTest_63COMP1_andABDE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_g <= mulCos_uid105_fpSinCosXTest_63COMP1_andABEF_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_h <= mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_i <= mulCos_uid105_fpSinCosXTest_63COMP1_andACDE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_j <= mulCos_uid105_fpSinCosXTest_63COMP1_andACEF_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_k <= mulCos_uid105_fpSinCosXTest_63COMP1_andADEF_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_l <= mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_m <= mulCos_uid105_fpSinCosXTest_63COMP1_andBCDE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_n <= mulCos_uid105_fpSinCosXTest_63COMP1_andBCEF_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_o <= mulCos_uid105_fpSinCosXTest_63COMP1_andBDEF_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_p <= mulCos_uid105_fpSinCosXTest_63COMP1_andCDEF_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_orOne_q <= mulCos_uid105_fpSinCosXTest_63COMP1_orOne_a or mulCos_uid105_fpSinCosXTest_63COMP1_orOne_b or mulCos_uid105_fpSinCosXTest_63COMP1_orOne_c or mulCos_uid105_fpSinCosXTest_63COMP1_orOne_d or mulCos_uid105_fpSinCosXTest_63COMP1_orOne_f or mulCos_uid105_fpSinCosXTest_63COMP1_orOne_g or mulCos_uid105_fpSinCosXTest_63COMP1_orOne_h or mulCos_uid105_fpSinCosXTest_63COMP1_orOne_i or mulCos_uid105_fpSinCosXTest_63COMP1_orOne_j or mulCos_uid105_fpSinCosXTest_63COMP1_orOne_k or mulCos_uid105_fpSinCosXTest_63COMP1_orOne_l or mulCos_uid105_fpSinCosXTest_63COMP1_orOne_m or mulCos_uid105_fpSinCosXTest_63COMP1_orOne_n or mulCos_uid105_fpSinCosXTest_63COMP1_orOne_o or mulCos_uid105_fpSinCosXTest_63COMP1_orOne_p;

	--mulCos_uid105_fpSinCosXTest_comp_1_out2_lsb_BS(BITSELECT,1133)@50
    mulCos_uid105_fpSinCosXTest_comp_1_out2_lsb_BS_in <= mulCos_uid105_fpSinCosXTest_63COMP1_orOne_q(125 downto 0);
    mulCos_uid105_fpSinCosXTest_comp_1_out2_lsb_BS_b <= mulCos_uid105_fpSinCosXTest_comp_1_out2_lsb_BS_in(125 downto 0);

	--mulCos_uid105_fpSinCosXTest_comp_1_out2_BJ(BITJOIN,1134)@50
    mulCos_uid105_fpSinCosXTest_comp_1_out2_BJ_q <= mulCos_uid105_fpSinCosXTest_comp_1_out2_lsb_BS_b & GND_q & GND_q;

	--mulSin_uid92_fpSinCosXTest_63COMP1_andEF_join(BITJOIN,1245)
    mulSin_uid92_fpSinCosXTest_63COMP1_andEF_join_q <= GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q & GND_q;

	--mulCos_uid105_fpSinCosXTest_63COMP1_andDE(LOGICAL,1111)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andDE_a <= mulCos_uid105_fpSinCosXTest_comp_0_out2_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andDE_b <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andDE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andDE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andDE_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andDE_a and mulCos_uid105_fpSinCosXTest_63COMP1_andDE_b;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andCE(LOGICAL,1109)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andCE_a <= mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andCE_b <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andCE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andCE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andCE_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andCE_a and mulCos_uid105_fpSinCosXTest_63COMP1_andCE_b;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andCD(LOGICAL,1108)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andCD_a <= mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andCD_b <= mulCos_uid105_fpSinCosXTest_comp_0_out2_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andCD: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andCD_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andCD_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andCD_a and mulCos_uid105_fpSinCosXTest_63COMP1_andCD_b;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andBE(LOGICAL,1106)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andBE_a <= mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBE_b <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andBE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andBE_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andBE_a and mulCos_uid105_fpSinCosXTest_63COMP1_andBE_b;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andBD(LOGICAL,1105)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andBD_a <= mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBD_b <= mulCos_uid105_fpSinCosXTest_comp_0_out2_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBD: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andBD_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andBD_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andBD_a and mulCos_uid105_fpSinCosXTest_63COMP1_andBD_b;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andBC(LOGICAL,1104)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andBC_a <= mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBC_b <= mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andBC: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andBC_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andBC_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andBC_a and mulCos_uid105_fpSinCosXTest_63COMP1_andBC_b;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andAE(LOGICAL,1102)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andAE_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_6_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andAE_b <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andAE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andAE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andAE_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andAE_a and mulCos_uid105_fpSinCosXTest_63COMP1_andAE_b;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andAD(LOGICAL,1101)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andAD_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_6_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andAD_b <= mulCos_uid105_fpSinCosXTest_comp_0_out2_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andAD: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andAD_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andAD_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andAD_a and mulCos_uid105_fpSinCosXTest_63COMP1_andAD_b;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andAC(LOGICAL,1100)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andAC_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_6_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andAC_b <= mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andAC: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andAC_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andAC_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andAC_a and mulCos_uid105_fpSinCosXTest_63COMP1_andAC_b;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_andAB(LOGICAL,1099)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_andAB_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_6_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andAB_b <= mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_andAB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andAB_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_63COMP1_andAB_q <= mulCos_uid105_fpSinCosXTest_63COMP1_andAB_a and mulCos_uid105_fpSinCosXTest_63COMP1_andAB_b;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo(LOGICAL,1114)@50
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_a <= mulCos_uid105_fpSinCosXTest_63COMP1_andAB_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_b <= mulCos_uid105_fpSinCosXTest_63COMP1_andAC_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_c <= mulCos_uid105_fpSinCosXTest_63COMP1_andAD_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_d <= mulCos_uid105_fpSinCosXTest_63COMP1_andAE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_f <= mulCos_uid105_fpSinCosXTest_63COMP1_andAE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_g <= mulCos_uid105_fpSinCosXTest_63COMP1_andBC_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_h <= mulCos_uid105_fpSinCosXTest_63COMP1_andBD_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_i <= mulCos_uid105_fpSinCosXTest_63COMP1_andBE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_j <= mulCos_uid105_fpSinCosXTest_63COMP1_andBE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_k <= mulCos_uid105_fpSinCosXTest_63COMP1_andCD_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_l <= mulCos_uid105_fpSinCosXTest_63COMP1_andCE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_m <= mulCos_uid105_fpSinCosXTest_63COMP1_andCE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_n <= mulCos_uid105_fpSinCosXTest_63COMP1_andDE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_o <= mulCos_uid105_fpSinCosXTest_63COMP1_andDE_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_p <= mulSin_uid92_fpSinCosXTest_63COMP1_andEF_join_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_q <= mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_a xor mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_b xor mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_c xor mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_d xor mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_f xor mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_g xor mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_h xor mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_i xor mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_j xor mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_k xor mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_l xor mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_m xor mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_n xor mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_o xor mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_p;

	--mulCos_uid105_fpSinCosXTest_comp_1_out1_lsb_BS(BITSELECT,1131)@50
    mulCos_uid105_fpSinCosXTest_comp_1_out1_lsb_BS_in <= mulCos_uid105_fpSinCosXTest_63COMP1_xorTwo_q(126 downto 0);
    mulCos_uid105_fpSinCosXTest_comp_1_out1_lsb_BS_b <= mulCos_uid105_fpSinCosXTest_comp_1_out1_lsb_BS_in(126 downto 0);

	--mulCos_uid105_fpSinCosXTest_comp_1_out1_BJ(BITJOIN,1132)@50
    mulCos_uid105_fpSinCosXTest_comp_1_out1_BJ_q <= mulCos_uid105_fpSinCosXTest_comp_1_out1_lsb_BS_b & GND_q;

	--mulCos_uid105_fpSinCosXTest_32COMP2_andBC(LOGICAL,1138)@50
    mulCos_uid105_fpSinCosXTest_32COMP2_andBC_a <= mulCos_uid105_fpSinCosXTest_comp_1_out1_BJ_q;
    mulCos_uid105_fpSinCosXTest_32COMP2_andBC_b <= mulCos_uid105_fpSinCosXTest_comp_1_out2_BJ_q;
    mulCos_uid105_fpSinCosXTest_32COMP2_andBC_q <= mulCos_uid105_fpSinCosXTest_32COMP2_andBC_a and mulCos_uid105_fpSinCosXTest_32COMP2_andBC_b;

	--mulCos_uid105_fpSinCosXTest_63COMP1_xorOne(LOGICAL,1098)@49
    mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_6_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_b <= mulCos_uid105_fpSinCosXTest_63COMP0_xorOne_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_c <= mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_d <= mulCos_uid105_fpSinCosXTest_comp_0_out2_BJ_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_f <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_g <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_q <= mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_a xor mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_b xor mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_c xor mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_d xor mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_f xor mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_g;

	--ld_mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_q_to_mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_a(DELAY,2968)@49
    ld_mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_q_to_mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_a : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_q, xout => ld_mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_q_to_mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_a_q, ena => en(0), clk => clk, aclr => areset );

	--mulCos_uid105_fpSinCosXTest_32COMP2_andAC(LOGICAL,1137)@50
    mulCos_uid105_fpSinCosXTest_32COMP2_andAC_a <= ld_mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_q_to_mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_a_q;
    mulCos_uid105_fpSinCosXTest_32COMP2_andAC_b <= mulCos_uid105_fpSinCosXTest_comp_1_out2_BJ_q;
    mulCos_uid105_fpSinCosXTest_32COMP2_andAC_q <= mulCos_uid105_fpSinCosXTest_32COMP2_andAC_a and mulCos_uid105_fpSinCosXTest_32COMP2_andAC_b;

	--mulCos_uid105_fpSinCosXTest_32COMP2_andAB(LOGICAL,1136)@50
    mulCos_uid105_fpSinCosXTest_32COMP2_andAB_a <= ld_mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_q_to_mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_a_q;
    mulCos_uid105_fpSinCosXTest_32COMP2_andAB_b <= mulCos_uid105_fpSinCosXTest_comp_1_out1_BJ_q;
    mulCos_uid105_fpSinCosXTest_32COMP2_andAB_q <= mulCos_uid105_fpSinCosXTest_32COMP2_andAB_a and mulCos_uid105_fpSinCosXTest_32COMP2_andAB_b;

	--mulCos_uid105_fpSinCosXTest_32COMP2_orOne(LOGICAL,1139)@50
    mulCos_uid105_fpSinCosXTest_32COMP2_orOne_a <= mulCos_uid105_fpSinCosXTest_32COMP2_andAB_q;
    mulCos_uid105_fpSinCosXTest_32COMP2_orOne_b <= mulCos_uid105_fpSinCosXTest_32COMP2_andAC_q;
    mulCos_uid105_fpSinCosXTest_32COMP2_orOne_c <= mulCos_uid105_fpSinCosXTest_32COMP2_andBC_q;
    mulCos_uid105_fpSinCosXTest_32COMP2_orOne_q <= mulCos_uid105_fpSinCosXTest_32COMP2_orOne_a or mulCos_uid105_fpSinCosXTest_32COMP2_orOne_b or mulCos_uid105_fpSinCosXTest_32COMP2_orOne_c;

	--mulCos_uid105_fpSinCosXTest_comp_2_out1_lsb_BS(BITSELECT,1140)@50
    mulCos_uid105_fpSinCosXTest_comp_2_out1_lsb_BS_in <= mulCos_uid105_fpSinCosXTest_32COMP2_orOne_q(126 downto 0);
    mulCos_uid105_fpSinCosXTest_comp_2_out1_lsb_BS_b <= mulCos_uid105_fpSinCosXTest_comp_2_out1_lsb_BS_in(126 downto 0);

	--mulCos_uid105_fpSinCosXTest_comp_2_out1_BJ(BITJOIN,1141)@50
    mulCos_uid105_fpSinCosXTest_comp_2_out1_BJ_q <= mulCos_uid105_fpSinCosXTest_comp_2_out1_lsb_BS_b & GND_q;

	--reg_mulCos_uid105_fpSinCosXTest_comp_2_out1_BJ_0_to_mulCos_uid105_fpSinCosXTest_ADD_1(REG,1459)@50
    reg_mulCos_uid105_fpSinCosXTest_comp_2_out1_BJ_0_to_mulCos_uid105_fpSinCosXTest_ADD_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulCos_uid105_fpSinCosXTest_comp_2_out1_BJ_0_to_mulCos_uid105_fpSinCosXTest_ADD_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulCos_uid105_fpSinCosXTest_comp_2_out1_BJ_0_to_mulCos_uid105_fpSinCosXTest_ADD_1_q <= mulCos_uid105_fpSinCosXTest_comp_2_out1_BJ_q;
            END IF;
        END IF;
    END PROCESS;


	--mulCos_uid105_fpSinCosXTest_32COMP2_xorOne(LOGICAL,1135)@50
    mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_a <= ld_mulCos_uid105_fpSinCosXTest_63COMP1_xorOne_q_to_mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_a_q;
    mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_b <= mulCos_uid105_fpSinCosXTest_comp_1_out1_BJ_q;
    mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_c <= mulCos_uid105_fpSinCosXTest_comp_1_out2_BJ_q;
    mulCos_uid105_fpSinCosXTest_32COMP2_xorOne: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_q <= mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_a xor mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_b xor mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_c;
        END IF;
    END PROCESS;



	--mulCos_uid105_fpSinCosXTest_ADD(ADD,1142)@51
    mulCos_uid105_fpSinCosXTest_ADD_a <= STD_LOGIC_VECTOR("0" & mulCos_uid105_fpSinCosXTest_32COMP2_xorOne_q);
    mulCos_uid105_fpSinCosXTest_ADD_b <= STD_LOGIC_VECTOR("0" & reg_mulCos_uid105_fpSinCosXTest_comp_2_out1_BJ_0_to_mulCos_uid105_fpSinCosXTest_ADD_1_q);
            mulCos_uid105_fpSinCosXTest_ADD_o <= STD_LOGIC_VECTOR(UNSIGNED(mulCos_uid105_fpSinCosXTest_ADD_a) + UNSIGNED(mulCos_uid105_fpSinCosXTest_ADD_b));
    mulCos_uid105_fpSinCosXTest_ADD_q <= mulCos_uid105_fpSinCosXTest_ADD_o(128 downto 0);


	--normBitCos_uid106_fpSinCosXTest(BITSELECT,105)@51
    normBitCos_uid106_fpSinCosXTest_in <= mulCos_uid105_fpSinCosXTest_ADD_q(109 downto 0);
    normBitCos_uid106_fpSinCosXTest_b <= normBitCos_uid106_fpSinCosXTest_in(109 downto 109);

	--cosRndOp_uid112_uid113_fpSinCosXTest(BITJOIN,112)@51
    cosRndOp_uid112_uid113_fpSinCosXTest_q <= normBitCos_uid106_fpSinCosXTest_b & cstAllZWF_uid7_fpSinCosXTest_q & VCC_q;

	--reg_cosRndOp_uid112_uid113_fpSinCosXTest_0_to_expFracRCos_uid114_fpSinCosXTest_1(REG,1461)@51
    reg_cosRndOp_uid112_uid113_fpSinCosXTest_0_to_expFracRCos_uid114_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cosRndOp_uid112_uid113_fpSinCosXTest_0_to_expFracRCos_uid114_fpSinCosXTest_1_q <= "000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cosRndOp_uid112_uid113_fpSinCosXTest_0_to_expFracRCos_uid114_fpSinCosXTest_1_q <= cosRndOp_uid112_uid113_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor(LOGICAL,3477)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_b <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena_q;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_q <= not (ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_a or ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_b);

	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_mem_top(CONSTANT,3473)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_mem_top_q <= "011000";

	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp(LOGICAL,3474)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_a <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_mem_top_q;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdmux_q);
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_q <= "1" when ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_a = ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_b else "0";

	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmpReg(REG,3475)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmpReg_q <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena(REG,3478)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_q = "1") THEN
                ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena_q <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd(LOGICAL,3479)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_a <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena_q;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_b <= en;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_q <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_a and ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_b;

	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt(COUNTER,3469)
    -- every=1, low=0, high=24, step=1, init=1
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i = 23 THEN
                      ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i - 24;
                    ELSE
                        ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i,5));


	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdreg(REG,3470)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdreg_q <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdmux(MUX,3471)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdmux_s <= en;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdmux: PROCESS (ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdmux_s, ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdreg_q, ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdmux_q <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdreg_q;
                  WHEN "1" => ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdmux_q <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem(DUALMEM,3468)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_ia <= r_uid401_lzcZCos_uid69_fpSinCosXTest_q;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_aa <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdreg_q;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_ab <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdmux_q;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 5,
        numwords_a => 25,
        width_b => 7,
        widthad_b => 5,
        numwords_b => 25,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_ia
    );
        ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_q <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_iq(6 downto 0);

	--expHardCase_uid78_fpSinCosXTest(SUB,77)@51
    expHardCase_uid78_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid23_fpSinCosXTest_q);
    expHardCase_uid78_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00000" & ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_q);
            expHardCase_uid78_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expHardCase_uid78_fpSinCosXTest_a) - UNSIGNED(expHardCase_uid78_fpSinCosXTest_b));
    expHardCase_uid78_fpSinCosXTest_q <= expHardCase_uid78_fpSinCosXTest_o(11 downto 0);


	--expPCos_uid79_fpSinCosXTest(BITSELECT,78)@51
    expPCos_uid79_fpSinCosXTest_in <= expHardCase_uid78_fpSinCosXTest_q(10 downto 0);
    expPCos_uid79_fpSinCosXTest_b <= expPCos_uid79_fpSinCosXTest_in(10 downto 0);

	--fracRCosPreRndHigh_uid108_fpSinCosXTest(BITSELECT,107)@51
    fracRCosPreRndHigh_uid108_fpSinCosXTest_in <= mulCos_uid105_fpSinCosXTest_ADD_q(108 downto 0);
    fracRCosPreRndHigh_uid108_fpSinCosXTest_b <= fracRCosPreRndHigh_uid108_fpSinCosXTest_in(108 downto 56);

	--fracRCosPreRndLow_uid109_fpSinCosXTest(BITSELECT,108)@51
    fracRCosPreRndLow_uid109_fpSinCosXTest_in <= mulCos_uid105_fpSinCosXTest_ADD_q(107 downto 0);
    fracRCosPreRndLow_uid109_fpSinCosXTest_b <= fracRCosPreRndLow_uid109_fpSinCosXTest_in(107 downto 55);

	--fracRCosPreRnd_uid110_fpSinCosXTest(MUX,109)@51
    fracRCosPreRnd_uid110_fpSinCosXTest_s <= normBitCos_uid106_fpSinCosXTest_b;
    fracRCosPreRnd_uid110_fpSinCosXTest: PROCESS (fracRCosPreRnd_uid110_fpSinCosXTest_s, fracRCosPreRndLow_uid109_fpSinCosXTest_b, fracRCosPreRndHigh_uid108_fpSinCosXTest_b)
    BEGIN
            CASE fracRCosPreRnd_uid110_fpSinCosXTest_s IS
                  WHEN "0" => fracRCosPreRnd_uid110_fpSinCosXTest_q <= fracRCosPreRndLow_uid109_fpSinCosXTest_b;
                  WHEN "1" => fracRCosPreRnd_uid110_fpSinCosXTest_q <= fracRCosPreRndHigh_uid108_fpSinCosXTest_b;
                  WHEN OTHERS => fracRCosPreRnd_uid110_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--expFracRCosPreRnd_uid111_uid111_fpSinCosXTest(BITJOIN,110)@51
    expFracRCosPreRnd_uid111_uid111_fpSinCosXTest_q <= expPCos_uid79_fpSinCosXTest_b & fracRCosPreRnd_uid110_fpSinCosXTest_q;

	--reg_expFracRCosPreRnd_uid111_uid111_fpSinCosXTest_0_to_expFracRCos_uid114_fpSinCosXTest_0(REG,1460)@51
    reg_expFracRCosPreRnd_uid111_uid111_fpSinCosXTest_0_to_expFracRCos_uid114_fpSinCosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expFracRCosPreRnd_uid111_uid111_fpSinCosXTest_0_to_expFracRCos_uid114_fpSinCosXTest_0_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expFracRCosPreRnd_uid111_uid111_fpSinCosXTest_0_to_expFracRCos_uid114_fpSinCosXTest_0_q <= expFracRCosPreRnd_uid111_uid111_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expFracRCos_uid114_fpSinCosXTest(ADD,113)@52
    expFracRCos_uid114_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & reg_expFracRCosPreRnd_uid111_uid111_fpSinCosXTest_0_to_expFracRCos_uid114_fpSinCosXTest_0_q);
    expFracRCos_uid114_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00000000000" & reg_cosRndOp_uid112_uid113_fpSinCosXTest_0_to_expFracRCos_uid114_fpSinCosXTest_1_q);
            expFracRCos_uid114_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expFracRCos_uid114_fpSinCosXTest_a) + UNSIGNED(expFracRCos_uid114_fpSinCosXTest_b));
    expFracRCos_uid114_fpSinCosXTest_q <= expFracRCos_uid114_fpSinCosXTest_o(64 downto 0);


	--expRCompSin_uid116_fpSinCosXTest(BITSELECT,115)@52
    expRCompSin_uid116_fpSinCosXTest_in <= expFracRCos_uid114_fpSinCosXTest_q(63 downto 0);
    expRCompSin_uid116_fpSinCosXTest_b <= expRCompSin_uid116_fpSinCosXTest_in(63 downto 53);

	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor(LOGICAL,3571)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_b <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena_q;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_q <= not (ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_a or ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_b);

	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_mem_top(CONSTANT,3567)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_mem_top_q <= "011110";

	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp(LOGICAL,3568)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_a <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_mem_top_q;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdmux_q);
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_q <= "1" when ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_a = ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_b else "0";

	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmpReg(REG,3569)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmpReg_q <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena(REG,3572)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_q = "1") THEN
                ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena_q <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd(LOGICAL,3573)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_a <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena_q;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_b <= en;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_q <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_a and ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_b;

	--ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a(DELAY,1558)@0
    ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => sinXIsX_uid40_fpSinCosXTest_n, xout => ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--ld_cosXIsOneXRR_uid42_fpSinCosXTest_n_to_rZOrOne_uid137_fpSinCosXTest_c(DELAY,1584)@18
    ld_cosXIsOneXRR_uid42_fpSinCosXTest_n_to_rZOrOne_uid137_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => cosXIsOneXRR_uid42_fpSinCosXTest_n, xout => ld_cosXIsOneXRR_uid42_fpSinCosXTest_n_to_rZOrOne_uid137_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--InvCosXIsOneXRR_uid133_fpSinCosXTest(LOGICAL,132)@18
    InvCosXIsOneXRR_uid133_fpSinCosXTest_a <= cosXIsOneXRR_uid42_fpSinCosXTest_n;
    InvCosXIsOneXRR_uid133_fpSinCosXTest_q <= not InvCosXIsOneXRR_uid133_fpSinCosXTest_a;

	--ld_InvCosXIsOneXRR_uid133_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_c(DELAY,1581)@18
    ld_InvCosXIsOneXRR_uid133_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => InvCosXIsOneXRR_uid133_fpSinCosXTest_q, xout => ld_InvCosXIsOneXRR_uid133_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--InvSinXIsX_uid127_fpSinCosXTest(LOGICAL,126)@18
    InvSinXIsX_uid127_fpSinCosXTest_a <= ld_sinXIsX_uid40_fpSinCosXTest_n_to_InvSinXIsX_uid127_fpSinCosXTest_a_q;
    InvSinXIsX_uid127_fpSinCosXTest_q <= not InvSinXIsX_uid127_fpSinCosXTest_a;

	--ld_InvSinXIsX_uid127_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_b(DELAY,1580)@18
    ld_InvSinXIsX_uid127_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => InvSinXIsX_uid127_fpSinCosXTest_q, xout => ld_InvSinXIsX_uid127_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--half_uid52_fpSinCosXTest(BITJOIN,51)@18
    half_uid52_fpSinCosXTest_q <= VCC_q & cstAllZWF_uid7_fpSinCosXTest_q;

	--reg_half_uid52_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_2(REG,1381)@18
    reg_half_uid52_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_half_uid52_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_half_uid52_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_2_q <= half_uid52_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--yTopWFRRP1_uid53_fpSinCosXTest(BITSELECT,52)@18
    yTopWFRRP1_uid53_fpSinCosXTest_in <= y_uid50_fpSinCosXTest_b;
    yTopWFRRP1_uid53_fpSinCosXTest_b <= yTopWFRRP1_uid53_fpSinCosXTest_in(91 downto 39);

	--reg_yTopWFRRP1_uid53_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_1(REG,1380)@18
    reg_yTopWFRRP1_uid53_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTopWFRRP1_uid53_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_1_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTopWFRRP1_uid53_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_1_q <= yTopWFRRP1_uid53_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--yIsHalf_uid54_fpSinCosXTest(LOGICAL,53)@19
    yIsHalf_uid54_fpSinCosXTest_a <= reg_yTopWFRRP1_uid53_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_1_q;
    yIsHalf_uid54_fpSinCosXTest_b <= reg_half_uid52_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_2_q;
    yIsHalf_uid54_fpSinCosXTest_q <= "1" when yIsHalf_uid54_fpSinCosXTest_a = yIsHalf_uid54_fpSinCosXTest_b else "0";

	--yHalfCosXNotOne_uid135_fpSinCosXTest(LOGICAL,134)@19
    yHalfCosXNotOne_uid135_fpSinCosXTest_a <= yIsHalf_uid54_fpSinCosXTest_q;
    yHalfCosXNotOne_uid135_fpSinCosXTest_b <= ld_InvSinXIsX_uid127_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_b_q;
    yHalfCosXNotOne_uid135_fpSinCosXTest_c <= ld_InvCosXIsOneXRR_uid133_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_c_q;
    yHalfCosXNotOne_uid135_fpSinCosXTest_q <= yHalfCosXNotOne_uid135_fpSinCosXTest_a and yHalfCosXNotOne_uid135_fpSinCosXTest_b and yHalfCosXNotOne_uid135_fpSinCosXTest_c;

	--frac_uid13_fpSinCosXTest(BITSELECT,12)@0
    frac_uid13_fpSinCosXTest_in <= xIn_0(51 downto 0);
    frac_uid13_fpSinCosXTest_b <= frac_uid13_fpSinCosXTest_in(51 downto 0);

	--fracXIsZero_uid14_fpSinCosXTest(LOGICAL,13)@0
    fracXIsZero_uid14_fpSinCosXTest_a <= frac_uid13_fpSinCosXTest_b;
    fracXIsZero_uid14_fpSinCosXTest_b <= cstAllZWF_uid7_fpSinCosXTest_q;
    fracXIsZero_uid14_fpSinCosXTest_q <= "1" when fracXIsZero_uid14_fpSinCosXTest_a = fracXIsZero_uid14_fpSinCosXTest_b else "0";

	--expXIsMax_uid12_fpSinCosXTest(LOGICAL,11)@0
    expXIsMax_uid12_fpSinCosXTest_a <= exp_uid9_fpSinCosXTest_b;
    expXIsMax_uid12_fpSinCosXTest_b <= cstAllOWE_uid6_fpSinCosXTest_q;
    expXIsMax_uid12_fpSinCosXTest_q <= "1" when expXIsMax_uid12_fpSinCosXTest_a = expXIsMax_uid12_fpSinCosXTest_b else "0";

	--exc_I_uid15_fpSinCosXTest(LOGICAL,14)@0
    exc_I_uid15_fpSinCosXTest_a <= expXIsMax_uid12_fpSinCosXTest_q;
    exc_I_uid15_fpSinCosXTest_b <= fracXIsZero_uid14_fpSinCosXTest_q;
    exc_I_uid15_fpSinCosXTest_q <= exc_I_uid15_fpSinCosXTest_a and exc_I_uid15_fpSinCosXTest_b;

	--ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b(DELAY,1557)@0
    ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => exc_I_uid15_fpSinCosXTest_q, xout => ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--InvFracXIsZero_uid16_fpSinCosXTest(LOGICAL,15)@0
    InvFracXIsZero_uid16_fpSinCosXTest_a <= fracXIsZero_uid14_fpSinCosXTest_q;
    InvFracXIsZero_uid16_fpSinCosXTest_q <= not InvFracXIsZero_uid16_fpSinCosXTest_a;

	--exc_N_uid17_fpSinCosXTest(LOGICAL,16)@0
    exc_N_uid17_fpSinCosXTest_a <= expXIsMax_uid12_fpSinCosXTest_q;
    exc_N_uid17_fpSinCosXTest_b <= InvFracXIsZero_uid16_fpSinCosXTest_q;
    exc_N_uid17_fpSinCosXTest_q <= exc_N_uid17_fpSinCosXTest_a and exc_N_uid17_fpSinCosXTest_b;

	--ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a(DELAY,1556)@0
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => exc_N_uid17_fpSinCosXTest_q, xout => ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--excRNaN_uid117_fpSinCosXTest(LOGICAL,116)@19
    excRNaN_uid117_fpSinCosXTest_a <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_q;
    excRNaN_uid117_fpSinCosXTest_b <= ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_q;
    excRNaN_uid117_fpSinCosXTest_q <= excRNaN_uid117_fpSinCosXTest_a or excRNaN_uid117_fpSinCosXTest_b;

	--join_uid140_fpSinCosXTest(BITJOIN,139)@19
    join_uid140_fpSinCosXTest_q <= ld_cosXIsOneXRR_uid42_fpSinCosXTest_n_to_rZOrOne_uid137_fpSinCosXTest_c_q & yHalfCosXNotOne_uid135_fpSinCosXTest_q & excRNaN_uid117_fpSinCosXTest_q;

	--expSelBitsCos_uid141_fpSinCosXTest(BITJOIN,140)@19
    expSelBitsCos_uid141_fpSinCosXTest_q <= ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a_q & join_uid140_fpSinCosXTest_q;

	--reg_expSelBitsCos_uid141_fpSinCosXTest_0_to_expSelectorCos_uid142_fpSinCosXTest_0(REG,1462)@19
    reg_expSelBitsCos_uid141_fpSinCosXTest_0_to_expSelectorCos_uid142_fpSinCosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expSelBitsCos_uid141_fpSinCosXTest_0_to_expSelectorCos_uid142_fpSinCosXTest_0_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expSelBitsCos_uid141_fpSinCosXTest_0_to_expSelectorCos_uid142_fpSinCosXTest_0_q <= expSelBitsCos_uid141_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expSelectorCos_uid142_fpSinCosXTest(LOOKUP,141)@20
    expSelectorCos_uid142_fpSinCosXTest: PROCESS (reg_expSelBitsCos_uid141_fpSinCosXTest_0_to_expSelectorCos_uid142_fpSinCosXTest_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_expSelBitsCos_uid141_fpSinCosXTest_0_to_expSelectorCos_uid142_fpSinCosXTest_0_q) IS
                WHEN "0000" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "00";
                WHEN "0001" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "11";
                WHEN "0010" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "10";
                WHEN "0011" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "00";
                WHEN "0100" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "01";
                WHEN "0101" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "11";
                WHEN "0110" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "10";
                WHEN "0111" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "00";
                WHEN "1000" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "01";
                WHEN "1001" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "11";
                WHEN "1010" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "10";
                WHEN "1011" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "00";
                WHEN "1100" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "01";
                WHEN "1101" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "11";
                WHEN "1110" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "10";
                WHEN "1111" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "00";
                WHEN OTHERS =>
                    expSelectorCos_uid142_fpSinCosXTest_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt(COUNTER,3563)
    -- every=1, low=0, high=30, step=1, init=1
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i = 29 THEN
                      ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i - 30;
                    ELSE
                        ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i,5));


	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdreg(REG,3564)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdreg_q <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdmux(MUX,3565)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdmux_s <= en;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdmux: PROCESS (ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdmux_s, ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdreg_q, ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdmux_q <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdreg_q;
                  WHEN "1" => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdmux_q <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem(DUALMEM,3562)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_ia <= expSelectorCos_uid142_fpSinCosXTest_q;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_aa <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdreg_q;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_ab <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdmux_q;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 5,
        numwords_a => 31,
        width_b => 2,
        widthad_b => 5,
        numwords_b => 31,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_ia
    );
        ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_q <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_iq(1 downto 0);

	--expRPostExcCos_uid144_fpSinCosXTest(MUX,143)@52
    expRPostExcCos_uid144_fpSinCosXTest_s <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_q;
    expRPostExcCos_uid144_fpSinCosXTest: PROCESS (expRPostExcCos_uid144_fpSinCosXTest_s, expRCompSin_uid116_fpSinCosXTest_b)
    BEGIN
            CASE expRPostExcCos_uid144_fpSinCosXTest_s IS
                  WHEN "00" => expRPostExcCos_uid144_fpSinCosXTest_q <= expRCompSin_uid116_fpSinCosXTest_b;
                  WHEN "01" => expRPostExcCos_uid144_fpSinCosXTest_q <= cstBias_uid22_fpSinCosXTest_q;
                  WHEN "10" => expRPostExcCos_uid144_fpSinCosXTest_q <= cstAllZWE_uid8_fpSinCosXTest_q;
                  WHEN "11" => expRPostExcCos_uid144_fpSinCosXTest_q <= cstAllOWE_uid6_fpSinCosXTest_q;
                  WHEN OTHERS => expRPostExcCos_uid144_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--cstNaNwF_uid32_fpSinCosXTest(CONSTANT,31)
    cstNaNwF_uid32_fpSinCosXTest_q <= "0000000000000000000000000000000000000000000000000001";

	--fracRCompCos_uid115_fpSinCosXTest(BITSELECT,114)@52
    fracRCompCos_uid115_fpSinCosXTest_in <= expFracRCos_uid114_fpSinCosXTest_q(52 downto 0);
    fracRCompCos_uid115_fpSinCosXTest_b <= fracRCompCos_uid115_fpSinCosXTest_in(52 downto 1);

	--ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_nor(LOGICAL,3559)
    ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_nor_b <= ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_sticky_ena_q;
    ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_nor_q <= not (ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_nor_a or ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_nor_b);

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_mem_top(CONSTANT,3509)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_mem_top_q <= "011111";

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmp(LOGICAL,3510)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmp_a <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_mem_top_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdmux_q);
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmp_q <= "1" when ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmp_a = ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmp_b else "0";

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmpReg(REG,3511)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmpReg_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_sticky_ena(REG,3560)
    ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_nor_q = "1") THEN
                ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_sticky_ena_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_enaAnd(LOGICAL,3561)
    ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_enaAnd_a <= ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_sticky_ena_q;
    ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_enaAnd_b <= en;
    ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_enaAnd_q <= ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_enaAnd_a and ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_enaAnd_b;

	--rZOrOne_uid137_fpSinCosXTest(LOGICAL,136)@19
    rZOrOne_uid137_fpSinCosXTest_a <= yHalfCosXNotOne_uid135_fpSinCosXTest_q;
    rZOrOne_uid137_fpSinCosXTest_b <= ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a_q;
    rZOrOne_uid137_fpSinCosXTest_c <= ld_cosXIsOneXRR_uid42_fpSinCosXTest_n_to_rZOrOne_uid137_fpSinCosXTest_c_q;
    rZOrOne_uid137_fpSinCosXTest_q <= rZOrOne_uid137_fpSinCosXTest_a or rZOrOne_uid137_fpSinCosXTest_b or rZOrOne_uid137_fpSinCosXTest_c;

	--join_uid138_fpSinCosXTest(BITJOIN,137)@19
    join_uid138_fpSinCosXTest_q <= excRNaN_uid117_fpSinCosXTest_q & rZOrOne_uid137_fpSinCosXTest_q;

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdcnt(COUNTER,3505)
    -- every=1, low=0, high=31, step=1, init=1
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdcnt_i <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdcnt_i,5));


	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdreg(REG,3506)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdreg_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdmux(MUX,3507)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdmux_s <= en;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdmux: PROCESS (ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdmux_s, ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdreg_q, ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdmux_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdreg_q;
                  WHEN "1" => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdmux_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem(DUALMEM,3550)
    ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_ia <= join_uid138_fpSinCosXTest_q;
    ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_aa <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdreg_q;
    ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_ab <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdmux_q;
    ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 5,
        numwords_a => 32,
        width_b => 2,
        widthad_b => 5,
        numwords_b => 32,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_ia
    );
        ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_q <= ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_iq(1 downto 0);

	--fracRPostExcCos_uid139_fpSinCosXTest(MUX,138)@52
    fracRPostExcCos_uid139_fpSinCosXTest_s <= ld_join_uid138_fpSinCosXTest_q_to_fracRPostExcCos_uid139_fpSinCosXTest_b_replace_mem_q;
    fracRPostExcCos_uid139_fpSinCosXTest: PROCESS (fracRPostExcCos_uid139_fpSinCosXTest_s, fracRCompCos_uid115_fpSinCosXTest_b)
    BEGIN
            CASE fracRPostExcCos_uid139_fpSinCosXTest_s IS
                  WHEN "00" => fracRPostExcCos_uid139_fpSinCosXTest_q <= fracRCompCos_uid115_fpSinCosXTest_b;
                  WHEN "01" => fracRPostExcCos_uid139_fpSinCosXTest_q <= cstAllZWF_uid7_fpSinCosXTest_q;
                  WHEN "10" => fracRPostExcCos_uid139_fpSinCosXTest_q <= cstNaNwF_uid32_fpSinCosXTest_q;
                  WHEN "11" => fracRPostExcCos_uid139_fpSinCosXTest_q <= cstNaNwF_uid32_fpSinCosXTest_q;
                  WHEN OTHERS => fracRPostExcCos_uid139_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fpCos_uid156_fpSinCosXTest(BITJOIN,155)@52
    fpCos_uid156_fpSinCosXTest_q <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_q & expRPostExcCos_uid144_fpSinCosXTest_q & fracRPostExcCos_uid139_fpSinCosXTest_q;

	--ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor(LOGICAL,3547)
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_b <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena_q;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_q <= not (ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_a or ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_b);

	--ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena(REG,3548)
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_q = "1") THEN
                ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd(LOGICAL,3549)
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_a <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena_q;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_b <= en;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_q <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_a and ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_b;

	--reg_intXParity_uid49_fpSinCosXTest_0_to_signComp_uid129_fpSinCosXTest_3(REG,1378)@18
    reg_intXParity_uid49_fpSinCosXTest_0_to_signComp_uid129_fpSinCosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_intXParity_uid49_fpSinCosXTest_0_to_signComp_uid129_fpSinCosXTest_3_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_intXParity_uid49_fpSinCosXTest_0_to_signComp_uid129_fpSinCosXTest_3_q <= intXParity_uid49_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--reg_InvSinXIsX_uid127_fpSinCosXTest_0_to_signComp_uid129_fpSinCosXTest_2(REG,1379)@18
    reg_InvSinXIsX_uid127_fpSinCosXTest_0_to_signComp_uid129_fpSinCosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_InvSinXIsX_uid127_fpSinCosXTest_0_to_signComp_uid129_fpSinCosXTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_InvSinXIsX_uid127_fpSinCosXTest_0_to_signComp_uid129_fpSinCosXTest_2_q <= InvSinXIsX_uid127_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--cstBiasMwShiftM2_uid25_fpSinCosXTest(CONSTANT,24)
    cstBiasMwShiftM2_uid25_fpSinCosXTest_q <= "01111100010";

	--sinXIsXRR_uid41_fpSinCosXTest(COMPARE,40)@18
    sinXIsXRR_uid41_fpSinCosXTest_cin <= GND_q;
    sinXIsXRR_uid41_fpSinCosXTest_a <= STD_LOGIC_VECTOR("00" & cstBiasMwShiftM2_uid25_fpSinCosXTest_q) & '0';
    sinXIsXRR_uid41_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00" & reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1_q) & sinXIsXRR_uid41_fpSinCosXTest_cin(0);
            sinXIsXRR_uid41_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sinXIsXRR_uid41_fpSinCosXTest_a) - UNSIGNED(sinXIsXRR_uid41_fpSinCosXTest_b));
    sinXIsXRR_uid41_fpSinCosXTest_n(0) <= not sinXIsXRR_uid41_fpSinCosXTest_o(13);


	--InvSinXIsXRR_uid128_fpSinCosXTest(LOGICAL,127)@18
    InvSinXIsXRR_uid128_fpSinCosXTest_a <= sinXIsXRR_uid41_fpSinCosXTest_n;
    InvSinXIsXRR_uid128_fpSinCosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            InvSinXIsXRR_uid128_fpSinCosXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND VCC_q = "1") THEN
            InvSinXIsXRR_uid128_fpSinCosXTest_q <= not InvSinXIsXRR_uid128_fpSinCosXTest_a;
        END IF;
    END PROCESS;



	--signComp_uid129_fpSinCosXTest(LOGICAL,128)@19
    signComp_uid129_fpSinCosXTest_a <= InvSinXIsXRR_uid128_fpSinCosXTest_q;
    signComp_uid129_fpSinCosXTest_b <= reg_InvSinXIsX_uid127_fpSinCosXTest_0_to_signComp_uid129_fpSinCosXTest_2_q;
    signComp_uid129_fpSinCosXTest_c <= reg_intXParity_uid49_fpSinCosXTest_0_to_signComp_uid129_fpSinCosXTest_3_q;
    signComp_uid129_fpSinCosXTest_q <= signComp_uid129_fpSinCosXTest_a and signComp_uid129_fpSinCosXTest_b and signComp_uid129_fpSinCosXTest_c;

	--signX_uid37_fpSinCosXTest(BITSELECT,36)@0
    signX_uid37_fpSinCosXTest_in <= xIn_0;
    signX_uid37_fpSinCosXTest_b <= signX_uid37_fpSinCosXTest_in(63 downto 63);

	--ld_signX_uid37_fpSinCosXTest_b_to_signR_uid130_fpSinCosXTest_a(DELAY,1573)@0
    ld_signX_uid37_fpSinCosXTest_b_to_signR_uid130_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => signX_uid37_fpSinCosXTest_b, xout => ld_signX_uid37_fpSinCosXTest_b_to_signR_uid130_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--signR_uid130_fpSinCosXTest(LOGICAL,129)@19
    signR_uid130_fpSinCosXTest_a <= ld_signX_uid37_fpSinCosXTest_b_to_signR_uid130_fpSinCosXTest_a_q;
    signR_uid130_fpSinCosXTest_b <= signComp_uid129_fpSinCosXTest_q;
    signR_uid130_fpSinCosXTest_q <= signR_uid130_fpSinCosXTest_a xor signR_uid130_fpSinCosXTest_b;

	--ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem(DUALMEM,3538)
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_ia <= signR_uid130_fpSinCosXTest_q;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_aa <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdreg_q;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_ab <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdmux_q;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 32,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 32,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_ia
    );
        ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_q <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_iq(0 downto 0);

	--ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_nor(LOGICAL,3535)
    ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_nor_b <= ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_sticky_ena_q;
    ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_nor_q <= not (ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_nor_a or ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_nor_b);

	--ld_xIn_v_to_xOut_v_mem_top(CONSTANT,3401)
    ld_xIn_v_to_xOut_v_mem_top_q <= "0110010";

	--ld_xIn_v_to_xOut_v_cmp(LOGICAL,3402)
    ld_xIn_v_to_xOut_v_cmp_a <= ld_xIn_v_to_xOut_v_mem_top_q;
    ld_xIn_v_to_xOut_v_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xIn_v_to_xOut_v_replace_rdmux_q);
    ld_xIn_v_to_xOut_v_cmp_q <= "1" when ld_xIn_v_to_xOut_v_cmp_a = ld_xIn_v_to_xOut_v_cmp_b else "0";

	--ld_xIn_v_to_xOut_v_cmpReg(REG,3403)
    ld_xIn_v_to_xOut_v_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_v_to_xOut_v_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xIn_v_to_xOut_v_cmpReg_q <= ld_xIn_v_to_xOut_v_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_sticky_ena(REG,3536)
    ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_nor_q = "1") THEN
                ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_sticky_ena_q <= ld_xIn_v_to_xOut_v_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_enaAnd(LOGICAL,3537)
    ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_enaAnd_a <= ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_sticky_ena_q;
    ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_enaAnd_b <= en;
    ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_enaAnd_q <= ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_enaAnd_a and ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_enaAnd_b;

	--ld_xIn_v_to_xOut_v_replace_rdcnt(COUNTER,3397)
    -- every=1, low=0, high=50, step=1, init=1
    ld_xIn_v_to_xOut_v_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_v_to_xOut_v_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_xIn_v_to_xOut_v_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xIn_v_to_xOut_v_replace_rdcnt_i = 49 THEN
                      ld_xIn_v_to_xOut_v_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xIn_v_to_xOut_v_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xIn_v_to_xOut_v_replace_rdcnt_eq = '1') THEN
                        ld_xIn_v_to_xOut_v_replace_rdcnt_i <= ld_xIn_v_to_xOut_v_replace_rdcnt_i - 50;
                    ELSE
                        ld_xIn_v_to_xOut_v_replace_rdcnt_i <= ld_xIn_v_to_xOut_v_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xIn_v_to_xOut_v_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xIn_v_to_xOut_v_replace_rdcnt_i,6));


	--ld_xIn_v_to_xOut_v_replace_rdreg(REG,3398)
    ld_xIn_v_to_xOut_v_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_v_to_xOut_v_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xIn_v_to_xOut_v_replace_rdreg_q <= ld_xIn_v_to_xOut_v_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xIn_v_to_xOut_v_replace_rdmux(MUX,3399)
    ld_xIn_v_to_xOut_v_replace_rdmux_s <= en;
    ld_xIn_v_to_xOut_v_replace_rdmux: PROCESS (ld_xIn_v_to_xOut_v_replace_rdmux_s, ld_xIn_v_to_xOut_v_replace_rdreg_q, ld_xIn_v_to_xOut_v_replace_rdcnt_q)
    BEGIN
            CASE ld_xIn_v_to_xOut_v_replace_rdmux_s IS
                  WHEN "0" => ld_xIn_v_to_xOut_v_replace_rdmux_q <= ld_xIn_v_to_xOut_v_replace_rdreg_q;
                  WHEN "1" => ld_xIn_v_to_xOut_v_replace_rdmux_q <= ld_xIn_v_to_xOut_v_replace_rdcnt_q;
                  WHEN OTHERS => ld_xIn_v_to_xOut_v_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem(DUALMEM,3526)
    ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_reset0 <= areset;
    ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_ia <= exp_uid9_fpSinCosXTest_b;
    ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_aa <= ld_xIn_v_to_xOut_v_replace_rdreg_q;
    ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_ab <= ld_xIn_v_to_xOut_v_replace_rdmux_q;
    ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 6,
        numwords_a => 51,
        width_b => 11,
        widthad_b => 6,
        numwords_b => 51,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_iq,
        address_a => ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_aa,
        data_a => ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_ia
    );
        ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_q <= ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_iq(10 downto 0);

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_nor(LOGICAL,3513)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_nor_b <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_sticky_ena_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_nor_q <= not (ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_nor_a or ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_nor_b);

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_sticky_ena(REG,3514)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_nor_q = "1") THEN
                ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_sticky_ena_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_enaAnd(LOGICAL,3515)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_enaAnd_a <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_sticky_ena_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_enaAnd_b <= en;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_enaAnd_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_enaAnd_a and ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_enaAnd_b;

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem(DUALMEM,3504)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_ia <= sinXIsXRR_uid41_fpSinCosXTest_n;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_aa <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdreg_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_ab <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_rdmux_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 32,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 32,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_ia
    );
        ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_iq(0 downto 0);

	--ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor(LOGICAL,3488)
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_b <= ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_sticky_ena_q;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_q <= not (ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_a or ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_b);

	--ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmp(LOGICAL,3485)
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmp_a <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_mem_top_q;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_q);
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmp_q <= "1" when ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmp_a = ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmp_b else "0";

	--ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmpReg(REG,3486)
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmpReg_q <= ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_sticky_ena(REG,3489)
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_q = "1") THEN
                ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_sticky_ena_q <= ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd(LOGICAL,3490)
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_a <= ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_sticky_ena_q;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_b <= en;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_q <= ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_a and ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_b;

	--oFracXRRSmallXRR_uid90_fpSinCosXTest(BITSELECT,89)@18
    oFracXRRSmallXRR_uid90_fpSinCosXTest_in <= oFracXRR_uid43_uid43_fpSinCosXTest_q;
    oFracXRRSmallXRR_uid90_fpSinCosXTest_b <= oFracXRRSmallXRR_uid90_fpSinCosXTest_in(64 downto 10);

	--ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_inputreg(DELAY,3480)
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_inputreg : dspba_delay
    GENERIC MAP ( width => 55, depth => 1 )
    PORT MAP ( xin => oFracXRRSmallXRR_uid90_fpSinCosXTest_b, xout => ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem(DUALMEM,3481)
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_reset0 <= areset;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_ia <= ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_inputreg_q;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_aa <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdreg_q;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_ab <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_q;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 55,
        widthad_a => 5,
        numwords_a => 25,
        width_b => 55,
        widthad_b => 5,
        numwords_b => 25,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_iq,
        address_a => ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_aa,
        data_a => ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_ia
    );
        ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_q <= ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_iq(54 downto 0);

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_nor(LOGICAL,3761)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_nor_b <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_sticky_ena_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_nor_q <= not (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_nor_a or ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_nor_b);

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_sticky_ena(REG,3762)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_nor_q = "1") THEN
                ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_sticky_ena_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_enaAnd(LOGICAL,3763)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_enaAnd_a <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_sticky_ena_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_enaAnd_b <= en;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_enaAnd_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_enaAnd_a and ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_enaAnd_b;

	--zSin_uid60_fpSinCosXTest(MUX,59)@20
    zSin_uid60_fpSinCosXTest_s <= cmpYToOneMinusY_uid57_fpSinCosXTest_c;
    zSin_uid60_fpSinCosXTest: PROCESS (zSin_uid60_fpSinCosXTest_s, zSinYBottom_uid59_fpSinCosXTest_b, zSinOMyBottom_uid58_fpSinCosXTest_b)
    BEGIN
            CASE zSin_uid60_fpSinCosXTest_s IS
                  WHEN "0" => zSin_uid60_fpSinCosXTest_q <= zSinYBottom_uid59_fpSinCosXTest_b;
                  WHEN "1" => zSin_uid60_fpSinCosXTest_q <= zSinOMyBottom_uid58_fpSinCosXTest_b;
                  WHEN OTHERS => zSin_uid60_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_zSin_uid60_fpSinCosXTest_q_to_zPsinPiZ_uid84_fpSinCosXTest_a(DELAY,1520)@20
    ld_zSin_uid60_fpSinCosXTest_q_to_zPsinPiZ_uid84_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 91, depth => 1 )
    PORT MAP ( xin => zSin_uid60_fpSinCosXTest_q, xout => ld_zSin_uid60_fpSinCosXTest_q_to_zPsinPiZ_uid84_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--zPsinPiZ_uid84_fpSinCosXTest(BITSELECT,83)@21
    zPsinPiZ_uid84_fpSinCosXTest_in <= ld_zSin_uid60_fpSinCosXTest_q_to_zPsinPiZ_uid84_fpSinCosXTest_a_q(83 downto 0);
    zPsinPiZ_uid84_fpSinCosXTest_b <= zPsinPiZ_uid84_fpSinCosXTest_in(83 downto 39);

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem(DUALMEM,3752)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_reset0 <= areset;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_ia <= zPsinPiZ_uid84_fpSinCosXTest_b;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_aa <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdreg_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_ab <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdmux_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 45,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_iq,
        address_a => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_aa,
        data_a => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_ia
    );
        ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_iq(44 downto 0);

	--yT2_uid459_polyEvalsinPiZ(BITSELECT,458)@25
    yT2_uid459_polyEvalsinPiZ_in <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_mem_q;
    yT2_uid459_polyEvalsinPiZ_b <= yT2_uid459_polyEvalsinPiZ_in(44 downto 18);

	--sSM0W_uid721_pT2_uid460_polyEvalsinPiZ(BITSELECT,720)@25
    sSM0W_uid721_pT2_uid460_polyEvalsinPiZ_in <= yT2_uid459_polyEvalsinPiZ_b;
    sSM0W_uid721_pT2_uid460_polyEvalsinPiZ_b <= sSM0W_uid721_pT2_uid460_polyEvalsinPiZ_in(26 downto 22);

	--reg_sSM0W_uid721_pT2_uid460_polyEvalsinPiZ_0_to_sm0_uid722_pT2_uid460_polyEvalsinPiZ_1(REG,1314)@25
    reg_sSM0W_uid721_pT2_uid460_polyEvalsinPiZ_0_to_sm0_uid722_pT2_uid460_polyEvalsinPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid721_pT2_uid460_polyEvalsinPiZ_0_to_sm0_uid722_pT2_uid460_polyEvalsinPiZ_1_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid721_pT2_uid460_polyEvalsinPiZ_0_to_sm0_uid722_pT2_uid460_polyEvalsinPiZ_1_q <= sSM0W_uid721_pT2_uid460_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--addr_uid81_fpSinCosXTest(BITSELECT,80)@20
    addr_uid81_fpSinCosXTest_in <= zSin_uid60_fpSinCosXTest_q;
    addr_uid81_fpSinCosXTest_b <= addr_uid81_fpSinCosXTest_in(90 downto 84);

	--reg_addr_uid81_fpSinCosXTest_0_to_memoryC5_uid446_tableGensinPiZ_0(REG,1308)@20
    reg_addr_uid81_fpSinCosXTest_0_to_memoryC5_uid446_tableGensinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addr_uid81_fpSinCosXTest_0_to_memoryC5_uid446_tableGensinPiZ_0_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addr_uid81_fpSinCosXTest_0_to_memoryC5_uid446_tableGensinPiZ_0_q <= addr_uid81_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC5_uid446_tableGensinPiZ(LOOKUP,445)@21
    memoryC5_uid446_tableGensinPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            memoryC5_uid446_tableGensinPiZ_q <= "111111111000110111";
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            CASE (reg_addr_uid81_fpSinCosXTest_0_to_memoryC5_uid446_tableGensinPiZ_0_q) IS
                WHEN "0000000" =>  memoryC5_uid446_tableGensinPiZ_q <= "111111111000110111";
                WHEN "0000001" =>  memoryC5_uid446_tableGensinPiZ_q <= "111111101001111100";
                WHEN "0000010" =>  memoryC5_uid446_tableGensinPiZ_q <= "111111011100000011";
                WHEN "0000011" =>  memoryC5_uid446_tableGensinPiZ_q <= "111111001110000011";
                WHEN "0000100" =>  memoryC5_uid446_tableGensinPiZ_q <= "111110111111010110";
                WHEN "0000101" =>  memoryC5_uid446_tableGensinPiZ_q <= "111110110001001110";
                WHEN "0000110" =>  memoryC5_uid446_tableGensinPiZ_q <= "111110100010101100";
                WHEN "0000111" =>  memoryC5_uid446_tableGensinPiZ_q <= "111110010011111010";
                WHEN "0001000" =>  memoryC5_uid446_tableGensinPiZ_q <= "111110000110011001";
                WHEN "0001001" =>  memoryC5_uid446_tableGensinPiZ_q <= "111101110111111001";
                WHEN "0001010" =>  memoryC5_uid446_tableGensinPiZ_q <= "111101101000110011";
                WHEN "0001011" =>  memoryC5_uid446_tableGensinPiZ_q <= "111101011010111010";
                WHEN "0001100" =>  memoryC5_uid446_tableGensinPiZ_q <= "111101001100100111";
                WHEN "0001101" =>  memoryC5_uid446_tableGensinPiZ_q <= "111100111110110001";
                WHEN "0001110" =>  memoryC5_uid446_tableGensinPiZ_q <= "111100110000011101";
                WHEN "0001111" =>  memoryC5_uid446_tableGensinPiZ_q <= "111100100010110111";
                WHEN "0010000" =>  memoryC5_uid446_tableGensinPiZ_q <= "111100010011111110";
                WHEN "0010001" =>  memoryC5_uid446_tableGensinPiZ_q <= "111100000101011110";
                WHEN "0010010" =>  memoryC5_uid446_tableGensinPiZ_q <= "111011110111100000";
                WHEN "0010011" =>  memoryC5_uid446_tableGensinPiZ_q <= "111011101010001111";
                WHEN "0010100" =>  memoryC5_uid446_tableGensinPiZ_q <= "111011011011000010";
                WHEN "0010101" =>  memoryC5_uid446_tableGensinPiZ_q <= "111011001101001010";
                WHEN "0010110" =>  memoryC5_uid446_tableGensinPiZ_q <= "111010111110100100";
                WHEN "0010111" =>  memoryC5_uid446_tableGensinPiZ_q <= "111010110010001110";
                WHEN "0011000" =>  memoryC5_uid446_tableGensinPiZ_q <= "111010100011010101";
                WHEN "0011001" =>  memoryC5_uid446_tableGensinPiZ_q <= "111010010101100010";
                WHEN "0011010" =>  memoryC5_uid446_tableGensinPiZ_q <= "111010001000101101";
                WHEN "0011011" =>  memoryC5_uid446_tableGensinPiZ_q <= "111001111010000111";
                WHEN "0011100" =>  memoryC5_uid446_tableGensinPiZ_q <= "111001101011110011";
                WHEN "0011101" =>  memoryC5_uid446_tableGensinPiZ_q <= "111001011110001001";
                WHEN "0011110" =>  memoryC5_uid446_tableGensinPiZ_q <= "111001010001100010";
                WHEN "0011111" =>  memoryC5_uid446_tableGensinPiZ_q <= "111001000010101110";
                WHEN "0100000" =>  memoryC5_uid446_tableGensinPiZ_q <= "111000110110001101";
                WHEN "0100001" =>  memoryC5_uid446_tableGensinPiZ_q <= "111000101000010010";
                WHEN "0100010" =>  memoryC5_uid446_tableGensinPiZ_q <= "111000011010010111";
                WHEN "0100011" =>  memoryC5_uid446_tableGensinPiZ_q <= "111000001101011101";
                WHEN "0100100" =>  memoryC5_uid446_tableGensinPiZ_q <= "110111111111110000";
                WHEN "0100101" =>  memoryC5_uid446_tableGensinPiZ_q <= "110111110011010101";
                WHEN "0100110" =>  memoryC5_uid446_tableGensinPiZ_q <= "110111100101100001";
                WHEN "0100111" =>  memoryC5_uid446_tableGensinPiZ_q <= "110111011000110010";
                WHEN "0101000" =>  memoryC5_uid446_tableGensinPiZ_q <= "110111001100000101";
                WHEN "0101001" =>  memoryC5_uid446_tableGensinPiZ_q <= "110110111110011100";
                WHEN "0101010" =>  memoryC5_uid446_tableGensinPiZ_q <= "110110110010100011";
                WHEN "0101011" =>  memoryC5_uid446_tableGensinPiZ_q <= "110110100100101111";
                WHEN "0101100" =>  memoryC5_uid446_tableGensinPiZ_q <= "110110010111110100";
                WHEN "0101101" =>  memoryC5_uid446_tableGensinPiZ_q <= "110110001011010011";
                WHEN "0101110" =>  memoryC5_uid446_tableGensinPiZ_q <= "110101111111010100";
                WHEN "0101111" =>  memoryC5_uid446_tableGensinPiZ_q <= "110101110010100001";
                WHEN "0110000" =>  memoryC5_uid446_tableGensinPiZ_q <= "110101100110011111";
                WHEN "0110001" =>  memoryC5_uid446_tableGensinPiZ_q <= "110101011001001111";
                WHEN "0110010" =>  memoryC5_uid446_tableGensinPiZ_q <= "110101001101011000";
                WHEN "0110011" =>  memoryC5_uid446_tableGensinPiZ_q <= "110101000000011000";
                WHEN "0110100" =>  memoryC5_uid446_tableGensinPiZ_q <= "110100110100010010";
                WHEN "0110101" =>  memoryC5_uid446_tableGensinPiZ_q <= "110100101000111101";
                WHEN "0110110" =>  memoryC5_uid446_tableGensinPiZ_q <= "110100011100100101";
                WHEN "0110111" =>  memoryC5_uid446_tableGensinPiZ_q <= "110100010000100101";
                WHEN "0111000" =>  memoryC5_uid446_tableGensinPiZ_q <= "110100000101000111";
                WHEN "0111001" =>  memoryC5_uid446_tableGensinPiZ_q <= "110011111001010111";
                WHEN "0111010" =>  memoryC5_uid446_tableGensinPiZ_q <= "110011101101101011";
                WHEN "0111011" =>  memoryC5_uid446_tableGensinPiZ_q <= "110011100001100110";
                WHEN "0111100" =>  memoryC5_uid446_tableGensinPiZ_q <= "110011010111100000";
                WHEN "0111101" =>  memoryC5_uid446_tableGensinPiZ_q <= "110011001011001101";
                WHEN "0111110" =>  memoryC5_uid446_tableGensinPiZ_q <= "110011000000110110";
                WHEN "0111111" =>  memoryC5_uid446_tableGensinPiZ_q <= "110010110100011010";
                WHEN "1000000" =>  memoryC5_uid446_tableGensinPiZ_q <= "110010101001110110";
                WHEN "1000001" =>  memoryC5_uid446_tableGensinPiZ_q <= "110010011111000000";
                WHEN "1000010" =>  memoryC5_uid446_tableGensinPiZ_q <= "110010010011101100";
                WHEN "1000011" =>  memoryC5_uid446_tableGensinPiZ_q <= "110010001000100110";
                WHEN "1000100" =>  memoryC5_uid446_tableGensinPiZ_q <= "110001111110011000";
                WHEN "1000101" =>  memoryC5_uid446_tableGensinPiZ_q <= "110001110011101001";
                WHEN "1000110" =>  memoryC5_uid446_tableGensinPiZ_q <= "110001101001001101";
                WHEN "1000111" =>  memoryC5_uid446_tableGensinPiZ_q <= "110001011110111100";
                WHEN "1001000" =>  memoryC5_uid446_tableGensinPiZ_q <= "110001010101100011";
                WHEN "1001001" =>  memoryC5_uid446_tableGensinPiZ_q <= "110001001011000110";
                WHEN "1001010" =>  memoryC5_uid446_tableGensinPiZ_q <= "110001000000101001";
                WHEN "1001011" =>  memoryC5_uid446_tableGensinPiZ_q <= "110000110111000110";
                WHEN "1001100" =>  memoryC5_uid446_tableGensinPiZ_q <= "110000101100001100";
                WHEN "1001101" =>  memoryC5_uid446_tableGensinPiZ_q <= "110000100011100100";
                WHEN "1001110" =>  memoryC5_uid446_tableGensinPiZ_q <= "110000011001101010";
                WHEN "1001111" =>  memoryC5_uid446_tableGensinPiZ_q <= "110000001111101100";
                WHEN "1010000" =>  memoryC5_uid446_tableGensinPiZ_q <= "110000000110100011";
                WHEN "1010001" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111111110011001";
                WHEN "1010010" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111110101011001";
                WHEN "1010011" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111101011001101";
                WHEN "1010100" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111100010110111";
                WHEN "1010101" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111011010001000";
                WHEN "1010110" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111010001010101";
                WHEN "1010111" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111001000100101";
                WHEN "1011000" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111000000101101";
                WHEN "1011001" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110111000001010";
                WHEN "1011010" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110110000010011";
                WHEN "1011011" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110101000011100";
                WHEN "1011100" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110100000111000";
                WHEN "1011101" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110011000111111";
                WHEN "1011110" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110010001110011";
                WHEN "1011111" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110001010011101";
                WHEN "1100000" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110000001110111";
                WHEN "1100001" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101111011011100";
                WHEN "1100010" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101110100000110";
                WHEN "1100011" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101101101011010";
                WHEN "1100100" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101100110101011";
                WHEN "1100101" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101100000010000";
                WHEN "1100110" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101011000111001";
                WHEN "1100111" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101010011100100";
                WHEN "1101000" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101001101000101";
                WHEN "1101001" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101000110011001";
                WHEN "1101010" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101000000000001";
                WHEN "1101011" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100111010010000";
                WHEN "1101100" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100110101000010";
                WHEN "1101101" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100110000000001";
                WHEN "1101110" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100101001100011";
                WHEN "1101111" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100100101110101";
                WHEN "1110000" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100100000010100";
                WHEN "1110001" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100011010100111";
                WHEN "1110010" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100010110011001";
                WHEN "1110011" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100010001110100";
                WHEN "1110100" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100001101001100";
                WHEN "1110101" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100001000010001";
                WHEN "1110110" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100000011110101";
                WHEN "1110111" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011111111110010";
                WHEN "1111000" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011111100100100";
                WHEN "1111001" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011111000100000";
                WHEN "1111010" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011110100011101";
                WHEN "1111011" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011110001010010";
                WHEN "1111100" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011101101100010";
                WHEN "1111101" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011101010101111";
                WHEN "1111110" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011100111011001";
                WHEN "1111111" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011100100010110";
                WHEN OTHERS =>
                    memoryC5_uid446_tableGensinPiZ_q <= (others => '-');
            END CASE;
        END IF;
    END PROCESS;


	--yT1_uid453_polyEvalsinPiZ(BITSELECT,452)@21
    yT1_uid453_polyEvalsinPiZ_in <= zPsinPiZ_uid84_fpSinCosXTest_b;
    yT1_uid453_polyEvalsinPiZ_b <= yT1_uid453_polyEvalsinPiZ_in(44 downto 27);

	--reg_yT1_uid453_polyEvalsinPiZ_0_to_prodXY_uid714_pT1_uid454_polyEvalsinPiZ_0(REG,1309)@21
    reg_yT1_uid453_polyEvalsinPiZ_0_to_prodXY_uid714_pT1_uid454_polyEvalsinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid453_polyEvalsinPiZ_0_to_prodXY_uid714_pT1_uid454_polyEvalsinPiZ_0_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid453_polyEvalsinPiZ_0_to_prodXY_uid714_pT1_uid454_polyEvalsinPiZ_0_q <= yT1_uid453_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid714_pT1_uid454_polyEvalsinPiZ(MULT,713)@22
    prodXY_uid714_pT1_uid454_polyEvalsinPiZ_pr <= signed(resize(UNSIGNED(prodXY_uid714_pT1_uid454_polyEvalsinPiZ_a),19)) * SIGNED(prodXY_uid714_pT1_uid454_polyEvalsinPiZ_b);
    prodXY_uid714_pT1_uid454_polyEvalsinPiZ_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid714_pT1_uid454_polyEvalsinPiZ_a <= (others => '0');
            prodXY_uid714_pT1_uid454_polyEvalsinPiZ_b <= (others => '0');
            prodXY_uid714_pT1_uid454_polyEvalsinPiZ_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid714_pT1_uid454_polyEvalsinPiZ_a <= reg_yT1_uid453_polyEvalsinPiZ_0_to_prodXY_uid714_pT1_uid454_polyEvalsinPiZ_0_q;
                prodXY_uid714_pT1_uid454_polyEvalsinPiZ_b <= memoryC5_uid446_tableGensinPiZ_q;
                prodXY_uid714_pT1_uid454_polyEvalsinPiZ_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid714_pT1_uid454_polyEvalsinPiZ_pr,36));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid714_pT1_uid454_polyEvalsinPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid714_pT1_uid454_polyEvalsinPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid714_pT1_uid454_polyEvalsinPiZ_q <= prodXY_uid714_pT1_uid454_polyEvalsinPiZ_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ(BITSELECT,714)@25
    prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ_in <= prodXY_uid714_pT1_uid454_polyEvalsinPiZ_q;
    prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ_b <= prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ_in(35 downto 17);

	--highBBits_uid456_polyEvalsinPiZ(BITSELECT,455)@25
    highBBits_uid456_polyEvalsinPiZ_in <= prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ_b;
    highBBits_uid456_polyEvalsinPiZ_b <= highBBits_uid456_polyEvalsinPiZ_in(18 downto 1);

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_nor(LOGICAL,4009)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_nor_b <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_nor_q <= not (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_nor_a or ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_sticky_ena(REG,4010)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_nor_q = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_sticky_ena_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_enaAnd(LOGICAL,4011)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_enaAnd_a <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_enaAnd_b <= en;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_enaAnd_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_enaAnd_a and ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem(DUALMEM,4000)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_reset0 <= areset;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_ia <= addr_uid81_fpSinCosXTest_b;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_aa <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdreg_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_ab <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT2_uid459_polyEvalsinPiZ_a_replace_rdmux_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 7,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_iq,
        address_a => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_aa,
        data_a => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_ia
    );
        ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_iq(6 downto 0);

	--reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0(REG,1310)@24
    reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC4_uid445_tableGensinPiZ(LOOKUP,444)@25
    memoryC4_uid445_tableGensinPiZ: PROCESS (reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_addr_uid81_fpSinCosXTest_0_to_memoryC4_uid445_tableGensinPiZ_0_q) IS
                WHEN "0000000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100011001101100110010001";
                WHEN "0000001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100011001101000011100001";
                WHEN "0000010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100011001011010110010100";
                WHEN "0000011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100011001000100001101111";
                WHEN "0000100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100011000100100111000100";
                WHEN "0000101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100010111111100010101011";
                WHEN "0000110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100010111001010111111101";
                WHEN "0000111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100010110010000110011001";
                WHEN "0001000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100010101001101001001111";
                WHEN "0001001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100010100000000111001010";
                WHEN "0001010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100010010101011111100011";
                WHEN "0001011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100010001001101100111101";
                WHEN "0001100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100001111100110100001000";
                WHEN "0001101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100001101110110011000000";
                WHEN "0001110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100001011111101100000000";
                WHEN "0001111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100001001111011011111010";
                WHEN "0010000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100000111110001000100001";
                WHEN "0010001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100000101011101101000111";
                WHEN "0010010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100000011000001001101000";
                WHEN "0010011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100000000011011110001010";
                WHEN "0010100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011111101101110001001011";
                WHEN "0010101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011111010110111010110011";
                WHEN "0010110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011110111111000000000111";
                WHEN "0010111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011110100101111001111001";
                WHEN "0011000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011110001011110100101010";
                WHEN "0011001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011101110000100111011000";
                WHEN "0011010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011101010100010010000010";
                WHEN "0011011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011100110110111100100001";
                WHEN "0011100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011100011000100001100010";
                WHEN "0011101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011011111001000000010001";
                WHEN "0011110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011011011000010111111111";
                WHEN "0011111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011010110110110001100100";
                WHEN "0100000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011010010100000001001001";
                WHEN "0100001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011001110000010001010010";
                WHEN "0100010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011001001011011101111011";
                WHEN "0100011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011000100101100101000000";
                WHEN "0100100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010111111110101011011010";
                WHEN "0100101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010111010110101100000000";
                WHEN "0100110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010110101101101110011111";
                WHEN "0100111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010110000011101100011001";
                WHEN "0101000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010101011000101000101000";
                WHEN "0101001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010100101100100110000001";
                WHEN "0101010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010011111111011110010101";
                WHEN "0101011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010011010001011011000010";
                WHEN "0101100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010010100010010101100000";
                WHEN "0101101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010001110010001111001110";
                WHEN "0101110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010001000001000111101100";
                WHEN "0101111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010000001111000011101111";
                WHEN "0110000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001111011011111111010010";
                WHEN "0110001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001110100111111111100000";
                WHEN "0110010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001101110010111110010100";
                WHEN "0110011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001100111101000010110110";
                WHEN "0110100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001100000110000111110110";
                WHEN "0110101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001011001110001110001011";
                WHEN "0110110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001010010101011011000001";
                WHEN "0110111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001001011011101010111110";
                WHEN "0111000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001000100000111110010110";
                WHEN "0111001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000111100101010111101011";
                WHEN "0111010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000110101000110110010111";
                WHEN "0111011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000101101011011100001110";
                WHEN "0111100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000100101101000011000100";
                WHEN "0111101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000011101101110110110111";
                WHEN "0111110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000010101101101100110110";
                WHEN "0111111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000001101100110000001101";
                WHEN "1000000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000000101010110110111111";
                WHEN "1000001" =>  memoryC4_uid445_tableGensinPiZ_q <= "001111111101000000111100101";
                WHEN "1000010" =>  memoryC4_uid445_tableGensinPiZ_q <= "001111110100100100010101010";
                WHEN "1000011" =>  memoryC4_uid445_tableGensinPiZ_q <= "001111101100000000111001100";
                WHEN "1000100" =>  memoryC4_uid445_tableGensinPiZ_q <= "001111100011010110011100110";
                WHEN "1000101" =>  memoryC4_uid445_tableGensinPiZ_q <= "001111011010100101100010101";
                WHEN "1000110" =>  memoryC4_uid445_tableGensinPiZ_q <= "001111010001101110000000011";
                WHEN "1000111" =>  memoryC4_uid445_tableGensinPiZ_q <= "001111001000101111110111111";
                WHEN "1001000" =>  memoryC4_uid445_tableGensinPiZ_q <= "001110111111101011000001001";
                WHEN "1001001" =>  memoryC4_uid445_tableGensinPiZ_q <= "001110110110100000001001010";
                WHEN "1001010" =>  memoryC4_uid445_tableGensinPiZ_q <= "001110101101001111000010101";
                WHEN "1001011" =>  memoryC4_uid445_tableGensinPiZ_q <= "001110100011110111010100011";
                WHEN "1001100" =>  memoryC4_uid445_tableGensinPiZ_q <= "001110011010011001111100000";
                WHEN "1001101" =>  memoryC4_uid445_tableGensinPiZ_q <= "001110010000110101101101000";
                WHEN "1001110" =>  memoryC4_uid445_tableGensinPiZ_q <= "001110000111001011111000100";
                WHEN "1001111" =>  memoryC4_uid445_tableGensinPiZ_q <= "001101111101011100001001101";
                WHEN "1010000" =>  memoryC4_uid445_tableGensinPiZ_q <= "001101110011100110010001101";
                WHEN "1010001" =>  memoryC4_uid445_tableGensinPiZ_q <= "001101101001101010001111111";
                WHEN "1010010" =>  memoryC4_uid445_tableGensinPiZ_q <= "001101011111101000110011001";
                WHEN "1010011" =>  memoryC4_uid445_tableGensinPiZ_q <= "001101010101100010000101001";
                WHEN "1010100" =>  memoryC4_uid445_tableGensinPiZ_q <= "001101001011010101001100000";
                WHEN "1010101" =>  memoryC4_uid445_tableGensinPiZ_q <= "001101000001000010111011111";
                WHEN "1010110" =>  memoryC4_uid445_tableGensinPiZ_q <= "001100110110101011010010000";
                WHEN "1010111" =>  memoryC4_uid445_tableGensinPiZ_q <= "001100101100001110010010111";
                WHEN "1011000" =>  memoryC4_uid445_tableGensinPiZ_q <= "001100100001101011101111001";
                WHEN "1011001" =>  memoryC4_uid445_tableGensinPiZ_q <= "001100010111000100001100110";
                WHEN "1011010" =>  memoryC4_uid445_tableGensinPiZ_q <= "001100001100010111010110000";
                WHEN "1011011" =>  memoryC4_uid445_tableGensinPiZ_q <= "001100000001100101011110010";
                WHEN "1011100" =>  memoryC4_uid445_tableGensinPiZ_q <= "001011110110101110100010000";
                WHEN "1011101" =>  memoryC4_uid445_tableGensinPiZ_q <= "001011101011110010111000001";
                WHEN "1011110" =>  memoryC4_uid445_tableGensinPiZ_q <= "001011100000110010001011100";
                WHEN "1011111" =>  memoryC4_uid445_tableGensinPiZ_q <= "001011010101101100110110001";
                WHEN "1100000" =>  memoryC4_uid445_tableGensinPiZ_q <= "001011001010100011010010100";
                WHEN "1100001" =>  memoryC4_uid445_tableGensinPiZ_q <= "001010111111010100100000000";
                WHEN "1100010" =>  memoryC4_uid445_tableGensinPiZ_q <= "001010110100000001100100001";
                WHEN "1100011" =>  memoryC4_uid445_tableGensinPiZ_q <= "001010101000101001111111111";
                WHEN "1100100" =>  memoryC4_uid445_tableGensinPiZ_q <= "001010011101001110001110100";
                WHEN "1100101" =>  memoryC4_uid445_tableGensinPiZ_q <= "001010010001101110000111011";
                WHEN "1100110" =>  memoryC4_uid445_tableGensinPiZ_q <= "001010000110001010010000101";
                WHEN "1100111" =>  memoryC4_uid445_tableGensinPiZ_q <= "001001111010100001101001011";
                WHEN "1101000" =>  memoryC4_uid445_tableGensinPiZ_q <= "001001101110110101011110111";
                WHEN "1101001" =>  memoryC4_uid445_tableGensinPiZ_q <= "001001100011000101100010110";
                WHEN "1101010" =>  memoryC4_uid445_tableGensinPiZ_q <= "001001010111010001110000000";
                WHEN "1101011" =>  memoryC4_uid445_tableGensinPiZ_q <= "001001001011011010000100110";
                WHEN "1101100" =>  memoryC4_uid445_tableGensinPiZ_q <= "001000111111011110100110110";
                WHEN "1101101" =>  memoryC4_uid445_tableGensinPiZ_q <= "001000110011011111100011011";
                WHEN "1101110" =>  memoryC4_uid445_tableGensinPiZ_q <= "001000100111011101101000000";
                WHEN "1101111" =>  memoryC4_uid445_tableGensinPiZ_q <= "001000011011010111011010111";
                WHEN "1110000" =>  memoryC4_uid445_tableGensinPiZ_q <= "001000001111001110100101111";
                WHEN "1110001" =>  memoryC4_uid445_tableGensinPiZ_q <= "001000000011000010101011011";
                WHEN "1110010" =>  memoryC4_uid445_tableGensinPiZ_q <= "000111110110110011001011111";
                WHEN "1110011" =>  memoryC4_uid445_tableGensinPiZ_q <= "000111101010100000111010110";
                WHEN "1110100" =>  memoryC4_uid445_tableGensinPiZ_q <= "000111011110001011101111011";
                WHEN "1110101" =>  memoryC4_uid445_tableGensinPiZ_q <= "000111010001110011111001001";
                WHEN "1110110" =>  memoryC4_uid445_tableGensinPiZ_q <= "000111000101011001001110011";
                WHEN "1110111" =>  memoryC4_uid445_tableGensinPiZ_q <= "000110111000111011110001110";
                WHEN "1111000" =>  memoryC4_uid445_tableGensinPiZ_q <= "000110101100011011100110000";
                WHEN "1111001" =>  memoryC4_uid445_tableGensinPiZ_q <= "000110011111111001010001010";
                WHEN "1111010" =>  memoryC4_uid445_tableGensinPiZ_q <= "000110010011010100100110001";
                WHEN "1111011" =>  memoryC4_uid445_tableGensinPiZ_q <= "000110000110101101011010111";
                WHEN "1111100" =>  memoryC4_uid445_tableGensinPiZ_q <= "000101111010000100010001101";
                WHEN "1111101" =>  memoryC4_uid445_tableGensinPiZ_q <= "000101101101011000110010100";
                WHEN "1111110" =>  memoryC4_uid445_tableGensinPiZ_q <= "000101100000101011100010000";
                WHEN "1111111" =>  memoryC4_uid445_tableGensinPiZ_q <= "000101010011111100010110100";
                WHEN OTHERS =>
                    memoryC4_uid445_tableGensinPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--sumAHighB_uid457_polyEvalsinPiZ(ADD,456)@25
    sumAHighB_uid457_polyEvalsinPiZ_a <= STD_LOGIC_VECTOR((27 downto 27 => memoryC4_uid445_tableGensinPiZ_q(26)) & memoryC4_uid445_tableGensinPiZ_q);
    sumAHighB_uid457_polyEvalsinPiZ_b <= STD_LOGIC_VECTOR((27 downto 18 => highBBits_uid456_polyEvalsinPiZ_b(17)) & highBBits_uid456_polyEvalsinPiZ_b);
            sumAHighB_uid457_polyEvalsinPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid457_polyEvalsinPiZ_a) + SIGNED(sumAHighB_uid457_polyEvalsinPiZ_b));
    sumAHighB_uid457_polyEvalsinPiZ_q <= sumAHighB_uid457_polyEvalsinPiZ_o(27 downto 0);


	--lowRangeB_uid455_polyEvalsinPiZ(BITSELECT,454)@25
    lowRangeB_uid455_polyEvalsinPiZ_in <= prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ_b(0 downto 0);
    lowRangeB_uid455_polyEvalsinPiZ_b <= lowRangeB_uid455_polyEvalsinPiZ_in(0 downto 0);

	--s1_uid455_uid458_polyEvalsinPiZ(BITJOIN,457)@25
    s1_uid455_uid458_polyEvalsinPiZ_q <= sumAHighB_uid457_polyEvalsinPiZ_q & lowRangeB_uid455_polyEvalsinPiZ_b;

	--sSM0H_uid720_pT2_uid460_polyEvalsinPiZ(BITSELECT,719)@25
    sSM0H_uid720_pT2_uid460_polyEvalsinPiZ_in <= s1_uid455_uid458_polyEvalsinPiZ_q(1 downto 0);
    sSM0H_uid720_pT2_uid460_polyEvalsinPiZ_b <= sSM0H_uid720_pT2_uid460_polyEvalsinPiZ_in(1 downto 0);

	--reg_sSM0H_uid720_pT2_uid460_polyEvalsinPiZ_0_to_sm0_uid722_pT2_uid460_polyEvalsinPiZ_0(REG,1313)@25
    reg_sSM0H_uid720_pT2_uid460_polyEvalsinPiZ_0_to_sm0_uid722_pT2_uid460_polyEvalsinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid720_pT2_uid460_polyEvalsinPiZ_0_to_sm0_uid722_pT2_uid460_polyEvalsinPiZ_0_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid720_pT2_uid460_polyEvalsinPiZ_0_to_sm0_uid722_pT2_uid460_polyEvalsinPiZ_0_q <= sSM0H_uid720_pT2_uid460_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid722_pT2_uid460_polyEvalsinPiZ(MULT,721)@26
    sm0_uid722_pT2_uid460_polyEvalsinPiZ_pr <= UNSIGNED(sm0_uid722_pT2_uid460_polyEvalsinPiZ_a) * UNSIGNED(sm0_uid722_pT2_uid460_polyEvalsinPiZ_b);
    sm0_uid722_pT2_uid460_polyEvalsinPiZ_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid722_pT2_uid460_polyEvalsinPiZ_a <= (others => '0');
            sm0_uid722_pT2_uid460_polyEvalsinPiZ_b <= (others => '0');
            sm0_uid722_pT2_uid460_polyEvalsinPiZ_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid722_pT2_uid460_polyEvalsinPiZ_a <= reg_sSM0H_uid720_pT2_uid460_polyEvalsinPiZ_0_to_sm0_uid722_pT2_uid460_polyEvalsinPiZ_0_q;
                sm0_uid722_pT2_uid460_polyEvalsinPiZ_b <= reg_sSM0W_uid721_pT2_uid460_polyEvalsinPiZ_0_to_sm0_uid722_pT2_uid460_polyEvalsinPiZ_1_q;
                sm0_uid722_pT2_uid460_polyEvalsinPiZ_s1 <= STD_LOGIC_VECTOR(sm0_uid722_pT2_uid460_polyEvalsinPiZ_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid722_pT2_uid460_polyEvalsinPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid722_pT2_uid460_polyEvalsinPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid722_pT2_uid460_polyEvalsinPiZ_q <= sm0_uid722_pT2_uid460_polyEvalsinPiZ_s1;
            END IF;
        END IF;
    END PROCESS;

	--yTop27Bits_uid718_pT2_uid460_polyEvalsinPiZ(BITSELECT,717)@25
    yTop27Bits_uid718_pT2_uid460_polyEvalsinPiZ_in <= s1_uid455_uid458_polyEvalsinPiZ_q;
    yTop27Bits_uid718_pT2_uid460_polyEvalsinPiZ_b <= yTop27Bits_uid718_pT2_uid460_polyEvalsinPiZ_in(28 downto 2);

	--reg_yTop27Bits_uid718_pT2_uid460_polyEvalsinPiZ_0_to_topProd_uid719_pT2_uid460_polyEvalsinPiZ_1(REG,1311)@25
    reg_yTop27Bits_uid718_pT2_uid460_polyEvalsinPiZ_0_to_topProd_uid719_pT2_uid460_polyEvalsinPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid718_pT2_uid460_polyEvalsinPiZ_0_to_topProd_uid719_pT2_uid460_polyEvalsinPiZ_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid718_pT2_uid460_polyEvalsinPiZ_0_to_topProd_uid719_pT2_uid460_polyEvalsinPiZ_1_q <= yTop27Bits_uid718_pT2_uid460_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid719_pT2_uid460_polyEvalsinPiZ_0(REG,1312)@25
    reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid719_pT2_uid460_polyEvalsinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid719_pT2_uid460_polyEvalsinPiZ_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid719_pT2_uid460_polyEvalsinPiZ_0_q <= yT2_uid459_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid719_pT2_uid460_polyEvalsinPiZ(MULT,718)@26
    topProd_uid719_pT2_uid460_polyEvalsinPiZ_pr <= signed(resize(UNSIGNED(topProd_uid719_pT2_uid460_polyEvalsinPiZ_a),28)) * SIGNED(topProd_uid719_pT2_uid460_polyEvalsinPiZ_b);
    topProd_uid719_pT2_uid460_polyEvalsinPiZ_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid719_pT2_uid460_polyEvalsinPiZ_a <= (others => '0');
            topProd_uid719_pT2_uid460_polyEvalsinPiZ_b <= (others => '0');
            topProd_uid719_pT2_uid460_polyEvalsinPiZ_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid719_pT2_uid460_polyEvalsinPiZ_a <= reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid719_pT2_uid460_polyEvalsinPiZ_0_q;
                topProd_uid719_pT2_uid460_polyEvalsinPiZ_b <= reg_yTop27Bits_uid718_pT2_uid460_polyEvalsinPiZ_0_to_topProd_uid719_pT2_uid460_polyEvalsinPiZ_1_q;
                topProd_uid719_pT2_uid460_polyEvalsinPiZ_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid719_pT2_uid460_polyEvalsinPiZ_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid719_pT2_uid460_polyEvalsinPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid719_pT2_uid460_polyEvalsinPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid719_pT2_uid460_polyEvalsinPiZ_q <= topProd_uid719_pT2_uid460_polyEvalsinPiZ_s1;
            END IF;
        END IF;
    END PROCESS;

	--highABits_uid724_pT2_uid460_polyEvalsinPiZ(BITSELECT,723)@29
    highABits_uid724_pT2_uid460_polyEvalsinPiZ_in <= topProd_uid719_pT2_uid460_polyEvalsinPiZ_q;
    highABits_uid724_pT2_uid460_polyEvalsinPiZ_b <= highABits_uid724_pT2_uid460_polyEvalsinPiZ_in(53 downto 20);

	--sumHighA_B_uid725_pT2_uid460_polyEvalsinPiZ(ADD,724)@29
    sumHighA_B_uid725_pT2_uid460_polyEvalsinPiZ_a <= STD_LOGIC_VECTOR((35 downto 34 => highABits_uid724_pT2_uid460_polyEvalsinPiZ_b(33)) & highABits_uid724_pT2_uid460_polyEvalsinPiZ_b);
    sumHighA_B_uid725_pT2_uid460_polyEvalsinPiZ_b <= STD_LOGIC_VECTOR('0' & "0000000000000000000000000000" & sm0_uid722_pT2_uid460_polyEvalsinPiZ_q);
            sumHighA_B_uid725_pT2_uid460_polyEvalsinPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumHighA_B_uid725_pT2_uid460_polyEvalsinPiZ_a) + SIGNED(sumHighA_B_uid725_pT2_uid460_polyEvalsinPiZ_b));
    sumHighA_B_uid725_pT2_uid460_polyEvalsinPiZ_q <= sumHighA_B_uid725_pT2_uid460_polyEvalsinPiZ_o(34 downto 0);


	--lowRangeA_uid723_pT2_uid460_polyEvalsinPiZ(BITSELECT,722)@29
    lowRangeA_uid723_pT2_uid460_polyEvalsinPiZ_in <= topProd_uid719_pT2_uid460_polyEvalsinPiZ_q(19 downto 0);
    lowRangeA_uid723_pT2_uid460_polyEvalsinPiZ_b <= lowRangeA_uid723_pT2_uid460_polyEvalsinPiZ_in(19 downto 0);

	--add0_uid723_uid726_pT2_uid460_polyEvalsinPiZ(BITJOIN,725)@29
    add0_uid723_uid726_pT2_uid460_polyEvalsinPiZ_q <= sumHighA_B_uid725_pT2_uid460_polyEvalsinPiZ_q & lowRangeA_uid723_pT2_uid460_polyEvalsinPiZ_b;

	--R_uid727_pT2_uid460_polyEvalsinPiZ(BITSELECT,726)@29
    R_uid727_pT2_uid460_polyEvalsinPiZ_in <= add0_uid723_uid726_pT2_uid460_polyEvalsinPiZ_q(53 downto 0);
    R_uid727_pT2_uid460_polyEvalsinPiZ_b <= R_uid727_pT2_uid460_polyEvalsinPiZ_in(53 downto 23);

	--reg_R_uid727_pT2_uid460_polyEvalsinPiZ_0_to_ts2_uid463_polyEvalsinPiZ_1(REG,1315)@29
    reg_R_uid727_pT2_uid460_polyEvalsinPiZ_0_to_ts2_uid463_polyEvalsinPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid727_pT2_uid460_polyEvalsinPiZ_0_to_ts2_uid463_polyEvalsinPiZ_1_q <= "0000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid727_pT2_uid460_polyEvalsinPiZ_0_to_ts2_uid463_polyEvalsinPiZ_1_q <= R_uid727_pT2_uid460_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_nor(LOGICAL,3997)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_nor_b <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_nor_q <= not (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_nor_a or ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_sticky_ena(REG,3998)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_nor_q = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_sticky_ena_q <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_enaAnd(LOGICAL,3999)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_enaAnd_a <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_enaAnd_b <= en;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_enaAnd_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_enaAnd_a and ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem(DUALMEM,3988)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_reset0 <= areset;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_ia <= addr_uid81_fpSinCosXTest_b;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_aa <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdreg_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_ab <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_rdmux_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 7,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_iq,
        address_a => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_aa,
        data_a => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_ia
    );
        ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_iq(6 downto 0);

	--reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0(REG,1307)@28
    reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC3_uid444_tableGensinPiZ(LOOKUP,443)@29
    memoryC3_uid444_tableGensinPiZ: PROCESS (reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_addr_uid81_fpSinCosXTest_0_to_memoryC3_uid444_tableGensinPiZ_0_q) IS
                WHEN "0000000" =>  memoryC3_uid444_tableGensinPiZ_q <= "111111111111111111111111110111011100";
                WHEN "0000001" =>  memoryC3_uid444_tableGensinPiZ_q <= "000000010100011001101010000111010100";
                WHEN "0000010" =>  memoryC3_uid444_tableGensinPiZ_q <= "000000101000110011001011011100011110";
                WHEN "0000011" =>  memoryC3_uid444_tableGensinPiZ_q <= "000000111101001100011010110001101000";
                WHEN "0000100" =>  memoryC3_uid444_tableGensinPiZ_q <= "000001010001100101001111000110000011";
                WHEN "0000101" =>  memoryC3_uid444_tableGensinPiZ_q <= "000001100101111101011111100010011000";
                WHEN "0000110" =>  memoryC3_uid444_tableGensinPiZ_q <= "000001111010010101000011000000000011";
                WHEN "0000111" =>  memoryC3_uid444_tableGensinPiZ_q <= "000010001110101011110000100010001011";
                WHEN "0001000" =>  memoryC3_uid444_tableGensinPiZ_q <= "000010100011000001011111010101110011";
                WHEN "0001001" =>  memoryC3_uid444_tableGensinPiZ_q <= "000010110111010110000110001111011111";
                WHEN "0001010" =>  memoryC3_uid444_tableGensinPiZ_q <= "000011001011101001011100010010111100";
                WHEN "0001011" =>  memoryC3_uid444_tableGensinPiZ_q <= "000011011111111011011000110000001100";
                WHEN "0001100" =>  memoryC3_uid444_tableGensinPiZ_q <= "000011110100001011110010100001111000";
                WHEN "0001101" =>  memoryC3_uid444_tableGensinPiZ_q <= "000100001000011010100000110001000100";
                WHEN "0001110" =>  memoryC3_uid444_tableGensinPiZ_q <= "000100011100100111011010011111100101";
                WHEN "0001111" =>  memoryC3_uid444_tableGensinPiZ_q <= "000100110000110010010110111011000000";
                WHEN "0010000" =>  memoryC3_uid444_tableGensinPiZ_q <= "000101000100111011001100111111100110";
                WHEN "0010001" =>  memoryC3_uid444_tableGensinPiZ_q <= "000101011001000001110100000000001100";
                WHEN "0010010" =>  memoryC3_uid444_tableGensinPiZ_q <= "000101101101000110000011000110101110";
                WHEN "0010011" =>  memoryC3_uid444_tableGensinPiZ_q <= "000110000001000111110001011101011110";
                WHEN "0010100" =>  memoryC3_uid444_tableGensinPiZ_q <= "000110010101000110110110000101111011";
                WHEN "0010101" =>  memoryC3_uid444_tableGensinPiZ_q <= "000110101001000011001000011011101111";
                WHEN "0010110" =>  memoryC3_uid444_tableGensinPiZ_q <= "000110111100111100011111100101011000";
                WHEN "0010111" =>  memoryC3_uid444_tableGensinPiZ_q <= "000111010000110010110011000000010100";
                WHEN "0011000" =>  memoryC3_uid444_tableGensinPiZ_q <= "000111100100100101111001100111010101";
                WHEN "0011001" =>  memoryC3_uid444_tableGensinPiZ_q <= "000111111000010101101010111110100001";
                WHEN "0011010" =>  memoryC3_uid444_tableGensinPiZ_q <= "001000001100000001111110011100010010";
                WHEN "0011011" =>  memoryC3_uid444_tableGensinPiZ_q <= "001000011111101010101011000111011001";
                WHEN "0011100" =>  memoryC3_uid444_tableGensinPiZ_q <= "001000110011001111101000100010111101";
                WHEN "0011101" =>  memoryC3_uid444_tableGensinPiZ_q <= "001001000110110000101110001011000000";
                WHEN "0011110" =>  memoryC3_uid444_tableGensinPiZ_q <= "001001011010001101110011011101001001";
                WHEN "0011111" =>  memoryC3_uid444_tableGensinPiZ_q <= "001001101101100110101111100110100010";
                WHEN "0100000" =>  memoryC3_uid444_tableGensinPiZ_q <= "001010000000111011011010011110100111";
                WHEN "0100001" =>  memoryC3_uid444_tableGensinPiZ_q <= "001010010100001011101011010010010111";
                WHEN "0100010" =>  memoryC3_uid444_tableGensinPiZ_q <= "001010100111010111011001101111010011";
                WHEN "0100011" =>  memoryC3_uid444_tableGensinPiZ_q <= "001010111010011110011101011111010001";
                WHEN "0100100" =>  memoryC3_uid444_tableGensinPiZ_q <= "001011001101100000101110000010001100";
                WHEN "0100101" =>  memoryC3_uid444_tableGensinPiZ_q <= "001011100000011110000011001100111111";
                WHEN "0100110" =>  memoryC3_uid444_tableGensinPiZ_q <= "001011110011010110010100011101101101";
                WHEN "0100111" =>  memoryC3_uid444_tableGensinPiZ_q <= "001100000110001001011001110001010100";
                WHEN "0101000" =>  memoryC3_uid444_tableGensinPiZ_q <= "001100011000110111001010110101001000";
                WHEN "0101001" =>  memoryC3_uid444_tableGensinPiZ_q <= "001100101011011111011111011000111000";
                WHEN "0101010" =>  memoryC3_uid444_tableGensinPiZ_q <= "001100111110000010001111011111000110";
                WHEN "0101011" =>  memoryC3_uid444_tableGensinPiZ_q <= "001101010000011111010010110001001101";
                WHEN "0101100" =>  memoryC3_uid444_tableGensinPiZ_q <= "001101100010110110100001011000000101";
                WHEN "0101101" =>  memoryC3_uid444_tableGensinPiZ_q <= "001101110101000111110011010001000101";
                WHEN "0101110" =>  memoryC3_uid444_tableGensinPiZ_q <= "001110000111010011000000100001000100";
                WHEN "0101111" =>  memoryC3_uid444_tableGensinPiZ_q <= "001110011001011000000001000010100110";
                WHEN "0110000" =>  memoryC3_uid444_tableGensinPiZ_q <= "001110101011010110101101000110110000";
                WHEN "0110001" =>  memoryC3_uid444_tableGensinPiZ_q <= "001110111101001110111100110000010100";
                WHEN "0110010" =>  memoryC3_uid444_tableGensinPiZ_q <= "001111001111000000101000011000110101";
                WHEN "0110011" =>  memoryC3_uid444_tableGensinPiZ_q <= "001111100000101011101000000100100101";
                WHEN "0110100" =>  memoryC3_uid444_tableGensinPiZ_q <= "001111110010001111110100010011010100";
                WHEN "0110101" =>  memoryC3_uid444_tableGensinPiZ_q <= "010000000011101101000101011011101100";
                WHEN "0110110" =>  memoryC3_uid444_tableGensinPiZ_q <= "010000010101000011010011101111100100";
                WHEN "0110111" =>  memoryC3_uid444_tableGensinPiZ_q <= "010000100110010010010111110100110110";
                WHEN "0111000" =>  memoryC3_uid444_tableGensinPiZ_q <= "010000110111011010001010001100111010";
                WHEN "0111001" =>  memoryC3_uid444_tableGensinPiZ_q <= "010001001000011010100011011001000110";
                WHEN "0111010" =>  memoryC3_uid444_tableGensinPiZ_q <= "010001011001010011011100000100011111";
                WHEN "0111011" =>  memoryC3_uid444_tableGensinPiZ_q <= "010001101010000100101100111000100001";
                WHEN "0111100" =>  memoryC3_uid444_tableGensinPiZ_q <= "010001111010101110001110110010110000";
                WHEN "0111101" =>  memoryC3_uid444_tableGensinPiZ_q <= "010010001011001111111010001111111011";
                WHEN "0111110" =>  memoryC3_uid444_tableGensinPiZ_q <= "010010011011101001101000011101101110";
                WHEN "0111111" =>  memoryC3_uid444_tableGensinPiZ_q <= "010010101011111011010010000010100110";
                WHEN "1000000" =>  memoryC3_uid444_tableGensinPiZ_q <= "010010111100000100110000010001110100";
                WHEN "1000001" =>  memoryC3_uid444_tableGensinPiZ_q <= "010011001100000101111100000010100110";
                WHEN "1000010" =>  memoryC3_uid444_tableGensinPiZ_q <= "010011011011111110101110011100010101";
                WHEN "1000011" =>  memoryC3_uid444_tableGensinPiZ_q <= "010011101011101111000000101100011000";
                WHEN "1000100" =>  memoryC3_uid444_tableGensinPiZ_q <= "010011111011010110101100000110100100";
                WHEN "1000101" =>  memoryC3_uid444_tableGensinPiZ_q <= "010100001010110101101001110101111111";
                WHEN "1000110" =>  memoryC3_uid444_tableGensinPiZ_q <= "010100011010001011110011010100111110";
                WHEN "1000111" =>  memoryC3_uid444_tableGensinPiZ_q <= "010100101001011001000010000000111101";
                WHEN "1001000" =>  memoryC3_uid444_tableGensinPiZ_q <= "010100111000011101001111011100000001";
                WHEN "1001001" =>  memoryC3_uid444_tableGensinPiZ_q <= "010101000111011000010101000000100011";
                WHEN "1001010" =>  memoryC3_uid444_tableGensinPiZ_q <= "010101010110001010001100011010000111";
                WHEN "1001011" =>  memoryC3_uid444_tableGensinPiZ_q <= "010101100100110010101111011111010101";
                WHEN "1001100" =>  memoryC3_uid444_tableGensinPiZ_q <= "010101110011010001110111110001011010";
                WHEN "1001101" =>  memoryC3_uid444_tableGensinPiZ_q <= "010110000001100111011111011010101000";
                WHEN "1001110" =>  memoryC3_uid444_tableGensinPiZ_q <= "010110001111110011100000000010101001";
                WHEN "1001111" =>  memoryC3_uid444_tableGensinPiZ_q <= "010110011101110101110011101110011001";
                WHEN "1010000" =>  memoryC3_uid444_tableGensinPiZ_q <= "010110101011101110010100100110010001";
                WHEN "1010001" =>  memoryC3_uid444_tableGensinPiZ_q <= "010110111001011100111100110100001111";
                WHEN "1010010" =>  memoryC3_uid444_tableGensinPiZ_q <= "010111000111000001100110011010010000";
                WHEN "1010011" =>  memoryC3_uid444_tableGensinPiZ_q <= "010111010100011100001011101001011010";
                WHEN "1010100" =>  memoryC3_uid444_tableGensinPiZ_q <= "010111100001101100100111000110110110";
                WHEN "1010101" =>  memoryC3_uid444_tableGensinPiZ_q <= "010111101110110010110011000010100010";
                WHEN "1010110" =>  memoryC3_uid444_tableGensinPiZ_q <= "010111111011101110101001111110101001";
                WHEN "1010111" =>  memoryC3_uid444_tableGensinPiZ_q <= "011000001000100000000110011111111010";
                WHEN "1011000" =>  memoryC3_uid444_tableGensinPiZ_q <= "011000010101000111000011010101111110";
                WHEN "1011001" =>  memoryC3_uid444_tableGensinPiZ_q <= "011000100001100011011011000111111010";
                WHEN "1011010" =>  memoryC3_uid444_tableGensinPiZ_q <= "011000101101110101001000101111110000";
                WHEN "1011011" =>  memoryC3_uid444_tableGensinPiZ_q <= "011000111001111100000111000011001101";
                WHEN "1011100" =>  memoryC3_uid444_tableGensinPiZ_q <= "011001000101111000010001000011010010";
                WHEN "1011101" =>  memoryC3_uid444_tableGensinPiZ_q <= "011001010001101001100001101101111001";
                WHEN "1011110" =>  memoryC3_uid444_tableGensinPiZ_q <= "011001011101001111110100010011001001";
                WHEN "1011111" =>  memoryC3_uid444_tableGensinPiZ_q <= "011001101000101011000011111011001010";
                WHEN "1100000" =>  memoryC3_uid444_tableGensinPiZ_q <= "011001110011111011001011110100010100";
                WHEN "1100001" =>  memoryC3_uid444_tableGensinPiZ_q <= "011001111111000000000111100111001010";
                WHEN "1100010" =>  memoryC3_uid444_tableGensinPiZ_q <= "011010001001111001110010100010001011";
                WHEN "1100011" =>  memoryC3_uid444_tableGensinPiZ_q <= "011010010100101000001000010001111000";
                WHEN "1100100" =>  memoryC3_uid444_tableGensinPiZ_q <= "011010011111001011000100010111100011";
                WHEN "1100101" =>  memoryC3_uid444_tableGensinPiZ_q <= "011010101001100010100010100110000001";
                WHEN "1100110" =>  memoryC3_uid444_tableGensinPiZ_q <= "011010110011101110011110100110111111";
                WHEN "1100111" =>  memoryC3_uid444_tableGensinPiZ_q <= "011010111101101110110100100110000011";
                WHEN "1101000" =>  memoryC3_uid444_tableGensinPiZ_q <= "011011000111100011100000001110111110";
                WHEN "1101001" =>  memoryC3_uid444_tableGensinPiZ_q <= "011011010001001100011101101010001101";
                WHEN "1101010" =>  memoryC3_uid444_tableGensinPiZ_q <= "011011011010101001101001000011011101";
                WHEN "1101011" =>  memoryC3_uid444_tableGensinPiZ_q <= "011011100011111010111110101011101010";
                WHEN "1101100" =>  memoryC3_uid444_tableGensinPiZ_q <= "011011101101000000011010110111100001";
                WHEN "1101101" =>  memoryC3_uid444_tableGensinPiZ_q <= "011011110101111001111001111111001011";
                WHEN "1101110" =>  memoryC3_uid444_tableGensinPiZ_q <= "011011111110100111011000010111100101";
                WHEN "1101111" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100000111001000110010111110110101";
                WHEN "1110000" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100001111011110000110000110111010";
                WHEN "1110001" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100010111100111001110101001100011";
                WHEN "1110010" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100011111100100001001100110110010";
                WHEN "1110011" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100100111010100110011101110010111";
                WHEN "1110100" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100101110111001001010000111111100";
                WHEN "1110101" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100110110010001001001111000000111";
                WHEN "1110110" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100111101011100110000010000001010";
                WHEN "1110111" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101000100011011111010100101111000";
                WHEN "1111000" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101001011001110100110010010000000";
                WHEN "1111001" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101010001110100110000101101000010";
                WHEN "1111010" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101011000001110010111100001010000";
                WHEN "1111011" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101011110011011011000011101000000";
                WHEN "1111100" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101100100011011110001001011011010";
                WHEN "1111101" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101101010001111011111101010001000";
                WHEN "1111110" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101101111110110100001101111001111";
                WHEN "1111111" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101110101010000110101100001000000";
                WHEN OTHERS =>
                    memoryC3_uid444_tableGensinPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--cIncludingRoundingBit_uid462_polyEvalsinPiZ(BITJOIN,461)@29
    cIncludingRoundingBit_uid462_polyEvalsinPiZ_q <= memoryC3_uid444_tableGensinPiZ_q & rndBit_uid461_polyEvalsinPiZ_q;

	--reg_cIncludingRoundingBit_uid462_polyEvalsinPiZ_0_to_ts2_uid463_polyEvalsinPiZ_0(REG,1316)@29
    reg_cIncludingRoundingBit_uid462_polyEvalsinPiZ_0_to_ts2_uid463_polyEvalsinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid462_polyEvalsinPiZ_0_to_ts2_uid463_polyEvalsinPiZ_0_q <= "00000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid462_polyEvalsinPiZ_0_to_ts2_uid463_polyEvalsinPiZ_0_q <= cIncludingRoundingBit_uid462_polyEvalsinPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--ts2_uid463_polyEvalsinPiZ(ADD,462)@30
    ts2_uid463_polyEvalsinPiZ_a <= STD_LOGIC_VECTOR((38 downto 38 => reg_cIncludingRoundingBit_uid462_polyEvalsinPiZ_0_to_ts2_uid463_polyEvalsinPiZ_0_q(37)) & reg_cIncludingRoundingBit_uid462_polyEvalsinPiZ_0_to_ts2_uid463_polyEvalsinPiZ_0_q);
    ts2_uid463_polyEvalsinPiZ_b <= STD_LOGIC_VECTOR((38 downto 31 => reg_R_uid727_pT2_uid460_polyEvalsinPiZ_0_to_ts2_uid463_polyEvalsinPiZ_1_q(30)) & reg_R_uid727_pT2_uid460_polyEvalsinPiZ_0_to_ts2_uid463_polyEvalsinPiZ_1_q);
            ts2_uid463_polyEvalsinPiZ_o <= STD_LOGIC_VECTOR(SIGNED(ts2_uid463_polyEvalsinPiZ_a) + SIGNED(ts2_uid463_polyEvalsinPiZ_b));
    ts2_uid463_polyEvalsinPiZ_q <= ts2_uid463_polyEvalsinPiZ_o(38 downto 0);


	--s2_uid464_polyEvalsinPiZ(BITSELECT,463)@30
    s2_uid464_polyEvalsinPiZ_in <= ts2_uid463_polyEvalsinPiZ_q;
    s2_uid464_polyEvalsinPiZ_b <= s2_uid464_polyEvalsinPiZ_in(38 downto 1);

	--yTop18Bits_uid734_pT3_uid466_polyEvalsinPiZ(BITSELECT,733)@30
    yTop18Bits_uid734_pT3_uid466_polyEvalsinPiZ_in <= s2_uid464_polyEvalsinPiZ_b;
    yTop18Bits_uid734_pT3_uid466_polyEvalsinPiZ_b <= yTop18Bits_uid734_pT3_uid466_polyEvalsinPiZ_in(37 downto 20);

	--reg_yTop18Bits_uid734_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_9(REG,1317)@30
    reg_yTop18Bits_uid734_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid734_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid734_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_9_q <= yTop18Bits_uid734_pT3_uid466_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor(LOGICAL,3773)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_b <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_q <= not (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_a or ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_b);

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena(REG,3774)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_q = "1") THEN
                ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd(LOGICAL,3775)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_a <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_b <= en;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_a and ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_b;

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem(DUALMEM,3764)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_reset0 <= areset;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_ia <= zPsinPiZ_uid84_fpSinCosXTest_b;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_aa <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdreg_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_ab <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_rdmux_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 3,
        numwords_a => 8,
        width_b => 45,
        widthad_b => 3,
        numwords_b => 8,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_iq,
        address_a => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_aa,
        data_a => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_ia
    );
        ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_iq(44 downto 0);

	--yT3_uid465_polyEvalsinPiZ(BITSELECT,464)@30
    yT3_uid465_polyEvalsinPiZ_in <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_q;
    yT3_uid465_polyEvalsinPiZ_b <= yT3_uid465_polyEvalsinPiZ_in(44 downto 9);

	--xBottomBits_uid733_pT3_uid466_polyEvalsinPiZ(BITSELECT,732)@30
    xBottomBits_uid733_pT3_uid466_polyEvalsinPiZ_in <= yT3_uid465_polyEvalsinPiZ_b(8 downto 0);
    xBottomBits_uid733_pT3_uid466_polyEvalsinPiZ_b <= xBottomBits_uid733_pT3_uid466_polyEvalsinPiZ_in(8 downto 0);

	--pad_xBottomBits_uid733_uid736_pT3_uid466_polyEvalsinPiZ(BITJOIN,735)@30
    pad_xBottomBits_uid733_uid736_pT3_uid466_polyEvalsinPiZ_q <= xBottomBits_uid733_pT3_uid466_polyEvalsinPiZ_b & STD_LOGIC_VECTOR((7 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid733_uid736_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_7(REG,1319)@30
    reg_pad_xBottomBits_uid733_uid736_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid733_uid736_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid733_uid736_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_7_q <= pad_xBottomBits_uid733_uid736_pT3_uid466_polyEvalsinPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid732_pT3_uid466_polyEvalsinPiZ(BITSELECT,731)@30
    yBottomBits_uid732_pT3_uid466_polyEvalsinPiZ_in <= s2_uid464_polyEvalsinPiZ_b(10 downto 0);
    yBottomBits_uid732_pT3_uid466_polyEvalsinPiZ_b <= yBottomBits_uid732_pT3_uid466_polyEvalsinPiZ_in(10 downto 0);

	--spad_yBottomBits_uid732_uid735_pT3_uid466_polyEvalsinPiZ(BITJOIN,734)@30
    spad_yBottomBits_uid732_uid735_pT3_uid466_polyEvalsinPiZ_q <= GND_q & yBottomBits_uid732_pT3_uid466_polyEvalsinPiZ_b;

	--pad_yBottomBits_uid732_uid737_pT3_uid466_polyEvalsinPiZ(BITJOIN,736)@30
    pad_yBottomBits_uid732_uid737_pT3_uid466_polyEvalsinPiZ_q <= spad_yBottomBits_uid732_uid735_pT3_uid466_polyEvalsinPiZ_q & STD_LOGIC_VECTOR((5 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid732_uid737_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_6(REG,1318)@30
    reg_pad_yBottomBits_uid732_uid737_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid732_uid737_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid732_uid737_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_6_q <= pad_yBottomBits_uid732_uid737_pT3_uid466_polyEvalsinPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid731_pT3_uid466_polyEvalsinPiZ(BITSELECT,730)@30
    xTop18Bits_uid731_pT3_uid466_polyEvalsinPiZ_in <= yT3_uid465_polyEvalsinPiZ_b;
    xTop18Bits_uid731_pT3_uid466_polyEvalsinPiZ_b <= xTop18Bits_uid731_pT3_uid466_polyEvalsinPiZ_in(35 downto 18);

	--reg_xTop18Bits_uid731_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_4(REG,1320)@30
    reg_xTop18Bits_uid731_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid731_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid731_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_4_q <= xTop18Bits_uid731_pT3_uid466_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma(CHAINMULTADD,1237)@31
    multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_p(0) <= multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_a(0) * multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_c(0);
    multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_p(1) <= multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_a(1) * multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_c(1);
    multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_w(0) <= RESIZE(multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_p(0),38) + RESIZE(multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_p(1),38);
    multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_x(0) <= multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_w(0);
    multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_y(0) <= multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_x(0);
    multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_a(0) <= SIGNED(RESIZE(UNSIGNED(reg_xTop18Bits_uid731_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_4_q),19));
            multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_a(1) <= SIGNED(RESIZE(UNSIGNED(reg_pad_xBottomBits_uid733_uid736_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_7_q),19));
            multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_pad_yBottomBits_uid732_uid737_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_6_q),18));
            multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_yTop18Bits_uid734_pT3_uid466_polyEvalsinPiZ_0_to_multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_9_q),18));
            IF (en = "1") THEN
                multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_s(0) <= multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_s(0),37));
    multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_q <= multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_s0;
        END IF;
    END PROCESS;

	--multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ(BITSELECT,738)@34
    multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_in <= multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_cma_q;
    multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_b <= multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_in(36 downto 6);

	--highBBits_uid741_pT3_uid466_polyEvalsinPiZ(BITSELECT,740)@34
    highBBits_uid741_pT3_uid466_polyEvalsinPiZ_in <= multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_b;
    highBBits_uid741_pT3_uid466_polyEvalsinPiZ_b <= highBBits_uid741_pT3_uid466_polyEvalsinPiZ_in(30 downto 2);

	--yTop27Bits_uid729_pT3_uid466_polyEvalsinPiZ(BITSELECT,728)@30
    yTop27Bits_uid729_pT3_uid466_polyEvalsinPiZ_in <= s2_uid464_polyEvalsinPiZ_b;
    yTop27Bits_uid729_pT3_uid466_polyEvalsinPiZ_b <= yTop27Bits_uid729_pT3_uid466_polyEvalsinPiZ_in(37 downto 11);

	--reg_yTop27Bits_uid729_pT3_uid466_polyEvalsinPiZ_0_to_topProd_uid730_pT3_uid466_polyEvalsinPiZ_1(REG,1321)@30
    reg_yTop27Bits_uid729_pT3_uid466_polyEvalsinPiZ_0_to_topProd_uid730_pT3_uid466_polyEvalsinPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid729_pT3_uid466_polyEvalsinPiZ_0_to_topProd_uid730_pT3_uid466_polyEvalsinPiZ_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid729_pT3_uid466_polyEvalsinPiZ_0_to_topProd_uid730_pT3_uid466_polyEvalsinPiZ_1_q <= yTop27Bits_uid729_pT3_uid466_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid728_pT3_uid466_polyEvalsinPiZ(BITSELECT,727)@30
    xTop27Bits_uid728_pT3_uid466_polyEvalsinPiZ_in <= yT3_uid465_polyEvalsinPiZ_b;
    xTop27Bits_uid728_pT3_uid466_polyEvalsinPiZ_b <= xTop27Bits_uid728_pT3_uid466_polyEvalsinPiZ_in(35 downto 9);

	--reg_xTop27Bits_uid728_pT3_uid466_polyEvalsinPiZ_0_to_topProd_uid730_pT3_uid466_polyEvalsinPiZ_0(REG,1322)@30
    reg_xTop27Bits_uid728_pT3_uid466_polyEvalsinPiZ_0_to_topProd_uid730_pT3_uid466_polyEvalsinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid728_pT3_uid466_polyEvalsinPiZ_0_to_topProd_uid730_pT3_uid466_polyEvalsinPiZ_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid728_pT3_uid466_polyEvalsinPiZ_0_to_topProd_uid730_pT3_uid466_polyEvalsinPiZ_0_q <= xTop27Bits_uid728_pT3_uid466_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid730_pT3_uid466_polyEvalsinPiZ(MULT,729)@31
    topProd_uid730_pT3_uid466_polyEvalsinPiZ_pr <= signed(resize(UNSIGNED(topProd_uid730_pT3_uid466_polyEvalsinPiZ_a),28)) * SIGNED(topProd_uid730_pT3_uid466_polyEvalsinPiZ_b);
    topProd_uid730_pT3_uid466_polyEvalsinPiZ_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid730_pT3_uid466_polyEvalsinPiZ_a <= (others => '0');
            topProd_uid730_pT3_uid466_polyEvalsinPiZ_b <= (others => '0');
            topProd_uid730_pT3_uid466_polyEvalsinPiZ_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid730_pT3_uid466_polyEvalsinPiZ_a <= reg_xTop27Bits_uid728_pT3_uid466_polyEvalsinPiZ_0_to_topProd_uid730_pT3_uid466_polyEvalsinPiZ_0_q;
                topProd_uid730_pT3_uid466_polyEvalsinPiZ_b <= reg_yTop27Bits_uid729_pT3_uid466_polyEvalsinPiZ_0_to_topProd_uid730_pT3_uid466_polyEvalsinPiZ_1_q;
                topProd_uid730_pT3_uid466_polyEvalsinPiZ_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid730_pT3_uid466_polyEvalsinPiZ_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid730_pT3_uid466_polyEvalsinPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid730_pT3_uid466_polyEvalsinPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid730_pT3_uid466_polyEvalsinPiZ_q <= topProd_uid730_pT3_uid466_polyEvalsinPiZ_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid742_pT3_uid466_polyEvalsinPiZ(ADD,741)@34
    sumAHighB_uid742_pT3_uid466_polyEvalsinPiZ_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid730_pT3_uid466_polyEvalsinPiZ_q(53)) & topProd_uid730_pT3_uid466_polyEvalsinPiZ_q);
    sumAHighB_uid742_pT3_uid466_polyEvalsinPiZ_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid741_pT3_uid466_polyEvalsinPiZ_b(28)) & highBBits_uid741_pT3_uid466_polyEvalsinPiZ_b);
            sumAHighB_uid742_pT3_uid466_polyEvalsinPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid742_pT3_uid466_polyEvalsinPiZ_a) + SIGNED(sumAHighB_uid742_pT3_uid466_polyEvalsinPiZ_b));
    sumAHighB_uid742_pT3_uid466_polyEvalsinPiZ_q <= sumAHighB_uid742_pT3_uid466_polyEvalsinPiZ_o(54 downto 0);


	--lowRangeB_uid740_pT3_uid466_polyEvalsinPiZ(BITSELECT,739)@34
    lowRangeB_uid740_pT3_uid466_polyEvalsinPiZ_in <= multSumOfTwo18_uid735_pT3_uid466_polyEvalsinPiZ_b(1 downto 0);
    lowRangeB_uid740_pT3_uid466_polyEvalsinPiZ_b <= lowRangeB_uid740_pT3_uid466_polyEvalsinPiZ_in(1 downto 0);

	--add0_uid740_uid743_pT3_uid466_polyEvalsinPiZ(BITJOIN,742)@34
    add0_uid740_uid743_pT3_uid466_polyEvalsinPiZ_q <= sumAHighB_uid742_pT3_uid466_polyEvalsinPiZ_q & lowRangeB_uid740_pT3_uid466_polyEvalsinPiZ_b;

	--R_uid744_pT3_uid466_polyEvalsinPiZ(BITSELECT,743)@34
    R_uid744_pT3_uid466_polyEvalsinPiZ_in <= add0_uid740_uid743_pT3_uid466_polyEvalsinPiZ_q(55 downto 0);
    R_uid744_pT3_uid466_polyEvalsinPiZ_b <= R_uid744_pT3_uid466_polyEvalsinPiZ_in(55 downto 18);

	--reg_R_uid744_pT3_uid466_polyEvalsinPiZ_0_to_ts3_uid469_polyEvalsinPiZ_1(REG,1323)@34
    reg_R_uid744_pT3_uid466_polyEvalsinPiZ_0_to_ts3_uid469_polyEvalsinPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid744_pT3_uid466_polyEvalsinPiZ_0_to_ts3_uid469_polyEvalsinPiZ_1_q <= "00000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid744_pT3_uid466_polyEvalsinPiZ_0_to_ts3_uid469_polyEvalsinPiZ_1_q <= R_uid744_pT3_uid466_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_nor(LOGICAL,3985)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_nor_b <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_nor_q <= not (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_nor_a or ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_sticky_ena(REG,3986)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_nor_q = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_enaAnd(LOGICAL,3987)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_enaAnd_a <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_enaAnd_b <= en;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_enaAnd_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_enaAnd_a and ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem(DUALMEM,3976)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_reset0 <= areset;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_ia <= addr_uid81_fpSinCosXTest_b;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdreg_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_rdmux_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 4,
        numwords_a => 12,
        width_b => 7,
        widthad_b => 4,
        numwords_b => 12,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_iq,
        address_a => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_aa,
        data_a => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_ia
    );
        ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_iq(6 downto 0);

	--reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0(REG,1306)@33
    reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC2_uid443_tableGensinPiZ(LOOKUP,442)@34
    memoryC2_uid443_tableGensinPiZ: PROCESS (reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_addr_uid81_fpSinCosXTest_0_to_memoryC2_uid443_tableGensinPiZ_0_q) IS
                WHEN "0000000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101010100010000110001100111011011010101";
                WHEN "0000001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101010100100000000100110111101100111000";
                WHEN "0000010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101010101001101111110100001110000100101";
                WHEN "0000011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101010110011010011110010001011001011101";
                WHEN "0000100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101011000000101100011100100111010100101";
                WHEN "0000101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101011010001111001101101101000110110001";
                WHEN "0000110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101011100110111011011101101010110011000";
                WHEN "0000111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101011111111110001100011011100001110000";
                WHEN "0001000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101100011100011011110100000000001110100";
                WHEN "0001001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101100111100111010000010101111000111101";
                WHEN "0001010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101101100001001100000001010101010101100";
                WHEN "0001011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101110001001010001011111110011100101011";
                WHEN "0001100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101110110101001010001100011111111111001";
                WHEN "0001101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101111100100110101110100000101001100001";
                WHEN "0001110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110000011000010100000001100011000100110";
                WHEN "0001111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110001001111100100011110001110011100010";
                WHEN "0010000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110010001010100110110001110001111101100";
                WHEN "0010001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110011001001011010100010001101010000100";
                WHEN "0010010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110100001011111111010011110101111111100";
                WHEN "0010011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110101010010010100101001010111110100001";
                WHEN "0010100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110110011100011010000011110100101111111";
                WHEN "0010101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110111101010001111000010100100101001100";
                WHEN "0010110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101111000111011110011000011010110100010110";
                WHEN "0010111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101111010010001000101100010001111110111001";
                WHEN "0011000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101111011101010000101111001101110000110110";
                WHEN "0011001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101111101000110110011100010100101001111100";
                WHEN "0011010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101111110100111001101110100000001010101001";
                WHEN "0011011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110000000001011010100000011100111000000010";
                WHEN "0011100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110000001110011000101100101010010100010001";
                WHEN "0011101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110000011011110100001101011011001001001000";
                WHEN "0011110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110000101001101100111100110101001000110101";
                WHEN "0011111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110000111000000010110100110001010100101001";
                WHEN "0100000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110001000110110101101110111011110011011100";
                WHEN "0100001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110001010110000101100100110100000110111010";
                WHEN "0100010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110001100101110010001111101100111110000111";
                WHEN "0100011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110001110101111011101000101100100001010100";
                WHEN "0100100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110010000110100001101000101100010101110110";
                WHEN "0100101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110010010111100100001000011001011011011110";
                WHEN "0100110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110010101001000011000000010100011001000110";
                WHEN "0100111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110010111010111110001000110001010100101001";
                WHEN "0101000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110011001101010101011001111000000000110110";
                WHEN "0101001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110011100000001000101011100011111101010011";
                WHEN "0101010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110011110011010111110101100100010111000110";
                WHEN "0101011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110100000111000010101111011100010101001011";
                WHEN "0101100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110100011011001001010000100010110001100101";
                WHEN "0101101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110100101111101011010000000010100101110110";
                WHEN "0101110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110101000100101000100100111010101011010100";
                WHEN "0101111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110101011010000001000101111110000100000101";
                WHEN "0110000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110101101111110100101001110011110111010100";
                WHEN "0110001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110110000110000011000110110111011101111010";
                WHEN "0110010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110110011100101100010011011000011111111000";
                WHEN "0110011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110110110011110000000101011011000001100100";
                WHEN "0110100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110111001011001110010010110111011110010111";
                WHEN "0110101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110111100011000110110001011010110101011011";
                WHEN "0110110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110111111011011001010110100110101101100011";
                WHEN "0110111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111000010100000101110111110001010100111111";
                WHEN "0111000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111000101101001100001010000101101011111100";
                WHEN "0111001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111001000110101100000010100011101000011100";
                WHEN "0111010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111001100000100101010101111111111001101101";
                WHEN "0111011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111001111010110111111001000100010000000100";
                WHEN "0111100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111010010101100011100000001111011101011011";
                WHEN "0111101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111010110000100111111111110101100110100011";
                WHEN "0111110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111011001100000101001011111111110110110000";
                WHEN "0111111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111011100111111010111000101100111000101010";
                WHEN "1000000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111100000100001000111001110000101001111110";
                WHEN "1000001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111100100000101111000010110100110000111010";
                WHEN "1000010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111100111101101101000111011000011000010101";
                WHEN "1000011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111101011011000010111010110000011000100001";
                WHEN "1000100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111101111000110000010000000111011100011110";
                WHEN "1000101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111110010110110100111010011110001011110111";
                WHEN "1000110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111110110101010000101100101011001011111101";
                WHEN "1000111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111111010100000011011001011011000111111100";
                WHEN "1001000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111111110011001100110011010000110111111010";
                WHEN "1001001" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000000010010101100101100100101101001001110";
                WHEN "1001010" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000000110010100010110111101001000000010010";
                WHEN "1001011" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000001010010101111000110100000111111001001";
                WHEN "1001100" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000001110011010001001011001010010101000111";
                WHEN "1001101" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000010010100001000110111011000010110010110";
                WHEN "1001110" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000010110101010101111100110101010011100110";
                WHEN "1001111" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000011010110111000001101000010010011010101";
                WHEN "1010000" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000011111000101111011001010111011110000000";
                WHEN "1010001" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000100011010111011010011000100000101011110";
                WHEN "1010010" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000100111101011011101011001110101110011010";
                WHEN "1010011" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000101100000010000010010110101010001111000";
                WHEN "1010100" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000110000011011000111010101101000100000100";
                WHEN "1010101" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000110100110110101010011100011000011110110";
                WHEN "1010110" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000111001010100101001101111011111001110111";
                WHEN "1010111" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000111101110101000011010010100000011010101";
                WHEN "1011000" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001000010010111110101000111111110111010011";
                WHEN "1011001" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001000110111100111101010001011110010101001";
                WHEN "1011010" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001001011100100011001101111100011001101110";
                WHEN "1011011" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001010000001110001000100001110100100101101";
                WHEN "1011100" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001010100111010000111100110111100011110010";
                WHEN "1011101" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001011001101000010100111100101001010100110";
                WHEN "1011110" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001011110011000101110011111101110010011010";
                WHEN "1011111" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001100011001011010010001100000101000011110";
                WHEN "1100000" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001100111111111111101111100101110010001011";
                WHEN "1100001" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001101100110110101111101011110010001001110";
                WHEN "1100010" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001110001101111100101010010100010110001101";
                WHEN "1100011" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001110110101010011100101001011011100110101";
                WHEN "1100100" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001111011100111010011101000000011101011000";
                WHEN "1100101" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010000000100110001000000101001101101010111";
                WHEN "1100110" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010000101100110110111110110111001110110110";
                WHEN "1100111" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010001010101001100000110010010101101111101";
                WHEN "1101000" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010001111101110000000101011111111000100011";
                WHEN "1101001" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010010100110100010101010111100011000101110";
                WHEN "1101010" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010011001111100011100101000000000010110010";
                WHEN "1101011" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010011111000110010100001111100111101000110";
                WHEN "1101100" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010100100010001111001111111111101000110111";
                WHEN "1101101" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010101001011111001011101001111001010101101";
                WHEN "1101110" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010101110101110000110111101101010100101111";
                WHEN "1101111" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010110011111110101001101010110100100110011";
                WHEN "1110000" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010111001010000110001100000010100000010000";
                WHEN "1110001" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010111110100100011100001100011101001111101";
                WHEN "1110010" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011000011111001100111011100111110010001111";
                WHEN "1110011" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011001001010000010000111111000000100110001";
                WHEN "1110100" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011001110101000010110011111001000111100001";
                WHEN "1110101" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011010100000001110101101001011001010101001";
                WHEN "1110110" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011011001011100101100001001010001101000001";
                WHEN "1110111" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011011110111000110111101001110000110100101";
                WHEN "1111000" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011100100010110010101110101010110010011100";
                WHEN "1111001" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011101001110101000100010110000010111001110";
                WHEN "1111010" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011101111010101000000110101011001100101110";
                WHEN "1111011" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011110100110110001000111100100000111110101";
                WHEN "1111100" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011111010011000011010010100000100100011000";
                WHEN "1111101" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011111111111011110010100100010101010000111";
                WHEN "1111110" =>  memoryC2_uid443_tableGensinPiZ_q <= "11100000101100000001111010101001011010100111";
                WHEN "1111111" =>  memoryC2_uid443_tableGensinPiZ_q <= "11100001011000101101110001110000110101101010";
                WHEN OTHERS =>
                    memoryC2_uid443_tableGensinPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--cIncludingRoundingBit_uid468_polyEvalsinPiZ(BITJOIN,467)@34
    cIncludingRoundingBit_uid468_polyEvalsinPiZ_q <= memoryC2_uid443_tableGensinPiZ_q & rndBit_uid461_polyEvalsinPiZ_q;

	--reg_cIncludingRoundingBit_uid468_polyEvalsinPiZ_0_to_ts3_uid469_polyEvalsinPiZ_0(REG,1324)@34
    reg_cIncludingRoundingBit_uid468_polyEvalsinPiZ_0_to_ts3_uid469_polyEvalsinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid468_polyEvalsinPiZ_0_to_ts3_uid469_polyEvalsinPiZ_0_q <= "0000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid468_polyEvalsinPiZ_0_to_ts3_uid469_polyEvalsinPiZ_0_q <= cIncludingRoundingBit_uid468_polyEvalsinPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--ts3_uid469_polyEvalsinPiZ(ADD,468)@35
    ts3_uid469_polyEvalsinPiZ_a <= STD_LOGIC_VECTOR((46 downto 46 => reg_cIncludingRoundingBit_uid468_polyEvalsinPiZ_0_to_ts3_uid469_polyEvalsinPiZ_0_q(45)) & reg_cIncludingRoundingBit_uid468_polyEvalsinPiZ_0_to_ts3_uid469_polyEvalsinPiZ_0_q);
    ts3_uid469_polyEvalsinPiZ_b <= STD_LOGIC_VECTOR((46 downto 38 => reg_R_uid744_pT3_uid466_polyEvalsinPiZ_0_to_ts3_uid469_polyEvalsinPiZ_1_q(37)) & reg_R_uid744_pT3_uid466_polyEvalsinPiZ_0_to_ts3_uid469_polyEvalsinPiZ_1_q);
            ts3_uid469_polyEvalsinPiZ_o <= STD_LOGIC_VECTOR(SIGNED(ts3_uid469_polyEvalsinPiZ_a) + SIGNED(ts3_uid469_polyEvalsinPiZ_b));
    ts3_uid469_polyEvalsinPiZ_q <= ts3_uid469_polyEvalsinPiZ_o(46 downto 0);


	--s3_uid470_polyEvalsinPiZ(BITSELECT,469)@35
    s3_uid470_polyEvalsinPiZ_in <= ts3_uid469_polyEvalsinPiZ_q;
    s3_uid470_polyEvalsinPiZ_b <= s3_uid470_polyEvalsinPiZ_in(46 downto 1);

	--yTop27Bits_uid746_pT4_uid472_polyEvalsinPiZ(BITSELECT,745)@35
    yTop27Bits_uid746_pT4_uid472_polyEvalsinPiZ_in <= s3_uid470_polyEvalsinPiZ_b;
    yTop27Bits_uid746_pT4_uid472_polyEvalsinPiZ_b <= yTop27Bits_uid746_pT4_uid472_polyEvalsinPiZ_in(45 downto 19);

	--reg_yTop27Bits_uid746_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_9(REG,1325)@35
    reg_yTop27Bits_uid746_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid746_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid746_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_9_q <= yTop27Bits_uid746_pT4_uid472_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor(LOGICAL,3785)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_b <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_q <= not (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_a or ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_b);

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena(REG,3786)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_q = "1") THEN
                ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd(LOGICAL,3787)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_a <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_b <= en;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_a and ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_b;

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem(DUALMEM,3776)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_reset0 <= areset;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_ia <= zPsinPiZ_uid84_fpSinCosXTest_b;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_aa <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdreg_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_ab <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_rdmux_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 45,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_iq,
        address_a => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_aa,
        data_a => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_ia
    );
        ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_iq(44 downto 0);

	--yT4_uid471_polyEvalsinPiZ(BITSELECT,470)@35
    yT4_uid471_polyEvalsinPiZ_in <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_q;
    yT4_uid471_polyEvalsinPiZ_b <= yT4_uid471_polyEvalsinPiZ_in(44 downto 1);

	--xBottomBits_uid749_pT4_uid472_polyEvalsinPiZ(BITSELECT,748)@35
    xBottomBits_uid749_pT4_uid472_polyEvalsinPiZ_in <= yT4_uid471_polyEvalsinPiZ_b(16 downto 0);
    xBottomBits_uid749_pT4_uid472_polyEvalsinPiZ_b <= xBottomBits_uid749_pT4_uid472_polyEvalsinPiZ_in(16 downto 0);

	--pad_xBottomBits_uid749_uid751_pT4_uid472_polyEvalsinPiZ(BITJOIN,750)@35
    pad_xBottomBits_uid749_uid751_pT4_uid472_polyEvalsinPiZ_q <= xBottomBits_uid749_pT4_uid472_polyEvalsinPiZ_b & STD_LOGIC_VECTOR((8 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid749_uid751_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_7(REG,1327)@35
    reg_pad_xBottomBits_uid749_uid751_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid749_uid751_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid749_uid751_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_7_q <= pad_xBottomBits_uid749_uid751_pT4_uid472_polyEvalsinPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid748_pT4_uid472_polyEvalsinPiZ(BITSELECT,747)@35
    yBottomBits_uid748_pT4_uid472_polyEvalsinPiZ_in <= s3_uid470_polyEvalsinPiZ_b(18 downto 0);
    yBottomBits_uid748_pT4_uid472_polyEvalsinPiZ_b <= yBottomBits_uid748_pT4_uid472_polyEvalsinPiZ_in(18 downto 0);

	--spad_yBottomBits_uid748_uid750_pT4_uid472_polyEvalsinPiZ(BITJOIN,749)@35
    spad_yBottomBits_uid748_uid750_pT4_uid472_polyEvalsinPiZ_q <= GND_q & yBottomBits_uid748_pT4_uid472_polyEvalsinPiZ_b;

	--pad_yBottomBits_uid748_uid752_pT4_uid472_polyEvalsinPiZ(BITJOIN,751)@35
    pad_yBottomBits_uid748_uid752_pT4_uid472_polyEvalsinPiZ_q <= spad_yBottomBits_uid748_uid750_pT4_uid472_polyEvalsinPiZ_q & STD_LOGIC_VECTOR((6 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid748_uid752_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_6(REG,1326)@35
    reg_pad_yBottomBits_uid748_uid752_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid748_uid752_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid748_uid752_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_6_q <= pad_yBottomBits_uid748_uid752_pT4_uid472_polyEvalsinPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid745_pT4_uid472_polyEvalsinPiZ(BITSELECT,744)@35
    xTop27Bits_uid745_pT4_uid472_polyEvalsinPiZ_in <= yT4_uid471_polyEvalsinPiZ_b;
    xTop27Bits_uid745_pT4_uid472_polyEvalsinPiZ_b <= xTop27Bits_uid745_pT4_uid472_polyEvalsinPiZ_in(43 downto 17);

	--reg_xTop27Bits_uid745_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_4(REG,1328)@35
    reg_xTop27Bits_uid745_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid745_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid745_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_4_q <= xTop27Bits_uid745_pT4_uid472_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma(CHAINMULTADD,1238)@36
    multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_p(0) <= multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_a(0) * multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_c(0);
    multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_p(1) <= multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_a(1) * multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_c(1);
    multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_w(0) <= RESIZE(multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_p(0),56) + RESIZE(multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_p(1),56);
    multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_x(0) <= multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_w(0);
    multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_y(0) <= multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_x(0);
    multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_a(0) <= SIGNED(RESIZE(UNSIGNED(reg_xTop27Bits_uid745_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_4_q),28));
            multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_a(1) <= SIGNED(RESIZE(UNSIGNED(reg_pad_xBottomBits_uid749_uid751_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_7_q),28));
            multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_pad_yBottomBits_uid748_uid752_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_6_q),27));
            multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_yTop27Bits_uid746_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_9_q),27));
            IF (en = "1") THEN
                multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_s(0) <= multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_s(0),55));
    multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_q <= multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_s0;
        END IF;
    END PROCESS;

	--multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ(BITSELECT,753)@39
    multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_in <= multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_q;
    multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_b <= multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_in(54 downto 7);

	--highBBits_uid756_pT4_uid472_polyEvalsinPiZ(BITSELECT,755)@39
    highBBits_uid756_pT4_uid472_polyEvalsinPiZ_in <= multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_b;
    highBBits_uid756_pT4_uid472_polyEvalsinPiZ_b <= highBBits_uid756_pT4_uid472_polyEvalsinPiZ_in(47 downto 19);

	--topProd_uid747_pT4_uid472_polyEvalsinPiZ(MULT,746)@36
    topProd_uid747_pT4_uid472_polyEvalsinPiZ_pr <= signed(resize(UNSIGNED(topProd_uid747_pT4_uid472_polyEvalsinPiZ_a),28)) * SIGNED(topProd_uid747_pT4_uid472_polyEvalsinPiZ_b);
    topProd_uid747_pT4_uid472_polyEvalsinPiZ_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid747_pT4_uid472_polyEvalsinPiZ_a <= (others => '0');
            topProd_uid747_pT4_uid472_polyEvalsinPiZ_b <= (others => '0');
            topProd_uid747_pT4_uid472_polyEvalsinPiZ_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid747_pT4_uid472_polyEvalsinPiZ_a <= reg_xTop27Bits_uid745_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_4_q;
                topProd_uid747_pT4_uid472_polyEvalsinPiZ_b <= reg_yTop27Bits_uid746_pT4_uid472_polyEvalsinPiZ_0_to_multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_cma_9_q;
                topProd_uid747_pT4_uid472_polyEvalsinPiZ_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid747_pT4_uid472_polyEvalsinPiZ_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid747_pT4_uid472_polyEvalsinPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid747_pT4_uid472_polyEvalsinPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid747_pT4_uid472_polyEvalsinPiZ_q <= topProd_uid747_pT4_uid472_polyEvalsinPiZ_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid757_pT4_uid472_polyEvalsinPiZ(ADD,756)@39
    sumAHighB_uid757_pT4_uid472_polyEvalsinPiZ_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid747_pT4_uid472_polyEvalsinPiZ_q(53)) & topProd_uid747_pT4_uid472_polyEvalsinPiZ_q);
    sumAHighB_uid757_pT4_uid472_polyEvalsinPiZ_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid756_pT4_uid472_polyEvalsinPiZ_b(28)) & highBBits_uid756_pT4_uid472_polyEvalsinPiZ_b);
            sumAHighB_uid757_pT4_uid472_polyEvalsinPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid757_pT4_uid472_polyEvalsinPiZ_a) + SIGNED(sumAHighB_uid757_pT4_uid472_polyEvalsinPiZ_b));
    sumAHighB_uid757_pT4_uid472_polyEvalsinPiZ_q <= sumAHighB_uid757_pT4_uid472_polyEvalsinPiZ_o(54 downto 0);


	--lowRangeB_uid755_pT4_uid472_polyEvalsinPiZ(BITSELECT,754)@39
    lowRangeB_uid755_pT4_uid472_polyEvalsinPiZ_in <= multSumOfTwo27_uid750_pT4_uid472_polyEvalsinPiZ_b(18 downto 0);
    lowRangeB_uid755_pT4_uid472_polyEvalsinPiZ_b <= lowRangeB_uid755_pT4_uid472_polyEvalsinPiZ_in(18 downto 0);

	--add0_uid755_uid758_pT4_uid472_polyEvalsinPiZ(BITJOIN,757)@39
    add0_uid755_uid758_pT4_uid472_polyEvalsinPiZ_q <= sumAHighB_uid757_pT4_uid472_polyEvalsinPiZ_q & lowRangeB_uid755_pT4_uid472_polyEvalsinPiZ_b;

	--R_uid759_pT4_uid472_polyEvalsinPiZ(BITSELECT,758)@39
    R_uid759_pT4_uid472_polyEvalsinPiZ_in <= add0_uid755_uid758_pT4_uid472_polyEvalsinPiZ_q(72 downto 0);
    R_uid759_pT4_uid472_polyEvalsinPiZ_b <= R_uid759_pT4_uid472_polyEvalsinPiZ_in(72 downto 26);

	--reg_R_uid759_pT4_uid472_polyEvalsinPiZ_0_to_ts4_uid475_polyEvalsinPiZ_1(REG,1331)@39
    reg_R_uid759_pT4_uid472_polyEvalsinPiZ_0_to_ts4_uid475_polyEvalsinPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid759_pT4_uid472_polyEvalsinPiZ_0_to_ts4_uid475_polyEvalsinPiZ_1_q <= "00000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid759_pT4_uid472_polyEvalsinPiZ_0_to_ts4_uid475_polyEvalsinPiZ_1_q <= R_uid759_pT4_uid472_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_nor(LOGICAL,3973)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_nor_b <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_nor_q <= not (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_nor_a or ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_sticky_ena(REG,3974)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_nor_q = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_enaAnd(LOGICAL,3975)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_enaAnd_a <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_enaAnd_b <= en;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_enaAnd_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_enaAnd_a and ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem(DUALMEM,3964)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_reset0 <= areset;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_ia <= addr_uid81_fpSinCosXTest_b;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdreg_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_rdmux_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 5,
        numwords_a => 17,
        width_b => 7,
        widthad_b => 5,
        numwords_b => 17,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_iq,
        address_a => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_aa,
        data_a => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_ia
    );
        ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_iq(6 downto 0);

	--reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0(REG,1305)@38
    reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid442_tableGensinPiZ(LOOKUP,441)@39
    memoryC1_uid442_tableGensinPiZ: PROCESS (reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_addr_uid81_fpSinCosXTest_0_to_memoryC1_uid442_tableGensinPiZ_0_q) IS
                WHEN "0000000" =>  memoryC1_uid442_tableGensinPiZ_q <= "111111111111111111111111111111111111111111111111001";
                WHEN "0000001" =>  memoryC1_uid442_tableGensinPiZ_q <= "111111101011010101000101011110000000100011110110011";
                WHEN "0000010" =>  memoryC1_uid442_tableGensinPiZ_q <= "111111010110101010010010100101101000101100011001111";
                WHEN "0000011" =>  memoryC1_uid442_tableGensinPiZ_q <= "111111000001111111101111000000011100100110100100001";
                WHEN "0000100" =>  memoryC1_uid442_tableGensinPiZ_q <= "111110101101010101100010010111111001101111110110100";
                WHEN "0000101" =>  memoryC1_uid442_tableGensinPiZ_q <= "111110011000101011110100010101010011011110101111011";
                WHEN "0000110" =>  memoryC1_uid442_tableGensinPiZ_q <= "111110000100000010101100100001101111101010111101110";
                WHEN "0000111" =>  memoryC1_uid442_tableGensinPiZ_q <= "111101101111011010010010100110000011010110001100001";
                WHEN "0001000" =>  memoryC1_uid442_tableGensinPiZ_q <= "111101011010110010101110001010101111010100101010001";
                WHEN "0001001" =>  memoryC1_uid442_tableGensinPiZ_q <= "111101000110001100000110110111111100110101110011010";
                WHEN "0001010" =>  memoryC1_uid442_tableGensinPiZ_q <= "111100110001100110100100010101011010001101011011001";
                WHEN "0001011" =>  memoryC1_uid442_tableGensinPiZ_q <= "111100011101000010001110001010010111011100111001110";
                WHEN "0001100" =>  memoryC1_uid442_tableGensinPiZ_q <= "111100001000011111001011111101100010111100011000101";
                WHEN "0001101" =>  memoryC1_uid442_tableGensinPiZ_q <= "111011110011111101100101010101000110000100101001011";
                WHEN "0001110" =>  memoryC1_uid442_tableGensinPiZ_q <= "111011011111011101100001110110100001111000111011110";
                WHEN "0001111" =>  memoryC1_uid442_tableGensinPiZ_q <= "111011001010111111001001000110101011110001010001110";
                WHEN "0010000" =>  memoryC1_uid442_tableGensinPiZ_q <= "111010110110100010100010101001101010000100111011100";
                WHEN "0010001" =>  memoryC1_uid442_tableGensinPiZ_q <= "111010100010000111110110000010110000110101011110101";
                WHEN "0010010" =>  memoryC1_uid442_tableGensinPiZ_q <= "111010001101101111001010110100011110011001111111000";
                WHEN "0010011" =>  memoryC1_uid442_tableGensinPiZ_q <= "111001111001011000101000100000011000001010101110100";
                WHEN "0010100" =>  memoryC1_uid442_tableGensinPiZ_q <= "111001100101000100010110100111000111001101010100010";
                WHEN "0010101" =>  memoryC1_uid442_tableGensinPiZ_q <= "111001010000110010011100101000010101000001011000011";
                WHEN "0010110" =>  memoryC1_uid442_tableGensinPiZ_q <= "111000111100100011000010000010101000001101011101100";
                WHEN "0010111" =>  memoryC1_uid442_tableGensinPiZ_q <= "111000101000010110001110010011100001001100101101111";
                WHEN "0011000" =>  memoryC1_uid442_tableGensinPiZ_q <= "111000010100001100001000110111010110111100110010111";
                WHEN "0011001" =>  memoryC1_uid442_tableGensinPiZ_q <= "111000000000000100111001001001010011101100110000110";
                WHEN "0011010" =>  memoryC1_uid442_tableGensinPiZ_q <= "110111101100000000100110100011010001101100000110111";
                WHEN "0011011" =>  memoryC1_uid442_tableGensinPiZ_q <= "110111010111111111011000011101110111111010011111110";
                WHEN "0011100" =>  memoryC1_uid442_tableGensinPiZ_q <= "110111000100000001010110010000010110111000011011111";
                WHEN "0011101" =>  memoryC1_uid442_tableGensinPiZ_q <= "110110110000000110100111010000100101011000001011000";
                WHEN "0011110" =>  memoryC1_uid442_tableGensinPiZ_q <= "110110011100001111010010110010111101001111011111010";
                WHEN "0011111" =>  memoryC1_uid442_tableGensinPiZ_q <= "110110001000011011100000001010011000001010000100100";
                WHEN "0100000" =>  memoryC1_uid442_tableGensinPiZ_q <= "110101110100101011010110101000001100011100111100000";
                WHEN "0100001" =>  memoryC1_uid442_tableGensinPiZ_q <= "110101100000111110111101011100001001111001111101011";
                WHEN "0100010" =>  memoryC1_uid442_tableGensinPiZ_q <= "110101001101010110011011110100010110100100111010000";
                WHEN "0100011" =>  memoryC1_uid442_tableGensinPiZ_q <= "110100111001110001111000111101001011101000101101110";
                WHEN "0100100" =>  memoryC1_uid442_tableGensinPiZ_q <= "110100100110010001011100000001010010001101110001111";
                WHEN "0100101" =>  memoryC1_uid442_tableGensinPiZ_q <= "110100010010110101001100001001100000010001001100100";
                WHEN "0100110" =>  memoryC1_uid442_tableGensinPiZ_q <= "110011111111011101010000011100110101011100100011010";
                WHEN "0100111" =>  memoryC1_uid442_tableGensinPiZ_q <= "110011101100001001110000000000010111111111000011111";
                WHEN "0101000" =>  memoryC1_uid442_tableGensinPiZ_q <= "110011011000111010110001110111010001100111001000000";
                WHEN "0101001" =>  memoryC1_uid442_tableGensinPiZ_q <= "110011000101110000011101000010101100011101000111110";
                WHEN "0101010" =>  memoryC1_uid442_tableGensinPiZ_q <= "110010110010101010111000100001101111111111001000110";
                WHEN "0101011" =>  memoryC1_uid442_tableGensinPiZ_q <= "110010011111101010001011010001011101111101011101011";
                WHEN "0101100" =>  memoryC1_uid442_tableGensinPiZ_q <= "110010001100101110011100001100101111011000011011010";
                WHEN "0101101" =>  memoryC1_uid442_tableGensinPiZ_q <= "110001111001110111110010001100010001011110111100001";
                WHEN "0101110" =>  memoryC1_uid442_tableGensinPiZ_q <= "110001100111000110010100000110100010101110010001000";
                WHEN "0101111" =>  memoryC1_uid442_tableGensinPiZ_q <= "110001010100011010001000101111101111110010101100110";
                WHEN "0110000" =>  memoryC1_uid442_tableGensinPiZ_q <= "110001000001110011010110111001110000101001101000111";
                WHEN "0110001" =>  memoryC1_uid442_tableGensinPiZ_q <= "110000101111010010000101010100000101100100011001001";
                WHEN "0110010" =>  memoryC1_uid442_tableGensinPiZ_q <= "110000011100110110011010101011110100001100011100001";
                WHEN "0110011" =>  memoryC1_uid442_tableGensinPiZ_q <= "110000001010100000011101101011100100101000100010110";
                WHEN "0110100" =>  memoryC1_uid442_tableGensinPiZ_q <= "101111111000010000010100111011011110100011011010101";
                WHEN "0110101" =>  memoryC1_uid442_tableGensinPiZ_q <= "101111100110000110000111000001000110010011001101010";
                WHEN "0110110" =>  memoryC1_uid442_tableGensinPiZ_q <= "101111010100000001111010011111011010000010011001110";
                WHEN "0110111" =>  memoryC1_uid442_tableGensinPiZ_q <= "101111000010000011110101110110101110111010000011101";
                WHEN "0111000" =>  memoryC1_uid442_tableGensinPiZ_q <= "101110110000001011111111100100101110001101000011100";
                WHEN "0111001" =>  memoryC1_uid442_tableGensinPiZ_q <= "101110011110011010011110000100010010100100110100010";
                WHEN "0111010" =>  memoryC1_uid442_tableGensinPiZ_q <= "101110001100101111010111101101100101001111010011100";
                WHEN "0111011" =>  memoryC1_uid442_tableGensinPiZ_q <= "101101111011001010110010110101111011001110010001000";
                WHEN "0111100" =>  memoryC1_uid442_tableGensinPiZ_q <= "101101101001101100110101101111110010100111111111010";
                WHEN "0111101" =>  memoryC1_uid442_tableGensinPiZ_q <= "101101011000010101100110101010101111111001000011000";
                WHEN "0111110" =>  memoryC1_uid442_tableGensinPiZ_q <= "101101000111000101001011110011011011001000000110011";
                WHEN "0111111" =>  memoryC1_uid442_tableGensinPiZ_q <= "101100110101111011101011010011011101011010010001010";
                WHEN "1000000" =>  memoryC1_uid442_tableGensinPiZ_q <= "101100100100111001001011010001011110001001110001010";
                WHEN "1000001" =>  memoryC1_uid442_tableGensinPiZ_q <= "101100010011111101110001110001000000011101001111000";
                WHEN "1000010" =>  memoryC1_uid442_tableGensinPiZ_q <= "101100000011001001100100110010100000100001000101100";
                WHEN "1000011" =>  memoryC1_uid442_tableGensinPiZ_q <= "101011110010011100101010010011010001000010000101010";
                WHEN "1000100" =>  memoryC1_uid442_tableGensinPiZ_q <= "101011100001110111001000001101011000101001011110110";
                WHEN "1000101" =>  memoryC1_uid442_tableGensinPiZ_q <= "101011010001011001000100010111101111011010100110000";
                WHEN "1000110" =>  memoryC1_uid442_tableGensinPiZ_q <= "101011000001000010100100100101111100010010000110100";
                WHEN "1000111" =>  memoryC1_uid442_tableGensinPiZ_q <= "101010110000110011101110101000010010100110110001101";
                WHEN "1001000" =>  memoryC1_uid442_tableGensinPiZ_q <= "101010100000101100101000001011101111101011110001011";
                WHEN "1001001" =>  memoryC1_uid442_tableGensinPiZ_q <= "101010010000101101010110111001111000010100100010010";
                WHEN "1001010" =>  memoryC1_uid442_tableGensinPiZ_q <= "101010000000110110000000011000110110011010011011101";
                WHEN "1001011" =>  memoryC1_uid442_tableGensinPiZ_q <= "101001110001000110101010001011010110100011111100111";
                WHEN "1001100" =>  memoryC1_uid442_tableGensinPiZ_q <= "101001100001011111011001110000100101101101010010011";
                WHEN "1001101" =>  memoryC1_uid442_tableGensinPiZ_q <= "101001010010000000010100100100001110110011001100110";
                WHEN "1001110" =>  memoryC1_uid442_tableGensinPiZ_q <= "101001000010101001011111111110011000011110110011010";
                WHEN "1001111" =>  memoryC1_uid442_tableGensinPiZ_q <= "101000110011011011000001010011100010110011101110111";
                WHEN "1010000" =>  memoryC1_uid442_tableGensinPiZ_q <= "101000100100010100111101110100100100111111101001010";
                WHEN "1010001" =>  memoryC1_uid442_tableGensinPiZ_q <= "101000010101010111011010101110101011001011100000110";
                WHEN "1010010" =>  memoryC1_uid442_tableGensinPiZ_q <= "101000000110100010011101001011010100001110101001110";
                WHEN "1010011" =>  memoryC1_uid442_tableGensinPiZ_q <= "100111110111110110001010010000001111100011101101010";
                WHEN "1010100" =>  memoryC1_uid442_tableGensinPiZ_q <= "100111101001010010100110111111011010111111010000101";
                WHEN "1010101" =>  memoryC1_uid442_tableGensinPiZ_q <= "100111011010110111111000010111000000101000000101110";
                WHEN "1010110" =>  memoryC1_uid442_tableGensinPiZ_q <= "100111001100100110000011010001010100110001100101100";
                WHEN "1010111" =>  memoryC1_uid442_tableGensinPiZ_q <= "100110111110011101001100100100110011110111101110111";
                WHEN "1011000" =>  memoryC1_uid442_tableGensinPiZ_q <= "100110110000011101011001000100000000011101000100111";
                WHEN "1011001" =>  memoryC1_uid442_tableGensinPiZ_q <= "100110100010100110101101011101100001001010011000101";
                WHEN "1011010" =>  memoryC1_uid442_tableGensinPiZ_q <= "100110010100111001001110011011111110110000011010110";
                WHEN "1011011" =>  memoryC1_uid442_tableGensinPiZ_q <= "100110000111010101000000100110000010001011010110101";
                WHEN "1011100" =>  memoryC1_uid442_tableGensinPiZ_q <= "100101111001111010001000011110010010101000010011000";
                WHEN "1011101" =>  memoryC1_uid442_tableGensinPiZ_q <= "100101101100101000101010100011010011101100100001100";
                WHEN "1011110" =>  memoryC1_uid442_tableGensinPiZ_q <= "100101011111100000101011001111100011011110111001101";
                WHEN "1011111" =>  memoryC1_uid442_tableGensinPiZ_q <= "100101010010100010001110111001011000110010111011101";
                WHEN "1100000" =>  memoryC1_uid442_tableGensinPiZ_q <= "100101000101101101011001110011000001010110000001101";
                WHEN "1100001" =>  memoryC1_uid442_tableGensinPiZ_q <= "100100111001000010010000001010011111111110101100110";
                WHEN "1100010" =>  memoryC1_uid442_tableGensinPiZ_q <= "100100101100100000110110001001101010111101011110100";
                WHEN "1100011" =>  memoryC1_uid442_tableGensinPiZ_q <= "100100100000001001001111110110001010010000010000001";
                WHEN "1100100" =>  memoryC1_uid442_tableGensinPiZ_q <= "100100010011111011100001010001010101110111001011111";
                WHEN "1100101" =>  memoryC1_uid442_tableGensinPiZ_q <= "100100000111110111101110011000010100001100000001110";
                WHEN "1100110" =>  memoryC1_uid442_tableGensinPiZ_q <= "100011111011111101111011000011111000011011000101101";
                WHEN "1100111" =>  memoryC1_uid442_tableGensinPiZ_q <= "100011110000001110001011001000100000111110101101010";
                WHEN "1101000" =>  memoryC1_uid442_tableGensinPiZ_q <= "100011100100101000100010010110010101111100001000101";
                WHEN "1101001" =>  memoryC1_uid442_tableGensinPiZ_q <= "100011011001001101000100011001000111100011001010110";
                WHEN "1101010" =>  memoryC1_uid442_tableGensinPiZ_q <= "100011001101111011110100111000001100101111011010000";
                WHEN "1101011" =>  memoryC1_uid442_tableGensinPiZ_q <= "100011000010110100110111010110100001101011101111001";
                WHEN "1101100" =>  memoryC1_uid442_tableGensinPiZ_q <= "100010110111111000001111010010100110010111111000101";
                WHEN "1101101" =>  memoryC1_uid442_tableGensinPiZ_q <= "100010101101000110000000000110011101010000000101001";
                WHEN "1101110" =>  memoryC1_uid442_tableGensinPiZ_q <= "100010100010011110001101000111101001110110110010110";
                WHEN "1101111" =>  memoryC1_uid442_tableGensinPiZ_q <= "100010011000000000111001100111001111100000111000010";
                WHEN "1110000" =>  memoryC1_uid442_tableGensinPiZ_q <= "100010001101101110001000110001110000000011001010111";
                WHEN "1110001" =>  memoryC1_uid442_tableGensinPiZ_q <= "100010000011100101111101101111001010100011000100010";
                WHEN "1110010" =>  memoryC1_uid442_tableGensinPiZ_q <= "100001111001101000011011100010111010001000101100100";
                WHEN "1110011" =>  memoryC1_uid442_tableGensinPiZ_q <= "100001101111110101100101001011110100110011010001000";
                WHEN "1110100" =>  memoryC1_uid442_tableGensinPiZ_q <= "100001100110001101011101100100001010001111111100110";
                WHEN "1110101" =>  memoryC1_uid442_tableGensinPiZ_q <= "100001011100110000000111100001100010110010100000101";
                WHEN "1110110" =>  memoryC1_uid442_tableGensinPiZ_q <= "100001010011011101100101110100111110010000011010011";
                WHEN "1110111" =>  memoryC1_uid442_tableGensinPiZ_q <= "100001001010010101111011001010110010111101111110011";
                WHEN "1111000" =>  memoryC1_uid442_tableGensinPiZ_q <= "100001000001011001001010001010101100101101101100111";
                WHEN "1111001" =>  memoryC1_uid442_tableGensinPiZ_q <= "100000111000100111010101010111101011110001111001011";
                WHEN "1111010" =>  memoryC1_uid442_tableGensinPiZ_q <= "100000110000000000011111010000000100000000100000111";
                WHEN "1111011" =>  memoryC1_uid442_tableGensinPiZ_q <= "100000100111100100101010001101011011111001000101100";
                WHEN "1111100" =>  memoryC1_uid442_tableGensinPiZ_q <= "100000011111010011111000100100101011101100111100100";
                WHEN "1111101" =>  memoryC1_uid442_tableGensinPiZ_q <= "100000010111001110001100100101111100101001101111100";
                WHEN "1111110" =>  memoryC1_uid442_tableGensinPiZ_q <= "100000001111010011101000011100101000000110000010000";
                WHEN "1111111" =>  memoryC1_uid442_tableGensinPiZ_q <= "100000000111100100001110001111010110110000010001110";
                WHEN OTHERS =>
                    memoryC1_uid442_tableGensinPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--cIncludingRoundingBit_uid474_polyEvalsinPiZ(BITJOIN,473)@39
    cIncludingRoundingBit_uid474_polyEvalsinPiZ_q <= memoryC1_uid442_tableGensinPiZ_q & rndBit_uid461_polyEvalsinPiZ_q;

	--reg_cIncludingRoundingBit_uid474_polyEvalsinPiZ_0_to_ts4_uid475_polyEvalsinPiZ_0(REG,1332)@39
    reg_cIncludingRoundingBit_uid474_polyEvalsinPiZ_0_to_ts4_uid475_polyEvalsinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid474_polyEvalsinPiZ_0_to_ts4_uid475_polyEvalsinPiZ_0_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid474_polyEvalsinPiZ_0_to_ts4_uid475_polyEvalsinPiZ_0_q <= cIncludingRoundingBit_uid474_polyEvalsinPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid475_polyEvalsinPiZ(ADD,474)@40
    ts4_uid475_polyEvalsinPiZ_a <= STD_LOGIC_VECTOR((53 downto 53 => reg_cIncludingRoundingBit_uid474_polyEvalsinPiZ_0_to_ts4_uid475_polyEvalsinPiZ_0_q(52)) & reg_cIncludingRoundingBit_uid474_polyEvalsinPiZ_0_to_ts4_uid475_polyEvalsinPiZ_0_q);
    ts4_uid475_polyEvalsinPiZ_b <= STD_LOGIC_VECTOR((53 downto 47 => reg_R_uid759_pT4_uid472_polyEvalsinPiZ_0_to_ts4_uid475_polyEvalsinPiZ_1_q(46)) & reg_R_uid759_pT4_uid472_polyEvalsinPiZ_0_to_ts4_uid475_polyEvalsinPiZ_1_q);
            ts4_uid475_polyEvalsinPiZ_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid475_polyEvalsinPiZ_a) + SIGNED(ts4_uid475_polyEvalsinPiZ_b));
    ts4_uid475_polyEvalsinPiZ_q <= ts4_uid475_polyEvalsinPiZ_o(53 downto 0);


	--s4_uid476_polyEvalsinPiZ(BITSELECT,475)@40
    s4_uid476_polyEvalsinPiZ_in <= ts4_uid475_polyEvalsinPiZ_q;
    s4_uid476_polyEvalsinPiZ_b <= s4_uid476_polyEvalsinPiZ_in(53 downto 1);

	--yTop27Bits_uid761_pT5_uid478_polyEvalsinPiZ(BITSELECT,760)@40
    yTop27Bits_uid761_pT5_uid478_polyEvalsinPiZ_in <= s4_uid476_polyEvalsinPiZ_b;
    yTop27Bits_uid761_pT5_uid478_polyEvalsinPiZ_b <= yTop27Bits_uid761_pT5_uid478_polyEvalsinPiZ_in(52 downto 26);

	--reg_yTop27Bits_uid761_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_9(REG,1333)@40
    reg_yTop27Bits_uid761_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid761_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid761_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_9_q <= yTop27Bits_uid761_pT5_uid478_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_nor(LOGICAL,3901)
    ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_nor_b <= ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_sticky_ena_q;
    ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_nor_q <= not (ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_nor_a or ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_nor_b);

	--ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_sticky_ena(REG,3902)
    ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_nor_q = "1") THEN
                ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_sticky_ena_q <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_enaAnd(LOGICAL,3903)
    ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_enaAnd_a <= ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_sticky_ena_q;
    ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_enaAnd_b <= en;
    ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_enaAnd_q <= ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_enaAnd_a and ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_enaAnd_b;

	--xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ(BITSELECT,763)@21
    xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_in <= zPsinPiZ_uid84_fpSinCosXTest_b(17 downto 0);
    xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b <= xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_in(17 downto 0);

	--ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem(DUALMEM,3892)
    ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_reset0 <= areset;
    ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_ia <= xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b;
    ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_aa <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_wrreg_q;
    ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_ab <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux_q;
    ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 18,
        widthad_a => 5,
        numwords_a => 18,
        width_b => 18,
        widthad_b => 5,
        numwords_b => 18,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_ia
    );
        ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_q <= ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_iq(17 downto 0);

	--pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ(BITJOIN,767)@40
    pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_q <= ld_xBottomBits_uid764_pT5_uid478_polyEvalsinPiZ_b_to_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_b_replace_mem_q & STD_LOGIC_VECTOR((7 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_7(REG,1335)@40
    reg_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_7_q <= pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_nor(LOGICAL,3889)
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_nor_b <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_sticky_ena_q;
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_nor_q <= not (ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_nor_a or ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_nor_b);

	--ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_sticky_ena(REG,3890)
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_nor_q = "1") THEN
                ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_sticky_ena_q <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_enaAnd(LOGICAL,3891)
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_enaAnd_a <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_sticky_ena_q;
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_enaAnd_b <= en;
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_enaAnd_q <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_enaAnd_a and ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_enaAnd_b;

	--xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ(BITSELECT,764)@21
    xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_in <= zPsinPiZ_uid84_fpSinCosXTest_b;
    xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b <= xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_in(44 downto 19);

	--ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem(DUALMEM,3880)
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_reset0 <= areset;
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_ia <= xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b;
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_aa <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_wrreg_q;
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_ab <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux_q;
    ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 5,
        numwords_a => 18,
        width_b => 26,
        widthad_b => 5,
        numwords_b => 18,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_iq,
        address_a => ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_aa,
        data_a => ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_ia
    );
        ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_q <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_iq(25 downto 0);

	--spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ(BITJOIN,766)@40
    spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_q <= GND_q & ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_mem_q;

	--reg_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_6(REG,1336)@40
    reg_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_6_q <= spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid763_pT5_uid478_polyEvalsinPiZ(BITSELECT,762)@40
    yBottomBits_uid763_pT5_uid478_polyEvalsinPiZ_in <= s4_uid476_polyEvalsinPiZ_b(25 downto 0);
    yBottomBits_uid763_pT5_uid478_polyEvalsinPiZ_b <= yBottomBits_uid763_pT5_uid478_polyEvalsinPiZ_in(25 downto 0);

	--pad_yBottomBits_uid763_uid769_pT5_uid478_polyEvalsinPiZ(BITJOIN,768)@40
    pad_yBottomBits_uid763_uid769_pT5_uid478_polyEvalsinPiZ_q <= yBottomBits_uid763_pT5_uid478_polyEvalsinPiZ_b & GND_q;

	--reg_pad_yBottomBits_uid763_uid769_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_4(REG,1334)@40
    reg_pad_yBottomBits_uid763_uid769_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid763_uid769_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid763_uid769_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_4_q <= pad_yBottomBits_uid763_uid769_pT5_uid478_polyEvalsinPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma(CHAINMULTADD,1239)@41
    multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_p(0) <= multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_a(0) * multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_c(0);
    multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_p(1) <= multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_a(1) * multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_c(1);
    multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_w(0) <= RESIZE(multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_p(0),56) + RESIZE(multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_p(1),56);
    multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_x(0) <= multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_w(0);
    multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_y(0) <= multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_x(0);
    multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_a(0) <= SIGNED(RESIZE(UNSIGNED(reg_pad_yBottomBits_uid763_uid769_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_4_q),28));
            multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_a(1) <= SIGNED(RESIZE(UNSIGNED(reg_pad_xBottomBits_uid764_uid768_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_7_q),28));
            multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_6_q),27));
            multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_yTop27Bits_uid761_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_9_q),27));
            IF (en = "1") THEN
                multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_s(0) <= multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_s(0),55));
    multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_q <= multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_s0;
        END IF;
    END PROCESS;

	--multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ(BITSELECT,770)@44
    multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_in <= multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_q;
    multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_b <= multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_in(54 downto 1);

	--highBBits_uid777_pT5_uid478_polyEvalsinPiZ(BITSELECT,776)@44
    highBBits_uid777_pT5_uid478_polyEvalsinPiZ_in <= multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_b;
    highBBits_uid777_pT5_uid478_polyEvalsinPiZ_b <= highBBits_uid777_pT5_uid478_polyEvalsinPiZ_in(53 downto 19);

	--ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_nor(LOGICAL,4033)
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_nor_b <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_sticky_ena_q;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_nor_q <= not (ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_nor_a or ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_nor_b);

	--ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_sticky_ena(REG,4034)
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_nor_q = "1") THEN
                ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_sticky_ena_q <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_enaAnd(LOGICAL,4035)
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_enaAnd_a <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_sticky_ena_q;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_enaAnd_b <= en;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_enaAnd_q <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_enaAnd_a and ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_enaAnd_b;

	--ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem(DUALMEM,4024)
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_reset0 <= areset;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_ia <= yT2_uid459_polyEvalsinPiZ_b;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_aa <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdreg_q;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_ab <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_rdmux_q;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 4,
        numwords_a => 14,
        width_b => 27,
        widthad_b => 4,
        numwords_b => 14,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_iq,
        address_a => ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_aa,
        data_a => ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_ia
    );
        ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_q <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_iq(26 downto 0);

	--reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0(REG,1340)@40
    reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_q <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid762_pT5_uid478_polyEvalsinPiZ(MULT,761)@41
    topProd_uid762_pT5_uid478_polyEvalsinPiZ_pr <= signed(resize(UNSIGNED(topProd_uid762_pT5_uid478_polyEvalsinPiZ_a),28)) * SIGNED(topProd_uid762_pT5_uid478_polyEvalsinPiZ_b);
    topProd_uid762_pT5_uid478_polyEvalsinPiZ_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid762_pT5_uid478_polyEvalsinPiZ_a <= (others => '0');
            topProd_uid762_pT5_uid478_polyEvalsinPiZ_b <= (others => '0');
            topProd_uid762_pT5_uid478_polyEvalsinPiZ_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid762_pT5_uid478_polyEvalsinPiZ_a <= reg_yT2_uid459_polyEvalsinPiZ_0_to_topProd_uid762_pT5_uid478_polyEvalsinPiZ_0_q;
                topProd_uid762_pT5_uid478_polyEvalsinPiZ_b <= reg_yTop27Bits_uid761_pT5_uid478_polyEvalsinPiZ_0_to_multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_cma_9_q;
                topProd_uid762_pT5_uid478_polyEvalsinPiZ_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid762_pT5_uid478_polyEvalsinPiZ_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid762_pT5_uid478_polyEvalsinPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid762_pT5_uid478_polyEvalsinPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid762_pT5_uid478_polyEvalsinPiZ_q <= topProd_uid762_pT5_uid478_polyEvalsinPiZ_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_nor(LOGICAL,4021)
    ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_nor_b <= ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_sticky_ena_q;
    ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_nor_q <= not (ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_nor_a or ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_nor_b);

	--ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_sticky_ena(REG,4022)
    ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_nor_q = "1") THEN
                ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_sticky_ena_q <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_enaAnd(LOGICAL,4023)
    ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_enaAnd_a <= ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_sticky_ena_q;
    ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_enaAnd_b <= en;
    ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_enaAnd_q <= ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_enaAnd_a and ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_enaAnd_b;

	--sSM0W_uid773_pT5_uid478_polyEvalsinPiZ(BITSELECT,772)@21
    sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_in <= zPsinPiZ_uid84_fpSinCosXTest_b(17 downto 0);
    sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b <= sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_in(17 downto 15);

	--ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem(DUALMEM,4012)
    ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_reset0 <= areset;
    ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_ia <= sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b;
    ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_aa <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_wrreg_q;
    ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_ab <= ld_xTop26Bits_uid765_pT5_uid478_polyEvalsinPiZ_b_to_spad_xTop26Bits_uid765_uid767_pT5_uid478_polyEvalsinPiZ_a_replace_rdmux_q;
    ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 5,
        numwords_a => 18,
        width_b => 3,
        widthad_b => 5,
        numwords_b => 18,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_iq,
        address_a => ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_aa,
        data_a => ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_ia
    );
        ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_q <= ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_iq(2 downto 0);

	--reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1(REG,1338)@40
    reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_q <= ld_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_b_to_reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--sSM0H_uid772_pT5_uid478_polyEvalsinPiZ(BITSELECT,771)@40
    sSM0H_uid772_pT5_uid478_polyEvalsinPiZ_in <= s4_uid476_polyEvalsinPiZ_b(25 downto 0);
    sSM0H_uid772_pT5_uid478_polyEvalsinPiZ_b <= sSM0H_uid772_pT5_uid478_polyEvalsinPiZ_in(25 downto 23);

	--reg_sSM0H_uid772_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_0(REG,1337)@40
    reg_sSM0H_uid772_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid772_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid772_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_0_q <= sSM0H_uid772_pT5_uid478_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid774_pT5_uid478_polyEvalsinPiZ(MULT,773)@41
    sm0_uid774_pT5_uid478_polyEvalsinPiZ_pr <= UNSIGNED(sm0_uid774_pT5_uid478_polyEvalsinPiZ_a) * UNSIGNED(sm0_uid774_pT5_uid478_polyEvalsinPiZ_b);
    sm0_uid774_pT5_uid478_polyEvalsinPiZ_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid774_pT5_uid478_polyEvalsinPiZ_a <= (others => '0');
            sm0_uid774_pT5_uid478_polyEvalsinPiZ_b <= (others => '0');
            sm0_uid774_pT5_uid478_polyEvalsinPiZ_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid774_pT5_uid478_polyEvalsinPiZ_a <= reg_sSM0H_uid772_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_0_q;
                sm0_uid774_pT5_uid478_polyEvalsinPiZ_b <= reg_sSM0W_uid773_pT5_uid478_polyEvalsinPiZ_0_to_sm0_uid774_pT5_uid478_polyEvalsinPiZ_1_q;
                sm0_uid774_pT5_uid478_polyEvalsinPiZ_s1 <= STD_LOGIC_VECTOR(sm0_uid774_pT5_uid478_polyEvalsinPiZ_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid774_pT5_uid478_polyEvalsinPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid774_pT5_uid478_polyEvalsinPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid774_pT5_uid478_polyEvalsinPiZ_q <= sm0_uid774_pT5_uid478_polyEvalsinPiZ_s1;
            END IF;
        END IF;
    END PROCESS;

	--TtopProdConcSoftProd_uid775_pT5_uid478_polyEvalsinPiZ(BITJOIN,774)@44
    TtopProdConcSoftProd_uid775_pT5_uid478_polyEvalsinPiZ_q <= topProd_uid762_pT5_uid478_polyEvalsinPiZ_q & sm0_uid774_pT5_uid478_polyEvalsinPiZ_q;

	--sumAHighB_uid778_pT5_uid478_polyEvalsinPiZ(ADD,777)@44
    sumAHighB_uid778_pT5_uid478_polyEvalsinPiZ_a <= STD_LOGIC_VECTOR((60 downto 60 => TtopProdConcSoftProd_uid775_pT5_uid478_polyEvalsinPiZ_q(59)) & TtopProdConcSoftProd_uid775_pT5_uid478_polyEvalsinPiZ_q);
    sumAHighB_uid778_pT5_uid478_polyEvalsinPiZ_b <= STD_LOGIC_VECTOR((60 downto 35 => highBBits_uid777_pT5_uid478_polyEvalsinPiZ_b(34)) & highBBits_uid777_pT5_uid478_polyEvalsinPiZ_b);
            sumAHighB_uid778_pT5_uid478_polyEvalsinPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid778_pT5_uid478_polyEvalsinPiZ_a) + SIGNED(sumAHighB_uid778_pT5_uid478_polyEvalsinPiZ_b));
    sumAHighB_uid778_pT5_uid478_polyEvalsinPiZ_q <= sumAHighB_uid778_pT5_uid478_polyEvalsinPiZ_o(60 downto 0);


	--lowRangeB_uid776_pT5_uid478_polyEvalsinPiZ(BITSELECT,775)@44
    lowRangeB_uid776_pT5_uid478_polyEvalsinPiZ_in <= multSumOfTwo27_uid767_pT5_uid478_polyEvalsinPiZ_b(18 downto 0);
    lowRangeB_uid776_pT5_uid478_polyEvalsinPiZ_b <= lowRangeB_uid776_pT5_uid478_polyEvalsinPiZ_in(18 downto 0);

	--add0_uid776_uid779_pT5_uid478_polyEvalsinPiZ(BITJOIN,778)@44
    add0_uid776_uid779_pT5_uid478_polyEvalsinPiZ_q <= sumAHighB_uid778_pT5_uid478_polyEvalsinPiZ_q & lowRangeB_uid776_pT5_uid478_polyEvalsinPiZ_b;

	--R_uid780_pT5_uid478_polyEvalsinPiZ(BITSELECT,779)@44
    R_uid780_pT5_uid478_polyEvalsinPiZ_in <= add0_uid776_uid779_pT5_uid478_polyEvalsinPiZ_q(78 downto 0);
    R_uid780_pT5_uid478_polyEvalsinPiZ_b <= R_uid780_pT5_uid478_polyEvalsinPiZ_in(78 downto 24);

	--reg_R_uid780_pT5_uid478_polyEvalsinPiZ_0_to_ts5_uid481_polyEvalsinPiZ_1(REG,1341)@44
    reg_R_uid780_pT5_uid478_polyEvalsinPiZ_0_to_ts5_uid481_polyEvalsinPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid780_pT5_uid478_polyEvalsinPiZ_0_to_ts5_uid481_polyEvalsinPiZ_1_q <= "0000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid780_pT5_uid478_polyEvalsinPiZ_0_to_ts5_uid481_polyEvalsinPiZ_1_q <= R_uid780_pT5_uid478_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_nor(LOGICAL,3961)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_nor_b <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_nor_q <= not (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_nor_a or ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_sticky_ena(REG,3962)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_nor_q = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_enaAnd(LOGICAL,3963)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_enaAnd_a <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_enaAnd_b <= en;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_enaAnd_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_enaAnd_a and ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem(DUALMEM,3952)
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_reset0 <= areset;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_ia <= addr_uid81_fpSinCosXTest_b;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdreg_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_rdmux_q;
    ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 5,
        numwords_a => 22,
        width_b => 7,
        widthad_b => 5,
        numwords_b => 22,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_iq,
        address_a => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_aa,
        data_a => ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_ia
    );
        ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_iq(6 downto 0);

	--reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0(REG,1304)@43
    reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_q <= ld_addr_uid81_fpSinCosXTest_b_to_reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid441_tableGensinPiZ(LOOKUP,440)@44
    memoryC0_uid441_tableGensinPiZ: PROCESS (reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_addr_uid81_fpSinCosXTest_0_to_memoryC0_uid441_tableGensinPiZ_0_q) IS
                WHEN "0000000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100100001111110110101010001000100001011010001100001101";
                WHEN "0000001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100100001110100011111110011011110110001111000010010001";
                WHEN "0000010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100100001010101011111011110100011011001100111111000011";
                WHEN "0000011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100100000100001110100011101110000011100100110011011101";
                WHEN "0000100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100011111011001011111000100001101110110000001010000001";
                WHEN "0000101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100011101111100011111101100101100111001110001100110101";
                WHEN "0000110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100011100001010110110111001101000001000101001110100110";
                WHEN "0000111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100011010000100100101010101000011000001001010111010111";
                WHEN "0001000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100010111101001101011110000101001101101000010110000000";
                WHEN "0001001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100010100111010001011000101110000101011010010111100110";
                WHEN "0001010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100010001110110000100010101010100010111000000101110000";
                WHEN "0001011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100001110011101011000100111111000101010101101101101001";
                WHEN "0001100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100001010110000001001001101101000100000011010001011111";
                WHEN "0001101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100000110101110010111011110010101001110010000110001000";
                WHEN "0001110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100000010011000000100111001010101111111111011111000111";
                WHEN "0001111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011111101101101010011000101100111001100100101011011010";
                WHEN "0010000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011111000101110000011110001101001101001100000101011011";
                WHEN "0010001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011110011011010011000110011100001111001011111000110101";
                WHEN "0010010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011101101110010010100001000110111011000110000001011001";
                WHEN "0010011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011100111110101110111110110110011100101101100101101100";
                WHEN "0010100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011100001100101000110001010000001000110001110001001001";
                WHEN "0010101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011011011000000000001010110101010101001110010000110101";
                WHEN "0010110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011010100000110101011111000011010001000001010110111001";
                WHEN "0010111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011001100111001001000010010010111011100111101000010010";
                WHEN "0011000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011000101010111011001001111000111011111101011001001011";
                WHEN "0011001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100010111101100001100001100000101010111000101111100000010";
                WHEN "0011010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100010110101010111100100000000011100110011000101000001110";
                WHEN "0011011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100010101100111001100011101111010001101010011111100100110";
                WHEN "0011100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100010100100000111100011110101010101110110110100010111011";
                WHEN "0011101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100010011011000001100111100010001100010011110011001011111";
                WHEN "0011110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100010010001100111110010001100101101000101110000111111001";
                WHEN "0011111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100010000111111010000111010011000011111011000100100101110";
                WHEN "0100000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100001111101111000101010011010101110101010010110001011110";
                WHEN "0100001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100001110011100011011111010000011011101101100010011000100";
                WHEN "0100010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100001101000111010101001101000001000011001110001100011001";
                WHEN "0100011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100001011101111110001101011100111111010100000100001101100";
                WHEN "0100100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100001010010101110001110110001010110100010110101010110100";
                WHEN "0100101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100001000111001010110001101110101101111100010011011001001";
                WHEN "0100110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100000111011010011111010100101101101010001110000110000000";
                WHEN "0100111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100000101111001001101101101110000010010111101100110010111";
                WHEN "0101000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100000100010101100001111100110011111001010110110001010100";
                WHEN "0101001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100000010101111011100100110100110111110010000111010011011";
                WHEN "0101010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100000001000110111110010000110000000011101011110001100101";
                WHEN "0101011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011111111011100000111100001101101011100001110000010001100";
                WHEN "0101100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011111101101110111001000000110100111010001011011011011010";
                WHEN "0101101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011111011111111010011010110010011011110010010101001110000";
                WHEN "0101110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011111010001101010111001011001101000110000011001010001010";
                WHEN "0101111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011111000011001000101001001011100011001101010111111001000";
                WHEN "0110000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011110110100010011101111011110010011001101100110000010110";
                WHEN "0110001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011110100101001100010001101110110001100001101111101111010";
                WHEN "0110010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011110010101110010010101100000100101001101101101111110110";
                WHEN "0110011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011110000110000110000000011110000001001100100001011010110";
                WHEN "0110100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011101110110000111011000011000000001110001010010110110001";
                WHEN "0110101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011101100101110110100011000110001010000101011010110001111";
                WHEN "0110110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011101010101010011100110100110100001100011110001010010010";
                WHEN "0110111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011101000100011110101000111101110001010001000111010011011";
                WHEN "0111000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011100110011010111110000010111000001010001101010101110101";
                WHEN "0111001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011100100001111111000011000011110101111011110110100000111";
                WHEN "0111010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011100010000010100100111011100001101001000010000000101010";
                WHEN "0111011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011011111110011000100011111110011011011110110011011000101";
                WHEN "0111100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011011101100001010111111001111001001100001001110111010101";
                WHEN "0111101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011011011001101011111111111001010000110010110001000100110";
                WHEN "0111110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011011000110111011101100101101111000111101001000001100010";
                WHEN "0111111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011010110011111010001100100100010100110010110110101101000";
                WHEN "1000000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011010100000100111100110011001111111001110111100110010110";
                WHEN "1000001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011010001101000100000001010010011000010001111001000001101";
                WHEN "1000010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011001111001001111100100010111000001111100000001010110111";
                WHEN "1000011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011001100101001010010110110111011101000101010110000011001";
                WHEN "1000100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011001010000110100100000001001000110010010101111111100010";
                WHEN "1000101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011000111100001110000111100111010010101000101011101000110";
                WHEN "1000110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011000100111010111010100110011001100011011010011000101011";
                WHEN "1000111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011000010010010000001111010011101111111100000111001001011";
                WHEN "1001000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010111111100111000111110110101101000000101001010101101101";
                WHEN "1001001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010111100111010001101011001011001011000001110000111011110";
                WHEN "1001010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010111010001011010011100001100010110110100110000001100000";
                WHEN "1001011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010110111011010011011001110110101101111100011011011010000";
                WHEN "1001100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010110100100111100101100001101010011110100000011011010100";
                WHEN "1001101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010110001110010110011011011000101001010011000001111000111";
                WHEN "1001110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010101110111100000101111100110101001001001101111101100011";
                WHEN "1001111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010101100000011011110001001010100100011100001000001100110";
                WHEN "1010000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010101001001000111101000011100111110111001111011010111000";
                WHEN "1010001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010100110001100100011101111011101011010100110000001111010";
                WHEN "1010010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010100011001110010011010001001100111110011111001101111101";
                WHEN "1010011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010100000001110001100101101110111010000101111111010011111";
                WHEN "1010100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010011101001100010001001011000101011110000011011010100100";
                WHEN "1010101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010011010001000100001101111001000110011100110001000011111";
                WHEN "1010110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010010111000010111111100000111010000000011111011111111011";
                WHEN "1010111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010010011111011101011100111111000110110111011010001011000";
                WHEN "1011000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010010000110010100111001100001011101101000010011101011101";
                WHEN "1011001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010001101100111110011010110011110111101100100000110111100";
                WHEN "1011010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010001010011011010001010000000100101000001110001010010111";
                WHEN "1011011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010000111001101000010000010110011110001110110101010010110";
                WHEN "1011100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010000011111101000110111001001000000100010101011111101100";
                WHEN "1011101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010000000101011100000111110000001001110001110111100100111";
                WHEN "1011110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001111101011000010001011101000010100010001111010010010101";
                WHEN "1011111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001111010000011011001100010010010010110010111101000101111";
                WHEN "1100000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001110110101100111010011010011001100010111100010111011101";
                WHEN "1100001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001110011010100110101010010100011000001010101010000001010";
                WHEN "1100010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001101111111011001011011000011011001010011111101001111111";
                WHEN "1100011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001101100011111111101111010001111010101010010111101101100";
                WHEN "1100100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001101001000011001110000110101101010100100111100010110111";
                WHEN "1100101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001100101100100111101001101000010110101010000011101111110";
                WHEN "1100110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001100010000101001100011100111100111011101000001111101111";
                WHEN "1100111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001011110100011111101000110100111100001010000110101101111";
                WHEN "1101000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001011011000001010000011010101100110010000111001101000110";
                WHEN "1101001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001010111011101000111101010010100101001101010100111001001";
                WHEN "1101010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001010011110111100100000111000100001111111000000001000011";
                WHEN "1101011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001010000010000100111000010111101010101111001101110110101";
                WHEN "1101100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001001100101000010001110000011101110010101011101010011111";
                WHEN "1101101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001001000111110100101100010011110111111010100011000000011";
                WHEN "1101110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001000101010011100011101100010101010011010011001111011011";
                WHEN "1101111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001000001100111001101100001101111100000100011111100110101";
                WHEN "1110000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000111101111001100100010110110110001111010111101001010000";
                WHEN "1110001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000111010001010101001100000001011011010000011111011010111";
                WHEN "1110010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000110110011010011110010010101001101000101000000010101001";
                WHEN "1110011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000110010101001000100000011100011101100001000011101101101";
                WHEN "1110100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000101110110110011100001000100011111010000001001100111011";
                WHEN "1110101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000101011000010100111110111101011100111001111000011000111";
                WHEN "1110110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000100111001101101000100111010010100011010000000101010011";
                WHEN "1110111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000100011010111011111101110000110010010111011101011010100";
                WHEN "1111000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000011111100000001110100011001001101011010010010010101000";
                WHEN "1111001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000011011100111110110011101110100001100000101010100111111";
                WHEN "1111010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000010111101110011000110101110001011010010111010100100011";
                WHEN "1111011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000010011110011110111000011000000011010110100101111001110";
                WHEN "1111100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000001111111000010010011101110011001100000101101010111000";
                WHEN "1111101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000001011111011101100011110101110000000111000101100010000";
                WHEN "1111110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000000111111110000110011110100110111010000111001010011010";
                WHEN "1111111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000000011111111100001110110100101000000110011010000100010";
                WHEN OTHERS =>
                    memoryC0_uid441_tableGensinPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--cIncludingRoundingBit_uid480_polyEvalsinPiZ(BITJOIN,479)@44
    cIncludingRoundingBit_uid480_polyEvalsinPiZ_q <= memoryC0_uid441_tableGensinPiZ_q & rndBit_uid479_polyEvalsinPiZ_q;

	--reg_cIncludingRoundingBit_uid480_polyEvalsinPiZ_0_to_ts5_uid481_polyEvalsinPiZ_0(REG,1342)@44
    reg_cIncludingRoundingBit_uid480_polyEvalsinPiZ_0_to_ts5_uid481_polyEvalsinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid480_polyEvalsinPiZ_0_to_ts5_uid481_polyEvalsinPiZ_0_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid480_polyEvalsinPiZ_0_to_ts5_uid481_polyEvalsinPiZ_0_q <= cIncludingRoundingBit_uid480_polyEvalsinPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--ts5_uid481_polyEvalsinPiZ(ADD,480)@45
    ts5_uid481_polyEvalsinPiZ_a <= STD_LOGIC_VECTOR((62 downto 62 => reg_cIncludingRoundingBit_uid480_polyEvalsinPiZ_0_to_ts5_uid481_polyEvalsinPiZ_0_q(61)) & reg_cIncludingRoundingBit_uid480_polyEvalsinPiZ_0_to_ts5_uid481_polyEvalsinPiZ_0_q);
    ts5_uid481_polyEvalsinPiZ_b <= STD_LOGIC_VECTOR((62 downto 55 => reg_R_uid780_pT5_uid478_polyEvalsinPiZ_0_to_ts5_uid481_polyEvalsinPiZ_1_q(54)) & reg_R_uid780_pT5_uid478_polyEvalsinPiZ_0_to_ts5_uid481_polyEvalsinPiZ_1_q);
            ts5_uid481_polyEvalsinPiZ_o <= STD_LOGIC_VECTOR(SIGNED(ts5_uid481_polyEvalsinPiZ_a) + SIGNED(ts5_uid481_polyEvalsinPiZ_b));
    ts5_uid481_polyEvalsinPiZ_q <= ts5_uid481_polyEvalsinPiZ_o(62 downto 0);


	--s5_uid482_polyEvalsinPiZ(BITSELECT,481)@45
    s5_uid482_polyEvalsinPiZ_in <= ts5_uid481_polyEvalsinPiZ_q;
    s5_uid482_polyEvalsinPiZ_b <= s5_uid482_polyEvalsinPiZ_in(62 downto 1);

	--polyEvalSigsinPiZ_uid86_fpSinCosXTest(BITSELECT,85)@45
    polyEvalSigsinPiZ_uid86_fpSinCosXTest_in <= s5_uid482_polyEvalsinPiZ_b(59 downto 0);
    polyEvalSigsinPiZ_uid86_fpSinCosXTest_b <= polyEvalSigsinPiZ_uid86_fpSinCosXTest_in(59 downto 5);

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor(LOGICAL,3429)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_b <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_q <= not (ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_a or ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_b);

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_mem_top(CONSTANT,3425)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_mem_top_q <= "011001";

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp(LOGICAL,3426)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_a <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_mem_top_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdmux_q);
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_q <= "1" when ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_a = ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_b else "0";

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmpReg(REG,3427)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmpReg_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena(REG,3430)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_q = "1") THEN
                ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd(LOGICAL,3431)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_a <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_b <= en;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_a and ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_b;

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt(COUNTER,3421)
    -- every=1, low=0, high=25, step=1, init=1
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i = 24 THEN
                      ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i - 25;
                    ELSE
                        ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i,5));


	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdreg(REG,3422)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdreg_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdmux(MUX,3423)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdmux_s <= en;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdmux: PROCESS (ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdmux_s, ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdreg_q, ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdmux_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdreg_q;
                  WHEN "1" => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdmux_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem(DUALMEM,3420)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_ia <= sinXIsXRR_uid41_fpSinCosXTest_n;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_aa <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdreg_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_ab <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdmux_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 26,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 26,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_ia
    );
        ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_iq(0 downto 0);

	--multSinOp2_uid91_fpSinCosXTest(MUX,90)@45
    multSinOp2_uid91_fpSinCosXTest_s <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_q;
    multSinOp2_uid91_fpSinCosXTest: PROCESS (multSinOp2_uid91_fpSinCosXTest_s, polyEvalSigsinPiZ_uid86_fpSinCosXTest_b, ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_q)
    BEGIN
            CASE multSinOp2_uid91_fpSinCosXTest_s IS
                  WHEN "0" => multSinOp2_uid91_fpSinCosXTest_q <= polyEvalSigsinPiZ_uid86_fpSinCosXTest_b;
                  WHEN "1" => multSinOp2_uid91_fpSinCosXTest_q <= ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_q;
                  WHEN OTHERS => multSinOp2_uid91_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--mulSin_uid92_fpSinCosXTest_b_3(BITSELECT,854)@45
    mulSin_uid92_fpSinCosXTest_b_3_in <= STD_LOGIC_VECTOR("000000000" & multSinOp2_uid91_fpSinCosXTest_q);
    mulSin_uid92_fpSinCosXTest_b_3_b <= mulSin_uid92_fpSinCosXTest_b_3_in(63 downto 48);

	--reg_mulSin_uid92_fpSinCosXTest_b_3_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_1(REG,1343)@45
    reg_mulSin_uid92_fpSinCosXTest_b_3_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulSin_uid92_fpSinCosXTest_b_3_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulSin_uid92_fpSinCosXTest_b_3_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_1_q <= mulSin_uid92_fpSinCosXTest_b_3_b;
            END IF;
        END IF;
    END PROCESS;


	--cPi_uid71_fpSinCosXTest(CONSTANT,70)
    cPi_uid71_fpSinCosXTest_q <= "1100100100001111110110101010001000100001011010001100001";

	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor(LOGICAL,3441)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_b <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_sticky_ena_q;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_q <= not (ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_a or ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_b);

	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_mem_top(CONSTANT,3437)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_mem_top_q <= "010010";

	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp(LOGICAL,3438)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_a <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_mem_top_q;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdmux_q);
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_q <= "1" when ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_a = ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_b else "0";

	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmpReg(REG,3439)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmpReg_q <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_sticky_ena(REG,3442)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_q = "1") THEN
                ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_sticky_ena_q <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd(LOGICAL,3443)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_a <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_sticky_ena_q;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_b <= en;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_q <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_a and ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_b;

	--LeftShiftStage289dto0_uid355_alignedZSin_uid67_fpSinCosXTest(BITSELECT,354)@25
    LeftShiftStage289dto0_uid355_alignedZSin_uid67_fpSinCosXTest_in <= leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q(89 downto 0);
    LeftShiftStage289dto0_uid355_alignedZSin_uid67_fpSinCosXTest_b <= LeftShiftStage289dto0_uid355_alignedZSin_uid67_fpSinCosXTest_in(89 downto 0);

	--leftShiftStage3Idx1_uid356_alignedZSin_uid67_fpSinCosXTest(BITJOIN,355)@25
    leftShiftStage3Idx1_uid356_alignedZSin_uid67_fpSinCosXTest_q <= LeftShiftStage289dto0_uid355_alignedZSin_uid67_fpSinCosXTest_b & GND_q;

	--LeftShiftStage184dto0_uid350_alignedZSin_uid67_fpSinCosXTest(BITSELECT,349)@25
    LeftShiftStage184dto0_uid350_alignedZSin_uid67_fpSinCosXTest_in <= leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q(84 downto 0);
    LeftShiftStage184dto0_uid350_alignedZSin_uid67_fpSinCosXTest_b <= LeftShiftStage184dto0_uid350_alignedZSin_uid67_fpSinCosXTest_in(84 downto 0);

	--leftShiftStage2Idx3_uid351_alignedZSin_uid67_fpSinCosXTest(BITJOIN,350)@25
    leftShiftStage2Idx3_uid351_alignedZSin_uid67_fpSinCosXTest_q <= LeftShiftStage184dto0_uid350_alignedZSin_uid67_fpSinCosXTest_b & leftShiftStage1Idx3Pad6_uid268_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage186dto0_uid347_alignedZSin_uid67_fpSinCosXTest(BITSELECT,346)@25
    LeftShiftStage186dto0_uid347_alignedZSin_uid67_fpSinCosXTest_in <= leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q(86 downto 0);
    LeftShiftStage186dto0_uid347_alignedZSin_uid67_fpSinCosXTest_b <= LeftShiftStage186dto0_uid347_alignedZSin_uid67_fpSinCosXTest_in(86 downto 0);

	--leftShiftStage2Idx2_uid348_alignedZSin_uid67_fpSinCosXTest(BITJOIN,347)@25
    leftShiftStage2Idx2_uid348_alignedZSin_uid67_fpSinCosXTest_q <= LeftShiftStage186dto0_uid347_alignedZSin_uid67_fpSinCosXTest_b & leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage188dto0_uid344_alignedZSin_uid67_fpSinCosXTest(BITSELECT,343)@25
    LeftShiftStage188dto0_uid344_alignedZSin_uid67_fpSinCosXTest_in <= leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q(88 downto 0);
    LeftShiftStage188dto0_uid344_alignedZSin_uid67_fpSinCosXTest_b <= LeftShiftStage188dto0_uid344_alignedZSin_uid67_fpSinCosXTest_in(88 downto 0);

	--leftShiftStage2Idx1_uid345_alignedZSin_uid67_fpSinCosXTest(BITJOIN,344)@25
    leftShiftStage2Idx1_uid345_alignedZSin_uid67_fpSinCosXTest_q <= LeftShiftStage188dto0_uid344_alignedZSin_uid67_fpSinCosXTest_b & leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage066dto0_uid339_alignedZSin_uid67_fpSinCosXTest(BITSELECT,338)@25
    LeftShiftStage066dto0_uid339_alignedZSin_uid67_fpSinCosXTest_in <= leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q(66 downto 0);
    LeftShiftStage066dto0_uid339_alignedZSin_uid67_fpSinCosXTest_b <= LeftShiftStage066dto0_uid339_alignedZSin_uid67_fpSinCosXTest_in(66 downto 0);

	--leftShiftStage1Idx3_uid340_alignedZSin_uid67_fpSinCosXTest(BITJOIN,339)@25
    leftShiftStage1Idx3_uid340_alignedZSin_uid67_fpSinCosXTest_q <= LeftShiftStage066dto0_uid339_alignedZSin_uid67_fpSinCosXTest_b & leftShiftStage0Idx3Pad24_uid257_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage074dto0_uid336_alignedZSin_uid67_fpSinCosXTest(BITSELECT,335)@25
    LeftShiftStage074dto0_uid336_alignedZSin_uid67_fpSinCosXTest_in <= leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q(74 downto 0);
    LeftShiftStage074dto0_uid336_alignedZSin_uid67_fpSinCosXTest_b <= LeftShiftStage074dto0_uid336_alignedZSin_uid67_fpSinCosXTest_in(74 downto 0);

	--leftShiftStage1Idx2_uid337_alignedZSin_uid67_fpSinCosXTest(BITJOIN,336)@25
    leftShiftStage1Idx2_uid337_alignedZSin_uid67_fpSinCosXTest_q <= LeftShiftStage074dto0_uid336_alignedZSin_uid67_fpSinCosXTest_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage082dto0_uid333_alignedZSin_uid67_fpSinCosXTest(BITSELECT,332)@25
    LeftShiftStage082dto0_uid333_alignedZSin_uid67_fpSinCosXTest_in <= leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q(82 downto 0);
    LeftShiftStage082dto0_uid333_alignedZSin_uid67_fpSinCosXTest_b <= LeftShiftStage082dto0_uid333_alignedZSin_uid67_fpSinCosXTest_in(82 downto 0);

	--leftShiftStage1Idx1_uid334_alignedZSin_uid67_fpSinCosXTest(BITJOIN,333)@25
    leftShiftStage1Idx1_uid334_alignedZSin_uid67_fpSinCosXTest_q <= LeftShiftStage082dto0_uid333_alignedZSin_uid67_fpSinCosXTest_b & leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;

	--ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor(LOGICAL,3701)
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_b <= ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_q <= not (ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_a or ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_b);

	--ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena(REG,3702)
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_q = "1") THEN
                ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd(LOGICAL,3703)
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_a <= ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_b <= en;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_q <= ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_a and ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_b;

	--vStage_uid283_lzcZSin_uid66_fpSinCosXTest(BITSELECT,282)@20
    vStage_uid283_lzcZSin_uid66_fpSinCosXTest_in <= zSin_uid60_fpSinCosXTest_q(26 downto 0);
    vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b <= vStage_uid283_lzcZSin_uid66_fpSinCosXTest_in(26 downto 0);

	--ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem(DUALMEM,3692)
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ia <= vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg_q;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_q;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 27,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ia
    );
        ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_q <= ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_iq(26 downto 0);

	--leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest(BITJOIN,327)@25
    leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_q <= ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_q & zs_uid279_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor(LOGICAL,3689)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_b <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_q <= not (ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_a or ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_b);

	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena(REG,3690)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_q = "1") THEN
                ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd(LOGICAL,3691)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_a <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_b <= en;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_a and ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_b;

	--X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest(BITSELECT,323)@20
    X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_in <= zSin_uid60_fpSinCosXTest_q(58 downto 0);
    X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b <= X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_in(58 downto 0);

	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem(DUALMEM,3680)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ia <= X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg_q;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_q;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 59,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 59,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ia
    );
        ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_iq(58 downto 0);

	--leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest(BITJOIN,324)@25
    leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_q & zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor(LOGICAL,3713)
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_b <= ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena_q;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_q <= not (ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_a or ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_b);

	--ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena(REG,3714)
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_q = "1") THEN
                ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd(LOGICAL,3715)
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_a <= ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena_q;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_b <= en;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_q <= ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_a and ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_b;

	--ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem(DUALMEM,3704)
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_ia <= zSin_uid60_fpSinCosXTest_q;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdreg_q;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdmux_q;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 91,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 91,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_ia
    );
        ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_q <= ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_iq(90 downto 0);

	--rVStage_uid280_lzcZSin_uid66_fpSinCosXTest(BITSELECT,279)@20
    rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_in <= zSin_uid60_fpSinCosXTest_q;
    rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_b <= rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_in(90 downto 27);

	--reg_rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_1(REG,1299)@20
    reg_rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_1_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_1_q <= rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid281_lzcZSin_uid66_fpSinCosXTest(LOGICAL,280)@21
    vCount_uid281_lzcZSin_uid66_fpSinCosXTest_a <= reg_rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_1_q;
    vCount_uid281_lzcZSin_uid66_fpSinCosXTest_b <= zs_uid279_lzcZSin_uid66_fpSinCosXTest_q;
    vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q <= "1" when vCount_uid281_lzcZSin_uid66_fpSinCosXTest_a = vCount_uid281_lzcZSin_uid66_fpSinCosXTest_b else "0";

	--ld_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_g(DELAY,1777)@21
    ld_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_g : dspba_delay
    GENERIC MAP ( width => 1, depth => 4 )
    PORT MAP ( xin => vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q, xout => ld_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_g_q, ena => en(0), clk => clk, aclr => areset );

	--ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_cStage_uid284_lzcZSin_uid66_fpSinCosXTest_b(DELAY,1735)@20
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_cStage_uid284_lzcZSin_uid66_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b, xout => ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_cStage_uid284_lzcZSin_uid66_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--cStage_uid284_lzcZSin_uid66_fpSinCosXTest(BITJOIN,283)@21
    cStage_uid284_lzcZSin_uid66_fpSinCosXTest_q <= ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_cStage_uid284_lzcZSin_uid66_fpSinCosXTest_b_q & mO_uid282_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_c(DELAY,1737)@20
    ld_rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_b, xout => ld_rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid286_lzcZSin_uid66_fpSinCosXTest(MUX,285)@21
    vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_s <= vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q;
    vStagei_uid286_lzcZSin_uid66_fpSinCosXTest: PROCESS (vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_s, ld_rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_c_q, cStage_uid284_lzcZSin_uid66_fpSinCosXTest_q)
    BEGIN
            CASE vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_q <= ld_rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_q <= cStage_uid284_lzcZSin_uid66_fpSinCosXTest_q;
                  WHEN OTHERS => vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid288_lzcZSin_uid66_fpSinCosXTest(BITSELECT,287)@21
    rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_q;
    rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b <= rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_in(63 downto 32);

	--reg_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_1(REG,1300)@21
    reg_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_1_q <= "00000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_1_q <= rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid289_lzcZSin_uid66_fpSinCosXTest(LOGICAL,288)@22
    vCount_uid289_lzcZSin_uid66_fpSinCosXTest_a <= reg_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_1_q;
    vCount_uid289_lzcZSin_uid66_fpSinCosXTest_b <= zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;
    vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q <= "1" when vCount_uid289_lzcZSin_uid66_fpSinCosXTest_a = vCount_uid289_lzcZSin_uid66_fpSinCosXTest_b else "0";

	--ld_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_f(DELAY,1776)@22
    ld_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_f : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q, xout => ld_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_f_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid290_lzcZSin_uid66_fpSinCosXTest(BITSELECT,289)@21
    vStage_uid290_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_q(31 downto 0);
    vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b <= vStage_uid290_lzcZSin_uid66_fpSinCosXTest_in(31 downto 0);

	--ld_vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_d(DELAY,1744)@21
    ld_vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b, xout => ld_vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_c(DELAY,1743)@21
    ld_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b, xout => ld_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid292_lzcZSin_uid66_fpSinCosXTest(MUX,291)@22
    vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_s <= vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q;
    vStagei_uid292_lzcZSin_uid66_fpSinCosXTest: PROCESS (vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_s, ld_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_c_q, ld_vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_q <= ld_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_q <= ld_vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid294_lzcZSin_uid66_fpSinCosXTest(BITSELECT,293)@22
    rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_q;
    rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b <= rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_in(31 downto 16);

	--reg_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_1(REG,1301)@22
    reg_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_1_q <= rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid295_lzcZSin_uid66_fpSinCosXTest(LOGICAL,294)@23
    vCount_uid295_lzcZSin_uid66_fpSinCosXTest_a <= reg_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_1_q;
    vCount_uid295_lzcZSin_uid66_fpSinCosXTest_b <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q <= "1" when vCount_uid295_lzcZSin_uid66_fpSinCosXTest_a = vCount_uid295_lzcZSin_uid66_fpSinCosXTest_b else "0";

	--ld_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_e(DELAY,1775)@23
    ld_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_e : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q, xout => ld_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_e_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid296_lzcZSin_uid66_fpSinCosXTest(BITSELECT,295)@22
    vStage_uid296_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_q(15 downto 0);
    vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b <= vStage_uid296_lzcZSin_uid66_fpSinCosXTest_in(15 downto 0);

	--ld_vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_d(DELAY,1750)@22
    ld_vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b, xout => ld_vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_c(DELAY,1749)@22
    ld_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b, xout => ld_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid298_lzcZSin_uid66_fpSinCosXTest(MUX,297)@23
    vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_s <= vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q;
    vStagei_uid298_lzcZSin_uid66_fpSinCosXTest: PROCESS (vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_s, ld_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_c_q, ld_vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_q <= ld_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_q <= ld_vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid300_lzcZSin_uid66_fpSinCosXTest(BITSELECT,299)@23
    rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_q;
    rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b <= rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_in(15 downto 8);

	--reg_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_1(REG,1302)@23
    reg_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_1_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_1_q <= rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid301_lzcZSin_uid66_fpSinCosXTest(LOGICAL,300)@24
    vCount_uid301_lzcZSin_uid66_fpSinCosXTest_a <= reg_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_1_q;
    vCount_uid301_lzcZSin_uid66_fpSinCosXTest_b <= leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q <= "1" when vCount_uid301_lzcZSin_uid66_fpSinCosXTest_a = vCount_uid301_lzcZSin_uid66_fpSinCosXTest_b else "0";

	--ld_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_d(DELAY,1774)@24
    ld_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q, xout => ld_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid302_lzcZSin_uid66_fpSinCosXTest(BITSELECT,301)@23
    vStage_uid302_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_q(7 downto 0);
    vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b <= vStage_uid302_lzcZSin_uid66_fpSinCosXTest_in(7 downto 0);

	--ld_vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_d(DELAY,1756)@23
    ld_vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b, xout => ld_vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_c(DELAY,1755)@23
    ld_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b, xout => ld_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid304_lzcZSin_uid66_fpSinCosXTest(MUX,303)@24
    vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_s <= vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q;
    vStagei_uid304_lzcZSin_uid66_fpSinCosXTest: PROCESS (vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_s, ld_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_c_q, ld_vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_q <= ld_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_q <= ld_vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid306_lzcZSin_uid66_fpSinCosXTest(BITSELECT,305)@24
    rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_q;
    rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_b <= rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_in(7 downto 4);

	--vCount_uid307_lzcZSin_uid66_fpSinCosXTest(LOGICAL,306)@24
    vCount_uid307_lzcZSin_uid66_fpSinCosXTest_a <= rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_b;
    vCount_uid307_lzcZSin_uid66_fpSinCosXTest_b <= leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q <= "1" when vCount_uid307_lzcZSin_uid66_fpSinCosXTest_a = vCount_uid307_lzcZSin_uid66_fpSinCosXTest_b else "0";

	--ld_vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_c(DELAY,1773)@24
    ld_vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q, xout => ld_vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid308_lzcZSin_uid66_fpSinCosXTest(BITSELECT,307)@24
    vStage_uid308_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_q(3 downto 0);
    vStage_uid308_lzcZSin_uid66_fpSinCosXTest_b <= vStage_uid308_lzcZSin_uid66_fpSinCosXTest_in(3 downto 0);

	--vStagei_uid310_lzcZSin_uid66_fpSinCosXTest(MUX,309)@24
    vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_s <= vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q;
    vStagei_uid310_lzcZSin_uid66_fpSinCosXTest: PROCESS (vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_s, rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_b, vStage_uid308_lzcZSin_uid66_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_q <= rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_q <= vStage_uid308_lzcZSin_uid66_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid312_lzcZSin_uid66_fpSinCosXTest(BITSELECT,311)@24
    rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_q;
    rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_b <= rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_in(3 downto 2);

	--vCount_uid313_lzcZSin_uid66_fpSinCosXTest(LOGICAL,312)@24
    vCount_uid313_lzcZSin_uid66_fpSinCosXTest_a <= rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_b;
    vCount_uid313_lzcZSin_uid66_fpSinCosXTest_b <= leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q <= "1" when vCount_uid313_lzcZSin_uid66_fpSinCosXTest_a = vCount_uid313_lzcZSin_uid66_fpSinCosXTest_b else "0";

	--ld_vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_b(DELAY,1772)@24
    ld_vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q, xout => ld_vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid314_lzcZSin_uid66_fpSinCosXTest(BITSELECT,313)@24
    vStage_uid314_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_q(1 downto 0);
    vStage_uid314_lzcZSin_uid66_fpSinCosXTest_b <= vStage_uid314_lzcZSin_uid66_fpSinCosXTest_in(1 downto 0);

	--vStagei_uid316_lzcZSin_uid66_fpSinCosXTest(MUX,315)@24
    vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_s <= vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q;
    vStagei_uid316_lzcZSin_uid66_fpSinCosXTest: PROCESS (vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_s, rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_b, vStage_uid314_lzcZSin_uid66_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_q <= rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_q <= vStage_uid314_lzcZSin_uid66_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid318_lzcZSin_uid66_fpSinCosXTest(BITSELECT,317)@24
    rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_q;
    rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_b <= rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_in(1 downto 1);

	--reg_rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid319_lzcZSin_uid66_fpSinCosXTest_1(REG,1303)@24
    reg_rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid319_lzcZSin_uid66_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid319_lzcZSin_uid66_fpSinCosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid319_lzcZSin_uid66_fpSinCosXTest_1_q <= rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid319_lzcZSin_uid66_fpSinCosXTest(LOGICAL,318)@25
    vCount_uid319_lzcZSin_uid66_fpSinCosXTest_a <= reg_rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid319_lzcZSin_uid66_fpSinCosXTest_1_q;
    vCount_uid319_lzcZSin_uid66_fpSinCosXTest_b <= GND_q;
    vCount_uid319_lzcZSin_uid66_fpSinCosXTest_q <= "1" when vCount_uid319_lzcZSin_uid66_fpSinCosXTest_a = vCount_uid319_lzcZSin_uid66_fpSinCosXTest_b else "0";

	--r_uid320_lzcZSin_uid66_fpSinCosXTest(BITJOIN,319)@25
    r_uid320_lzcZSin_uid66_fpSinCosXTest_q <= ld_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_g_q & ld_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_f_q & ld_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_e_q & ld_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_d_q & ld_vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_c_q & ld_vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_b_q & vCount_uid319_lzcZSin_uid66_fpSinCosXTest_q;

	--leftShiftStageSel6Dto5_uid330_alignedZSin_uid67_fpSinCosXTest(BITSELECT,329)@25
    leftShiftStageSel6Dto5_uid330_alignedZSin_uid67_fpSinCosXTest_in <= r_uid320_lzcZSin_uid66_fpSinCosXTest_q;
    leftShiftStageSel6Dto5_uid330_alignedZSin_uid67_fpSinCosXTest_b <= leftShiftStageSel6Dto5_uid330_alignedZSin_uid67_fpSinCosXTest_in(6 downto 5);

	--leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest(MUX,330)@25
    leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_s <= leftShiftStageSel6Dto5_uid330_alignedZSin_uid67_fpSinCosXTest_b;
    leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest: PROCESS (leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_s, ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_q, leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q <= ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_q;
                  WHEN "01" => leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage0Idx3_uid329_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel4Dto3_uid341_alignedZSin_uid67_fpSinCosXTest(BITSELECT,340)@25
    leftShiftStageSel4Dto3_uid341_alignedZSin_uid67_fpSinCosXTest_in <= r_uid320_lzcZSin_uid66_fpSinCosXTest_q(4 downto 0);
    leftShiftStageSel4Dto3_uid341_alignedZSin_uid67_fpSinCosXTest_b <= leftShiftStageSel4Dto3_uid341_alignedZSin_uid67_fpSinCosXTest_in(4 downto 3);

	--leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest(MUX,341)@25
    leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_s <= leftShiftStageSel4Dto3_uid341_alignedZSin_uid67_fpSinCosXTest_b;
    leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest: PROCESS (leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_s, leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage1Idx1_uid334_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage1Idx2_uid337_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage1Idx3_uid340_alignedZSin_uid67_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage1Idx1_uid334_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage1Idx2_uid337_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage1Idx3_uid340_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel2Dto1_uid352_alignedZSin_uid67_fpSinCosXTest(BITSELECT,351)@25
    leftShiftStageSel2Dto1_uid352_alignedZSin_uid67_fpSinCosXTest_in <= r_uid320_lzcZSin_uid66_fpSinCosXTest_q(2 downto 0);
    leftShiftStageSel2Dto1_uid352_alignedZSin_uid67_fpSinCosXTest_b <= leftShiftStageSel2Dto1_uid352_alignedZSin_uid67_fpSinCosXTest_in(2 downto 1);

	--leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest(MUX,352)@25
    leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_s <= leftShiftStageSel2Dto1_uid352_alignedZSin_uid67_fpSinCosXTest_b;
    leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest: PROCESS (leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_s, leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage2Idx1_uid345_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage2Idx2_uid348_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage2Idx3_uid351_alignedZSin_uid67_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage2Idx1_uid345_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage2Idx2_uid348_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage2Idx3_uid351_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel0Dto0_uid357_alignedZSin_uid67_fpSinCosXTest(BITSELECT,356)@25
    leftShiftStageSel0Dto0_uid357_alignedZSin_uid67_fpSinCosXTest_in <= r_uid320_lzcZSin_uid66_fpSinCosXTest_q(0 downto 0);
    leftShiftStageSel0Dto0_uid357_alignedZSin_uid67_fpSinCosXTest_b <= leftShiftStageSel0Dto0_uid357_alignedZSin_uid67_fpSinCosXTest_in(0 downto 0);

	--leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest(MUX,357)@25
    leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_s <= leftShiftStageSel0Dto0_uid357_alignedZSin_uid67_fpSinCosXTest_b;
    leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest: PROCESS (leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_s, leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage3Idx1_uid356_alignedZSin_uid67_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_s IS
                  WHEN "0" => leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "1" => leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage3Idx1_uid356_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--pHigh_uid72_fpSinCosXTest(BITSELECT,71)@25
    pHigh_uid72_fpSinCosXTest_in <= leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_q;
    pHigh_uid72_fpSinCosXTest_b <= pHigh_uid72_fpSinCosXTest_in(90 downto 36);

	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt(COUNTER,3433)
    -- every=1, low=0, high=18, step=1, init=1
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i = 17 THEN
                      ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_eq = '1') THEN
                        ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i - 18;
                    ELSE
                        ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i,5));


	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdreg(REG,3434)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdreg_q <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdmux(MUX,3435)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdmux_s <= en;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdmux: PROCESS (ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdmux_s, ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdreg_q, ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdmux_q <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdreg_q;
                  WHEN "1" => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdmux_q <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem(DUALMEM,3432)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_ia <= pHigh_uid72_fpSinCosXTest_b;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_aa <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdreg_q;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_ab <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdmux_q;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 55,
        widthad_a => 5,
        numwords_a => 19,
        width_b => 55,
        widthad_b => 5,
        numwords_b => 19,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_ia
    );
        ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_q <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_iq(54 downto 0);

	--p_uid73_fpSinCosXTest(MUX,72)@45
    p_uid73_fpSinCosXTest_s <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_q;
    p_uid73_fpSinCosXTest: PROCESS (p_uid73_fpSinCosXTest_s, ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_q)
    BEGIN
            CASE p_uid73_fpSinCosXTest_s IS
                  WHEN "0" => p_uid73_fpSinCosXTest_q <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_q;
                  WHEN "1" => p_uid73_fpSinCosXTest_q <= cPi_uid71_fpSinCosXTest_q;
                  WHEN OTHERS => p_uid73_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--mulSin_uid92_fpSinCosXTest_a_0(BITSELECT,847)@45
    mulSin_uid92_fpSinCosXTest_a_0_in <= p_uid73_fpSinCosXTest_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_a_0_b <= mulSin_uid92_fpSinCosXTest_a_0_in(15 downto 0);

	--reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_0(REG,1344)@45
    reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_0_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_0_q <= mulSin_uid92_fpSinCosXTest_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--mulSin_uid92_fpSinCosXTest_a0_b3(MULT,867)@46
    mulSin_uid92_fpSinCosXTest_a0_b3_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a0_b3_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a0_b3_b);
    mulSin_uid92_fpSinCosXTest_a0_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a0_b3_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a0_b3_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a0_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a0_b3_a <= reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_0_q;
                mulSin_uid92_fpSinCosXTest_a0_b3_b <= reg_mulSin_uid92_fpSinCosXTest_b_3_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_1_q;
                mulSin_uid92_fpSinCosXTest_a0_b3_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a0_b3_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a0_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a0_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a0_b3_q <= mulSin_uid92_fpSinCosXTest_a0_b3_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_MSB_a0_b3(BITSELECT,896)@49
    mulSin_uid92_fpSinCosXTest_MSB_a0_b3_in <= mulSin_uid92_fpSinCosXTest_a0_b3_q;
    mulSin_uid92_fpSinCosXTest_MSB_a0_b3_b <= mulSin_uid92_fpSinCosXTest_MSB_a0_b3_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_b_2(BITSELECT,853)@45
    mulSin_uid92_fpSinCosXTest_b_2_in <= multSinOp2_uid91_fpSinCosXTest_q(47 downto 0);
    mulSin_uid92_fpSinCosXTest_b_2_b <= mulSin_uid92_fpSinCosXTest_b_2_in(47 downto 32);

	--reg_mulSin_uid92_fpSinCosXTest_b_2_0_to_mulSin_uid92_fpSinCosXTest_a3_b2_1(REG,1357)@45
    reg_mulSin_uid92_fpSinCosXTest_b_2_0_to_mulSin_uid92_fpSinCosXTest_a3_b2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulSin_uid92_fpSinCosXTest_b_2_0_to_mulSin_uid92_fpSinCosXTest_a3_b2_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulSin_uid92_fpSinCosXTest_b_2_0_to_mulSin_uid92_fpSinCosXTest_a3_b2_1_q <= mulSin_uid92_fpSinCosXTest_b_2_b;
            END IF;
        END IF;
    END PROCESS;


	--mulSin_uid92_fpSinCosXTest_a_1(BITSELECT,848)@45
    mulSin_uid92_fpSinCosXTest_a_1_in <= p_uid73_fpSinCosXTest_q(31 downto 0);
    mulSin_uid92_fpSinCosXTest_a_1_b <= mulSin_uid92_fpSinCosXTest_a_1_in(31 downto 16);

	--reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b3_0(REG,1346)@45
    reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b3_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b3_0_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b3_0_q <= mulSin_uid92_fpSinCosXTest_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--mulSin_uid92_fpSinCosXTest_a1_b2(MULT,864)@46
    mulSin_uid92_fpSinCosXTest_a1_b2_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a1_b2_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a1_b2_b);
    mulSin_uid92_fpSinCosXTest_a1_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a1_b2_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a1_b2_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a1_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a1_b2_a <= reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b3_0_q;
                mulSin_uid92_fpSinCosXTest_a1_b2_b <= reg_mulSin_uid92_fpSinCosXTest_b_2_0_to_mulSin_uid92_fpSinCosXTest_a3_b2_1_q;
                mulSin_uid92_fpSinCosXTest_a1_b2_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a1_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a1_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a1_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a1_b2_q <= mulSin_uid92_fpSinCosXTest_a1_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_LSB_a1_b2(BITSELECT,889)@49
    mulSin_uid92_fpSinCosXTest_LSB_a1_b2_in <= mulSin_uid92_fpSinCosXTest_a1_b2_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a1_b2_b <= mulSin_uid92_fpSinCosXTest_LSB_a1_b2_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_joined_BJ_5(BITJOIN,911)@49
    mulSin_uid92_fpSinCosXTest_joined_BJ_5_q <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & mulSin_uid92_fpSinCosXTest_MSB_a0_b3_b & mulSin_uid92_fpSinCosXTest_LSB_a1_b2_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--mulSin_uid92_fpSinCosXTest_a_2(BITSELECT,849)@45
    mulSin_uid92_fpSinCosXTest_a_2_in <= p_uid73_fpSinCosXTest_q(47 downto 0);
    mulSin_uid92_fpSinCosXTest_a_2_b <= mulSin_uid92_fpSinCosXTest_a_2_in(47 downto 32);

	--reg_mulSin_uid92_fpSinCosXTest_a_2_0_to_mulSin_uid92_fpSinCosXTest_a2_b0_0(REG,1352)@45
    reg_mulSin_uid92_fpSinCosXTest_a_2_0_to_mulSin_uid92_fpSinCosXTest_a2_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulSin_uid92_fpSinCosXTest_a_2_0_to_mulSin_uid92_fpSinCosXTest_a2_b0_0_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulSin_uid92_fpSinCosXTest_a_2_0_to_mulSin_uid92_fpSinCosXTest_a2_b0_0_q <= mulSin_uid92_fpSinCosXTest_a_2_b;
            END IF;
        END IF;
    END PROCESS;


	--mulSin_uid92_fpSinCosXTest_a2_b3(MULT,869)@46
    mulSin_uid92_fpSinCosXTest_a2_b3_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a2_b3_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a2_b3_b);
    mulSin_uid92_fpSinCosXTest_a2_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a2_b3_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a2_b3_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a2_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a2_b3_a <= reg_mulSin_uid92_fpSinCosXTest_a_2_0_to_mulSin_uid92_fpSinCosXTest_a2_b0_0_q;
                mulSin_uid92_fpSinCosXTest_a2_b3_b <= reg_mulSin_uid92_fpSinCosXTest_b_3_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_1_q;
                mulSin_uid92_fpSinCosXTest_a2_b3_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a2_b3_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a2_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a2_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a2_b3_q <= mulSin_uid92_fpSinCosXTest_a2_b3_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_LSB_a2_b3(BITSELECT,899)@49
    mulSin_uid92_fpSinCosXTest_LSB_a2_b3_in <= mulSin_uid92_fpSinCosXTest_a2_b3_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a2_b3_b <= mulSin_uid92_fpSinCosXTest_LSB_a2_b3_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_a2_b2(MULT,865)@46
    mulSin_uid92_fpSinCosXTest_a2_b2_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a2_b2_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a2_b2_b);
    mulSin_uid92_fpSinCosXTest_a2_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a2_b2_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a2_b2_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a2_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a2_b2_a <= reg_mulSin_uid92_fpSinCosXTest_a_2_0_to_mulSin_uid92_fpSinCosXTest_a2_b0_0_q;
                mulSin_uid92_fpSinCosXTest_a2_b2_b <= reg_mulSin_uid92_fpSinCosXTest_b_2_0_to_mulSin_uid92_fpSinCosXTest_a3_b2_1_q;
                mulSin_uid92_fpSinCosXTest_a2_b2_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a2_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a2_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a2_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a2_b2_q <= mulSin_uid92_fpSinCosXTest_a2_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_LSB_a2_b2(BITSELECT,891)@49
    mulSin_uid92_fpSinCosXTest_LSB_a2_b2_in <= mulSin_uid92_fpSinCosXTest_a2_b2_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a2_b2_b <= mulSin_uid92_fpSinCosXTest_LSB_a2_b2_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_a0_b2(MULT,863)@46
    mulSin_uid92_fpSinCosXTest_a0_b2_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a0_b2_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a0_b2_b);
    mulSin_uid92_fpSinCosXTest_a0_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a0_b2_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a0_b2_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a0_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a0_b2_a <= reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_0_q;
                mulSin_uid92_fpSinCosXTest_a0_b2_b <= reg_mulSin_uid92_fpSinCosXTest_b_2_0_to_mulSin_uid92_fpSinCosXTest_a3_b2_1_q;
                mulSin_uid92_fpSinCosXTest_a0_b2_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a0_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a0_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a0_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a0_b2_q <= mulSin_uid92_fpSinCosXTest_a0_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_MSB_a0_b2(BITSELECT,888)@49
    mulSin_uid92_fpSinCosXTest_MSB_a0_b2_in <= mulSin_uid92_fpSinCosXTest_a0_b2_q;
    mulSin_uid92_fpSinCosXTest_MSB_a0_b2_b <= mulSin_uid92_fpSinCosXTest_MSB_a0_b2_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_LSB_a0_b2(BITSELECT,887)@49
    mulSin_uid92_fpSinCosXTest_LSB_a0_b2_in <= mulSin_uid92_fpSinCosXTest_a0_b2_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a0_b2_b <= mulSin_uid92_fpSinCosXTest_LSB_a0_b2_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_joined_BJ_4(BITJOIN,910)@49
    mulSin_uid92_fpSinCosXTest_joined_BJ_4_q <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & mulSin_uid92_fpSinCosXTest_LSB_a2_b3_b & mulSin_uid92_fpSinCosXTest_LSB_a2_b2_b & mulSin_uid92_fpSinCosXTest_MSB_a0_b2_b & mulSin_uid92_fpSinCosXTest_LSB_a0_b2_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--mulSin_uid92_fpSinCosXTest_a1_b3(MULT,868)@46
    mulSin_uid92_fpSinCosXTest_a1_b3_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a1_b3_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a1_b3_b);
    mulSin_uid92_fpSinCosXTest_a1_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a1_b3_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a1_b3_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a1_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a1_b3_a <= reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b3_0_q;
                mulSin_uid92_fpSinCosXTest_a1_b3_b <= reg_mulSin_uid92_fpSinCosXTest_b_3_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_1_q;
                mulSin_uid92_fpSinCosXTest_a1_b3_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a1_b3_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a1_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a1_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a1_b3_q <= mulSin_uid92_fpSinCosXTest_a1_b3_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_MSB_a1_b3(BITSELECT,898)@49
    mulSin_uid92_fpSinCosXTest_MSB_a1_b3_in <= mulSin_uid92_fpSinCosXTest_a1_b3_q;
    mulSin_uid92_fpSinCosXTest_MSB_a1_b3_b <= mulSin_uid92_fpSinCosXTest_MSB_a1_b3_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_MSB_a1_b2(BITSELECT,890)@49
    mulSin_uid92_fpSinCosXTest_MSB_a1_b2_in <= mulSin_uid92_fpSinCosXTest_a1_b2_q;
    mulSin_uid92_fpSinCosXTest_MSB_a1_b2_b <= mulSin_uid92_fpSinCosXTest_MSB_a1_b2_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_b_1(BITSELECT,852)@45
    mulSin_uid92_fpSinCosXTest_b_1_in <= multSinOp2_uid91_fpSinCosXTest_q(31 downto 0);
    mulSin_uid92_fpSinCosXTest_b_1_b <= mulSin_uid92_fpSinCosXTest_b_1_in(31 downto 16);

	--reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a3_b1_1(REG,1355)@45
    reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a3_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a3_b1_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a3_b1_1_q <= mulSin_uid92_fpSinCosXTest_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--mulSin_uid92_fpSinCosXTest_a2_b1(MULT,861)@46
    mulSin_uid92_fpSinCosXTest_a2_b1_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a2_b1_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a2_b1_b);
    mulSin_uid92_fpSinCosXTest_a2_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a2_b1_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a2_b1_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a2_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a2_b1_a <= reg_mulSin_uid92_fpSinCosXTest_a_2_0_to_mulSin_uid92_fpSinCosXTest_a2_b0_0_q;
                mulSin_uid92_fpSinCosXTest_a2_b1_b <= reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a3_b1_1_q;
                mulSin_uid92_fpSinCosXTest_a2_b1_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a2_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a2_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a2_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a2_b1_q <= mulSin_uid92_fpSinCosXTest_a2_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_LSB_a2_b1(BITSELECT,883)@49
    mulSin_uid92_fpSinCosXTest_LSB_a2_b1_in <= mulSin_uid92_fpSinCosXTest_a2_b1_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a2_b1_b <= mulSin_uid92_fpSinCosXTest_LSB_a2_b1_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_a1_b1(MULT,860)@46
    mulSin_uid92_fpSinCosXTest_a1_b1_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a1_b1_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a1_b1_b);
    mulSin_uid92_fpSinCosXTest_a1_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a1_b1_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a1_b1_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a1_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a1_b1_a <= reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b3_0_q;
                mulSin_uid92_fpSinCosXTest_a1_b1_b <= reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a3_b1_1_q;
                mulSin_uid92_fpSinCosXTest_a1_b1_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a1_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a1_b1_q <= mulSin_uid92_fpSinCosXTest_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_LSB_a1_b1(BITSELECT,881)@49
    mulSin_uid92_fpSinCosXTest_LSB_a1_b1_in <= mulSin_uid92_fpSinCosXTest_a1_b1_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a1_b1_b <= mulSin_uid92_fpSinCosXTest_LSB_a1_b1_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_joined_BJ_3(BITJOIN,909)@49
    mulSin_uid92_fpSinCosXTest_joined_BJ_3_q <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & mulSin_uid92_fpSinCosXTest_MSB_a1_b3_b & mulSin_uid92_fpSinCosXTest_MSB_a1_b2_b & mulSin_uid92_fpSinCosXTest_LSB_a2_b1_b & mulSin_uid92_fpSinCosXTest_LSB_a1_b1_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--mulSin_uid92_fpSinCosXTest_a_3(BITSELECT,850)@45
    mulSin_uid92_fpSinCosXTest_a_3_in <= STD_LOGIC_VECTOR("000000000" & p_uid73_fpSinCosXTest_q);
    mulSin_uid92_fpSinCosXTest_a_3_b <= mulSin_uid92_fpSinCosXTest_a_3_in(63 downto 48);

	--reg_mulSin_uid92_fpSinCosXTest_a_3_0_to_mulSin_uid92_fpSinCosXTest_a3_b0_0(REG,1354)@45
    reg_mulSin_uid92_fpSinCosXTest_a_3_0_to_mulSin_uid92_fpSinCosXTest_a3_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulSin_uid92_fpSinCosXTest_a_3_0_to_mulSin_uid92_fpSinCosXTest_a3_b0_0_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulSin_uid92_fpSinCosXTest_a_3_0_to_mulSin_uid92_fpSinCosXTest_a3_b0_0_q <= mulSin_uid92_fpSinCosXTest_a_3_b;
            END IF;
        END IF;
    END PROCESS;


	--mulSin_uid92_fpSinCosXTest_a3_b3(MULT,870)@46
    mulSin_uid92_fpSinCosXTest_a3_b3_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a3_b3_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a3_b3_b);
    mulSin_uid92_fpSinCosXTest_a3_b3_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a3_b3_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a3_b3_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a3_b3_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a3_b3_a <= reg_mulSin_uid92_fpSinCosXTest_a_3_0_to_mulSin_uid92_fpSinCosXTest_a3_b0_0_q;
                mulSin_uid92_fpSinCosXTest_a3_b3_b <= reg_mulSin_uid92_fpSinCosXTest_b_3_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_1_q;
                mulSin_uid92_fpSinCosXTest_a3_b3_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a3_b3_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a3_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a3_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a3_b3_q <= mulSin_uid92_fpSinCosXTest_a3_b3_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_LSB_a3_b3(BITSELECT,901)@49
    mulSin_uid92_fpSinCosXTest_LSB_a3_b3_in <= mulSin_uid92_fpSinCosXTest_a3_b3_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a3_b3_b <= mulSin_uid92_fpSinCosXTest_LSB_a3_b3_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_a3_b2(MULT,866)@46
    mulSin_uid92_fpSinCosXTest_a3_b2_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a3_b2_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a3_b2_b);
    mulSin_uid92_fpSinCosXTest_a3_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a3_b2_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a3_b2_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a3_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a3_b2_a <= reg_mulSin_uid92_fpSinCosXTest_a_3_0_to_mulSin_uid92_fpSinCosXTest_a3_b0_0_q;
                mulSin_uid92_fpSinCosXTest_a3_b2_b <= reg_mulSin_uid92_fpSinCosXTest_b_2_0_to_mulSin_uid92_fpSinCosXTest_a3_b2_1_q;
                mulSin_uid92_fpSinCosXTest_a3_b2_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a3_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a3_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a3_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a3_b2_q <= mulSin_uid92_fpSinCosXTest_a3_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_LSB_a3_b2(BITSELECT,893)@49
    mulSin_uid92_fpSinCosXTest_LSB_a3_b2_in <= mulSin_uid92_fpSinCosXTest_a3_b2_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a3_b2_b <= mulSin_uid92_fpSinCosXTest_LSB_a3_b2_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_a3_b1(MULT,862)@46
    mulSin_uid92_fpSinCosXTest_a3_b1_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a3_b1_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a3_b1_b);
    mulSin_uid92_fpSinCosXTest_a3_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a3_b1_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a3_b1_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a3_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a3_b1_a <= reg_mulSin_uid92_fpSinCosXTest_a_3_0_to_mulSin_uid92_fpSinCosXTest_a3_b0_0_q;
                mulSin_uid92_fpSinCosXTest_a3_b1_b <= reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a3_b1_1_q;
                mulSin_uid92_fpSinCosXTest_a3_b1_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a3_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a3_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a3_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a3_b1_q <= mulSin_uid92_fpSinCosXTest_a3_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_LSB_a3_b1(BITSELECT,885)@49
    mulSin_uid92_fpSinCosXTest_LSB_a3_b1_in <= mulSin_uid92_fpSinCosXTest_a3_b1_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a3_b1_b <= mulSin_uid92_fpSinCosXTest_LSB_a3_b1_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_MSB_a1_b1(BITSELECT,882)@49
    mulSin_uid92_fpSinCosXTest_MSB_a1_b1_in <= mulSin_uid92_fpSinCosXTest_a1_b1_q;
    mulSin_uid92_fpSinCosXTest_MSB_a1_b1_b <= mulSin_uid92_fpSinCosXTest_MSB_a1_b1_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_a0_b1(MULT,859)@46
    mulSin_uid92_fpSinCosXTest_a0_b1_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a0_b1_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a0_b1_b);
    mulSin_uid92_fpSinCosXTest_a0_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a0_b1_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a0_b1_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a0_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a0_b1_a <= reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_0_q;
                mulSin_uid92_fpSinCosXTest_a0_b1_b <= reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a3_b1_1_q;
                mulSin_uid92_fpSinCosXTest_a0_b1_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a0_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a0_b1_q <= mulSin_uid92_fpSinCosXTest_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_MSB_a0_b1(BITSELECT,880)@49
    mulSin_uid92_fpSinCosXTest_MSB_a0_b1_in <= mulSin_uid92_fpSinCosXTest_a0_b1_q;
    mulSin_uid92_fpSinCosXTest_MSB_a0_b1_b <= mulSin_uid92_fpSinCosXTest_MSB_a0_b1_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_LSB_a0_b1(BITSELECT,879)@49
    mulSin_uid92_fpSinCosXTest_LSB_a0_b1_in <= mulSin_uid92_fpSinCosXTest_a0_b1_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a0_b1_b <= mulSin_uid92_fpSinCosXTest_LSB_a0_b1_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_joined_BJ_2(BITJOIN,908)@49
    mulSin_uid92_fpSinCosXTest_joined_BJ_2_q <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & mulSin_uid92_fpSinCosXTest_LSB_a3_b3_b & mulSin_uid92_fpSinCosXTest_LSB_a3_b2_b & mulSin_uid92_fpSinCosXTest_LSB_a3_b1_b & mulSin_uid92_fpSinCosXTest_MSB_a1_b1_b & mulSin_uid92_fpSinCosXTest_MSB_a0_b1_b & mulSin_uid92_fpSinCosXTest_LSB_a0_b1_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF(LOGICAL,944)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF_a and mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF_b and mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF_c and mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF_d;

	--mulSin_uid92_fpSinCosXTest_MSB_a2_b3(BITSELECT,900)@49
    mulSin_uid92_fpSinCosXTest_MSB_a2_b3_in <= mulSin_uid92_fpSinCosXTest_a2_b3_q;
    mulSin_uid92_fpSinCosXTest_MSB_a2_b3_b <= mulSin_uid92_fpSinCosXTest_MSB_a2_b3_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_MSB_a2_b2(BITSELECT,892)@49
    mulSin_uid92_fpSinCosXTest_MSB_a2_b2_in <= mulSin_uid92_fpSinCosXTest_a2_b2_q;
    mulSin_uid92_fpSinCosXTest_MSB_a2_b2_b <= mulSin_uid92_fpSinCosXTest_MSB_a2_b2_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_MSB_a2_b1(BITSELECT,884)@49
    mulSin_uid92_fpSinCosXTest_MSB_a2_b1_in <= mulSin_uid92_fpSinCosXTest_a2_b1_q;
    mulSin_uid92_fpSinCosXTest_MSB_a2_b1_b <= mulSin_uid92_fpSinCosXTest_MSB_a2_b1_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_b_0(BITSELECT,851)@45
    mulSin_uid92_fpSinCosXTest_b_0_in <= multSinOp2_uid91_fpSinCosXTest_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_b_0_b <= mulSin_uid92_fpSinCosXTest_b_0_in(15 downto 0);

	--reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1(REG,1347)@45
    reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1_q <= mulSin_uid92_fpSinCosXTest_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--mulSin_uid92_fpSinCosXTest_a3_b0(MULT,858)@46
    mulSin_uid92_fpSinCosXTest_a3_b0_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a3_b0_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a3_b0_b);
    mulSin_uid92_fpSinCosXTest_a3_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a3_b0_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a3_b0_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a3_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a3_b0_a <= reg_mulSin_uid92_fpSinCosXTest_a_3_0_to_mulSin_uid92_fpSinCosXTest_a3_b0_0_q;
                mulSin_uid92_fpSinCosXTest_a3_b0_b <= reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1_q;
                mulSin_uid92_fpSinCosXTest_a3_b0_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a3_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a3_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a3_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a3_b0_q <= mulSin_uid92_fpSinCosXTest_a3_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_LSB_a3_b0(BITSELECT,877)@49
    mulSin_uid92_fpSinCosXTest_LSB_a3_b0_in <= mulSin_uid92_fpSinCosXTest_a3_b0_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a3_b0_b <= mulSin_uid92_fpSinCosXTest_LSB_a3_b0_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_a2_b0(MULT,857)@46
    mulSin_uid92_fpSinCosXTest_a2_b0_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a2_b0_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a2_b0_b);
    mulSin_uid92_fpSinCosXTest_a2_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a2_b0_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a2_b0_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a2_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a2_b0_a <= reg_mulSin_uid92_fpSinCosXTest_a_2_0_to_mulSin_uid92_fpSinCosXTest_a2_b0_0_q;
                mulSin_uid92_fpSinCosXTest_a2_b0_b <= reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1_q;
                mulSin_uid92_fpSinCosXTest_a2_b0_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a2_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a2_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a2_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a2_b0_q <= mulSin_uid92_fpSinCosXTest_a2_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_LSB_a2_b0(BITSELECT,875)@49
    mulSin_uid92_fpSinCosXTest_LSB_a2_b0_in <= mulSin_uid92_fpSinCosXTest_a2_b0_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a2_b0_b <= mulSin_uid92_fpSinCosXTest_LSB_a2_b0_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_a1_b0(MULT,856)@46
    mulSin_uid92_fpSinCosXTest_a1_b0_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a1_b0_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a1_b0_b);
    mulSin_uid92_fpSinCosXTest_a1_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a1_b0_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a1_b0_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a1_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a1_b0_a <= reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b3_0_q;
                mulSin_uid92_fpSinCosXTest_a1_b0_b <= reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1_q;
                mulSin_uid92_fpSinCosXTest_a1_b0_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a1_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a1_b0_q <= mulSin_uid92_fpSinCosXTest_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_LSB_a1_b0(BITSELECT,873)@49
    mulSin_uid92_fpSinCosXTest_LSB_a1_b0_in <= mulSin_uid92_fpSinCosXTest_a1_b0_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a1_b0_b <= mulSin_uid92_fpSinCosXTest_LSB_a1_b0_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_joined_BJ_1(BITJOIN,907)@49
    mulSin_uid92_fpSinCosXTest_joined_BJ_1_q <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & mulSin_uid92_fpSinCosXTest_MSB_a2_b3_b & mulSin_uid92_fpSinCosXTest_MSB_a2_b2_b & mulSin_uid92_fpSinCosXTest_MSB_a2_b1_b & mulSin_uid92_fpSinCosXTest_LSB_a3_b0_b & mulSin_uid92_fpSinCosXTest_LSB_a2_b0_b & mulSin_uid92_fpSinCosXTest_LSB_a1_b0_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF(LOGICAL,943)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF_a and mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF_b and mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF_c and mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF_d;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF(LOGICAL,942)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF_a and mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF_b and mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF_c and mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF_d;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF(LOGICAL,941)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF_a and mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF_b and mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF_c and mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF_d;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE(LOGICAL,940)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE_a and mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE_b and mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE_c and mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE_d;

	--mulSin_uid92_fpSinCosXTest_MSB_a3_b3(BITSELECT,902)@49
    mulSin_uid92_fpSinCosXTest_MSB_a3_b3_in <= mulSin_uid92_fpSinCosXTest_a3_b3_q;
    mulSin_uid92_fpSinCosXTest_MSB_a3_b3_b <= mulSin_uid92_fpSinCosXTest_MSB_a3_b3_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_MSB_a3_b2(BITSELECT,894)@49
    mulSin_uid92_fpSinCosXTest_MSB_a3_b2_in <= mulSin_uid92_fpSinCosXTest_a3_b2_q;
    mulSin_uid92_fpSinCosXTest_MSB_a3_b2_b <= mulSin_uid92_fpSinCosXTest_MSB_a3_b2_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_MSB_a3_b1(BITSELECT,886)@49
    mulSin_uid92_fpSinCosXTest_MSB_a3_b1_in <= mulSin_uid92_fpSinCosXTest_a3_b1_q;
    mulSin_uid92_fpSinCosXTest_MSB_a3_b1_b <= mulSin_uid92_fpSinCosXTest_MSB_a3_b1_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_MSB_a3_b0(BITSELECT,878)@49
    mulSin_uid92_fpSinCosXTest_MSB_a3_b0_in <= mulSin_uid92_fpSinCosXTest_a3_b0_q;
    mulSin_uid92_fpSinCosXTest_MSB_a3_b0_b <= mulSin_uid92_fpSinCosXTest_MSB_a3_b0_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_MSB_a2_b0(BITSELECT,876)@49
    mulSin_uid92_fpSinCosXTest_MSB_a2_b0_in <= mulSin_uid92_fpSinCosXTest_a2_b0_q;
    mulSin_uid92_fpSinCosXTest_MSB_a2_b0_b <= mulSin_uid92_fpSinCosXTest_MSB_a2_b0_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_MSB_a1_b0(BITSELECT,874)@49
    mulSin_uid92_fpSinCosXTest_MSB_a1_b0_in <= mulSin_uid92_fpSinCosXTest_a1_b0_q;
    mulSin_uid92_fpSinCosXTest_MSB_a1_b0_b <= mulSin_uid92_fpSinCosXTest_MSB_a1_b0_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_a0_b0(MULT,855)@46
    mulSin_uid92_fpSinCosXTest_a0_b0_pr <= UNSIGNED(mulSin_uid92_fpSinCosXTest_a0_b0_a) * UNSIGNED(mulSin_uid92_fpSinCosXTest_a0_b0_b);
    mulSin_uid92_fpSinCosXTest_a0_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a0_b0_a <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a0_b0_b <= (others => '0');
            mulSin_uid92_fpSinCosXTest_a0_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a0_b0_a <= reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b3_0_q;
                mulSin_uid92_fpSinCosXTest_a0_b0_b <= reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1_q;
                mulSin_uid92_fpSinCosXTest_a0_b0_s1 <= STD_LOGIC_VECTOR(mulSin_uid92_fpSinCosXTest_a0_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a0_b0_q <= mulSin_uid92_fpSinCosXTest_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_MSB_a0_b0(BITSELECT,872)@49
    mulSin_uid92_fpSinCosXTest_MSB_a0_b0_in <= mulSin_uid92_fpSinCosXTest_a0_b0_q;
    mulSin_uid92_fpSinCosXTest_MSB_a0_b0_b <= mulSin_uid92_fpSinCosXTest_MSB_a0_b0_in(31 downto 16);

	--mulSin_uid92_fpSinCosXTest_LSB_a0_b0(BITSELECT,871)@49
    mulSin_uid92_fpSinCosXTest_LSB_a0_b0_in <= mulSin_uid92_fpSinCosXTest_a0_b0_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a0_b0_b <= mulSin_uid92_fpSinCosXTest_LSB_a0_b0_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_joined_BJ_0(BITJOIN,906)@49
    mulSin_uid92_fpSinCosXTest_joined_BJ_0_q <= mulSin_uid92_fpSinCosXTest_MSB_a3_b3_b & mulSin_uid92_fpSinCosXTest_MSB_a3_b2_b & mulSin_uid92_fpSinCosXTest_MSB_a3_b1_b & mulSin_uid92_fpSinCosXTest_MSB_a3_b0_b & mulSin_uid92_fpSinCosXTest_MSB_a2_b0_b & mulSin_uid92_fpSinCosXTest_MSB_a1_b0_b & mulSin_uid92_fpSinCosXTest_MSB_a0_b0_b & mulSin_uid92_fpSinCosXTest_LSB_a0_b0_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andADEF(LOGICAL,939)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andADEF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andADEF_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andADEF_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andADEF_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andADEF_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andADEF_a and mulSin_uid92_fpSinCosXTest_63COMP0_andADEF_b and mulSin_uid92_fpSinCosXTest_63COMP0_andADEF_c and mulSin_uid92_fpSinCosXTest_63COMP0_andADEF_d;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andACEF(LOGICAL,938)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andACEF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andACEF_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andACEF_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andACEF_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andACEF_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andACEF_a and mulSin_uid92_fpSinCosXTest_63COMP0_andACEF_b and mulSin_uid92_fpSinCosXTest_63COMP0_andACEF_c and mulSin_uid92_fpSinCosXTest_63COMP0_andACEF_d;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andACDF(LOGICAL,937)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andACDF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andACDF_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andACDF_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andACDF_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andACDF_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andACDF_a and mulSin_uid92_fpSinCosXTest_63COMP0_andACDF_b and mulSin_uid92_fpSinCosXTest_63COMP0_andACDF_c and mulSin_uid92_fpSinCosXTest_63COMP0_andACDF_d;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andACDE(LOGICAL,936)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andACDE_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andACDE_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andACDE_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andACDE_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andACDE_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andACDE_a and mulSin_uid92_fpSinCosXTest_63COMP0_andACDE_b and mulSin_uid92_fpSinCosXTest_63COMP0_andACDE_c and mulSin_uid92_fpSinCosXTest_63COMP0_andACDE_d;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andABEF(LOGICAL,935)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andABEF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABEF_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABEF_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABEF_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABEF_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andABEF_a and mulSin_uid92_fpSinCosXTest_63COMP0_andABEF_b and mulSin_uid92_fpSinCosXTest_63COMP0_andABEF_c and mulSin_uid92_fpSinCosXTest_63COMP0_andABEF_d;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andABDF(LOGICAL,934)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andABDF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABDF_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABDF_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABDF_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABDF_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andABDF_a and mulSin_uid92_fpSinCosXTest_63COMP0_andABDF_b and mulSin_uid92_fpSinCosXTest_63COMP0_andABDF_c and mulSin_uid92_fpSinCosXTest_63COMP0_andABDF_d;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andABDE(LOGICAL,933)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andABDE_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABDE_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABDE_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABDE_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABDE_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andABDE_a and mulSin_uid92_fpSinCosXTest_63COMP0_andABDE_b and mulSin_uid92_fpSinCosXTest_63COMP0_andABDE_c and mulSin_uid92_fpSinCosXTest_63COMP0_andABDE_d;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andABCF(LOGICAL,932)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andABCF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABCF_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABCF_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABCF_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABCF_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andABCF_a and mulSin_uid92_fpSinCosXTest_63COMP0_andABCF_b and mulSin_uid92_fpSinCosXTest_63COMP0_andABCF_c and mulSin_uid92_fpSinCosXTest_63COMP0_andABCF_d;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andABCE(LOGICAL,931)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andABCE_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABCE_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABCE_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABCE_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABCE_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andABCE_a and mulSin_uid92_fpSinCosXTest_63COMP0_andABCE_b and mulSin_uid92_fpSinCosXTest_63COMP0_andABCE_c and mulSin_uid92_fpSinCosXTest_63COMP0_andABCE_d;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andABCD(LOGICAL,930)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andABCD_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABCD_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABCD_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABCD_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andABCD_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andABCD_a and mulSin_uid92_fpSinCosXTest_63COMP0_andABCD_b and mulSin_uid92_fpSinCosXTest_63COMP0_andABCD_c and mulSin_uid92_fpSinCosXTest_63COMP0_andABCD_d;

	--mulSin_uid92_fpSinCosXTest_63COMP0_orOne(LOGICAL,945)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_a <= mulSin_uid92_fpSinCosXTest_63COMP0_andABCD_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_b <= mulSin_uid92_fpSinCosXTest_63COMP0_andABCE_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_c <= mulSin_uid92_fpSinCosXTest_63COMP0_andABCF_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_d <= mulSin_uid92_fpSinCosXTest_63COMP0_andABDE_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_f <= mulSin_uid92_fpSinCosXTest_63COMP0_andABDF_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_g <= mulSin_uid92_fpSinCosXTest_63COMP0_andABEF_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_h <= mulSin_uid92_fpSinCosXTest_63COMP0_andACDE_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_i <= mulSin_uid92_fpSinCosXTest_63COMP0_andACDF_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_j <= mulSin_uid92_fpSinCosXTest_63COMP0_andACEF_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_k <= mulSin_uid92_fpSinCosXTest_63COMP0_andADEF_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_l <= mulSin_uid92_fpSinCosXTest_63COMP0_andBCDE_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_m <= mulSin_uid92_fpSinCosXTest_63COMP0_andBCDF_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_n <= mulSin_uid92_fpSinCosXTest_63COMP0_andBCEF_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_o <= mulSin_uid92_fpSinCosXTest_63COMP0_andBDEF_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_p <= mulSin_uid92_fpSinCosXTest_63COMP0_andCDEF_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_orOne_q <= mulSin_uid92_fpSinCosXTest_63COMP0_orOne_a or mulSin_uid92_fpSinCosXTest_63COMP0_orOne_b or mulSin_uid92_fpSinCosXTest_63COMP0_orOne_c or mulSin_uid92_fpSinCosXTest_63COMP0_orOne_d or mulSin_uid92_fpSinCosXTest_63COMP0_orOne_f or mulSin_uid92_fpSinCosXTest_63COMP0_orOne_g or mulSin_uid92_fpSinCosXTest_63COMP0_orOne_h or mulSin_uid92_fpSinCosXTest_63COMP0_orOne_i or mulSin_uid92_fpSinCosXTest_63COMP0_orOne_j or mulSin_uid92_fpSinCosXTest_63COMP0_orOne_k or mulSin_uid92_fpSinCosXTest_63COMP0_orOne_l or mulSin_uid92_fpSinCosXTest_63COMP0_orOne_m or mulSin_uid92_fpSinCosXTest_63COMP0_orOne_n or mulSin_uid92_fpSinCosXTest_63COMP0_orOne_o or mulSin_uid92_fpSinCosXTest_63COMP0_orOne_p;

	--mulSin_uid92_fpSinCosXTest_comp_0_out2_lsb_BS(BITSELECT,948)@49
    mulSin_uid92_fpSinCosXTest_comp_0_out2_lsb_BS_in <= mulSin_uid92_fpSinCosXTest_63COMP0_orOne_q(125 downto 0);
    mulSin_uid92_fpSinCosXTest_comp_0_out2_lsb_BS_b <= mulSin_uid92_fpSinCosXTest_comp_0_out2_lsb_BS_in(125 downto 0);

	--mulSin_uid92_fpSinCosXTest_comp_0_out2_BJ(BITJOIN,949)@49
    mulSin_uid92_fpSinCosXTest_comp_0_out2_BJ_q <= mulSin_uid92_fpSinCosXTest_comp_0_out2_lsb_BS_b & GND_q & GND_q;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andEF(LOGICAL,928)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andEF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andEF_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andEF_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andEF_a and mulSin_uid92_fpSinCosXTest_63COMP0_andEF_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andDF(LOGICAL,927)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andDF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andDF_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andDF_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andDF_a and mulSin_uid92_fpSinCosXTest_63COMP0_andDF_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andDE(LOGICAL,926)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andDE_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andDE_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andDE_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andDE_a and mulSin_uid92_fpSinCosXTest_63COMP0_andDE_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andCF(LOGICAL,925)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andCF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andCF_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andCF_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andCF_a and mulSin_uid92_fpSinCosXTest_63COMP0_andCF_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andCE(LOGICAL,924)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andCE_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andCE_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andCE_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andCE_a and mulSin_uid92_fpSinCosXTest_63COMP0_andCE_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andCD(LOGICAL,923)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andCD_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andCD_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andCD_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andCD_a and mulSin_uid92_fpSinCosXTest_63COMP0_andCD_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andBF(LOGICAL,922)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andBF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBF_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBF_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andBF_a and mulSin_uid92_fpSinCosXTest_63COMP0_andBF_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andBE(LOGICAL,921)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andBE_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBE_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBE_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andBE_a and mulSin_uid92_fpSinCosXTest_63COMP0_andBE_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andBD(LOGICAL,920)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andBD_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBD_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBD_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andBD_a and mulSin_uid92_fpSinCosXTest_63COMP0_andBD_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andBC(LOGICAL,919)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andBC_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBC_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andBC_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andBC_a and mulSin_uid92_fpSinCosXTest_63COMP0_andBC_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andAF(LOGICAL,918)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andAF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andAF_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andAF_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andAF_a and mulSin_uid92_fpSinCosXTest_63COMP0_andAF_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andAE(LOGICAL,917)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andAE_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andAE_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andAE_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andAE_a and mulSin_uid92_fpSinCosXTest_63COMP0_andAE_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andAD(LOGICAL,916)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andAD_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andAD_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andAD_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andAD_a and mulSin_uid92_fpSinCosXTest_63COMP0_andAD_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andAC(LOGICAL,915)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andAC_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andAC_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andAC_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andAC_a and mulSin_uid92_fpSinCosXTest_63COMP0_andAC_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_andAB(LOGICAL,914)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_andAB_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andAB_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_andAB_q <= mulSin_uid92_fpSinCosXTest_63COMP0_andAB_a and mulSin_uid92_fpSinCosXTest_63COMP0_andAB_b;

	--mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo(LOGICAL,929)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_a <= mulSin_uid92_fpSinCosXTest_63COMP0_andAB_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_b <= mulSin_uid92_fpSinCosXTest_63COMP0_andAC_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_c <= mulSin_uid92_fpSinCosXTest_63COMP0_andAD_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_d <= mulSin_uid92_fpSinCosXTest_63COMP0_andAE_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_f <= mulSin_uid92_fpSinCosXTest_63COMP0_andAF_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_g <= mulSin_uid92_fpSinCosXTest_63COMP0_andBC_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_h <= mulSin_uid92_fpSinCosXTest_63COMP0_andBD_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_i <= mulSin_uid92_fpSinCosXTest_63COMP0_andBE_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_j <= mulSin_uid92_fpSinCosXTest_63COMP0_andBF_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_k <= mulSin_uid92_fpSinCosXTest_63COMP0_andCD_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_l <= mulSin_uid92_fpSinCosXTest_63COMP0_andCE_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_m <= mulSin_uid92_fpSinCosXTest_63COMP0_andCF_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_n <= mulSin_uid92_fpSinCosXTest_63COMP0_andDE_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_o <= mulSin_uid92_fpSinCosXTest_63COMP0_andDF_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_p <= mulSin_uid92_fpSinCosXTest_63COMP0_andEF_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_q <= mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_a xor mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_b xor mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_c xor mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_d xor mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_f xor mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_g xor mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_h xor mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_i xor mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_j xor mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_k xor mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_l xor mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_m xor mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_n xor mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_o xor mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_p;

	--mulSin_uid92_fpSinCosXTest_comp_0_out1_lsb_BS(BITSELECT,946)@49
    mulSin_uid92_fpSinCosXTest_comp_0_out1_lsb_BS_in <= mulSin_uid92_fpSinCosXTest_63COMP0_xorTwo_q(126 downto 0);
    mulSin_uid92_fpSinCosXTest_comp_0_out1_lsb_BS_b <= mulSin_uid92_fpSinCosXTest_comp_0_out1_lsb_BS_in(126 downto 0);

	--mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ(BITJOIN,947)@49
    mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q <= mulSin_uid92_fpSinCosXTest_comp_0_out1_lsb_BS_b & GND_q;

	--mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF(LOGICAL,981)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_a <= mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_b <= mulSin_uid92_fpSinCosXTest_comp_0_out2_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_c <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_a and mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_b and mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_c and mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_d;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP0_xorOne(LOGICAL,913)@49
    mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_d <= mulSin_uid92_fpSinCosXTest_joined_BJ_3_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_f <= mulSin_uid92_fpSinCosXTest_joined_BJ_4_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_g <= mulSin_uid92_fpSinCosXTest_joined_BJ_5_q;
    mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_q <= mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_a xor mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_b xor mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_c xor mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_d xor mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_f xor mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_g;

	--mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF(LOGICAL,980)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_a <= mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_b <= mulSin_uid92_fpSinCosXTest_comp_0_out2_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_c <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_a and mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_b and mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_c and mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_d;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF(LOGICAL,979)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_a <= mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_b <= mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_c <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_a and mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_b and mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_c and mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_d;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE(LOGICAL,977)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_a <= mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_b <= mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_c <= mulSin_uid92_fpSinCosXTest_comp_0_out2_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_a and mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_b and mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_c and mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_d;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_LSB_a1_b3(BITSELECT,897)@49
    mulSin_uid92_fpSinCosXTest_LSB_a1_b3_in <= mulSin_uid92_fpSinCosXTest_a1_b3_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a1_b3_b <= mulSin_uid92_fpSinCosXTest_LSB_a1_b3_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_LSB_a0_b3(BITSELECT,895)@49
    mulSin_uid92_fpSinCosXTest_LSB_a0_b3_in <= mulSin_uid92_fpSinCosXTest_a0_b3_q(15 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a0_b3_b <= mulSin_uid92_fpSinCosXTest_LSB_a0_b3_in(15 downto 0);

	--mulSin_uid92_fpSinCosXTest_joined_BJ_6(BITJOIN,912)@49
    mulSin_uid92_fpSinCosXTest_joined_BJ_6_q <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & mulSin_uid92_fpSinCosXTest_LSB_a1_b3_b & mulSin_uid92_fpSinCosXTest_LSB_a0_b3_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--mulSin_uid92_fpSinCosXTest_63COMP1_andADEF(LOGICAL,976)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_6_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_b <= mulSin_uid92_fpSinCosXTest_comp_0_out2_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_c <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andADEF: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_a and mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_b and mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_c and mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_d;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andACEF(LOGICAL,975)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_6_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_b <= mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_c <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andACEF: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_a and mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_b and mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_c and mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_d;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andACDE(LOGICAL,973)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_6_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_b <= mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_c <= mulSin_uid92_fpSinCosXTest_comp_0_out2_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andACDE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_a and mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_b and mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_c and mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_d;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andABEF(LOGICAL,972)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_6_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_b <= mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_c <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABEF: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_a and mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_b and mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_c and mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_d;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andABDE(LOGICAL,970)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_6_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_b <= mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_c <= mulSin_uid92_fpSinCosXTest_comp_0_out2_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABDE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_a and mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_b and mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_c and mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_d;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andABCE(LOGICAL,968)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_6_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_b <= mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_c <= mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_d <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABCE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_a and mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_b and mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_c and mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_d;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andABCD(LOGICAL,967)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_6_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_b <= mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_c <= mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_d <= mulSin_uid92_fpSinCosXTest_comp_0_out2_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andABCD: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_a and mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_b and mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_c and mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_d;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_orOne(LOGICAL,982)@50
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_a <= mulSin_uid92_fpSinCosXTest_63COMP1_andABCD_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_b <= mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_c <= mulSin_uid92_fpSinCosXTest_63COMP1_andABCE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_d <= mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_f <= mulSin_uid92_fpSinCosXTest_63COMP1_andABDE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_g <= mulSin_uid92_fpSinCosXTest_63COMP1_andABEF_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_h <= mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_i <= mulSin_uid92_fpSinCosXTest_63COMP1_andACDE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_j <= mulSin_uid92_fpSinCosXTest_63COMP1_andACEF_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_k <= mulSin_uid92_fpSinCosXTest_63COMP1_andADEF_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_l <= mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_m <= mulSin_uid92_fpSinCosXTest_63COMP1_andBCDE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_n <= mulSin_uid92_fpSinCosXTest_63COMP1_andBCEF_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_o <= mulSin_uid92_fpSinCosXTest_63COMP1_andBDEF_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_p <= mulSin_uid92_fpSinCosXTest_63COMP1_andCDEF_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_orOne_q <= mulSin_uid92_fpSinCosXTest_63COMP1_orOne_a or mulSin_uid92_fpSinCosXTest_63COMP1_orOne_b or mulSin_uid92_fpSinCosXTest_63COMP1_orOne_c or mulSin_uid92_fpSinCosXTest_63COMP1_orOne_d or mulSin_uid92_fpSinCosXTest_63COMP1_orOne_f or mulSin_uid92_fpSinCosXTest_63COMP1_orOne_g or mulSin_uid92_fpSinCosXTest_63COMP1_orOne_h or mulSin_uid92_fpSinCosXTest_63COMP1_orOne_i or mulSin_uid92_fpSinCosXTest_63COMP1_orOne_j or mulSin_uid92_fpSinCosXTest_63COMP1_orOne_k or mulSin_uid92_fpSinCosXTest_63COMP1_orOne_l or mulSin_uid92_fpSinCosXTest_63COMP1_orOne_m or mulSin_uid92_fpSinCosXTest_63COMP1_orOne_n or mulSin_uid92_fpSinCosXTest_63COMP1_orOne_o or mulSin_uid92_fpSinCosXTest_63COMP1_orOne_p;

	--mulSin_uid92_fpSinCosXTest_comp_1_out2_lsb_BS(BITSELECT,985)@50
    mulSin_uid92_fpSinCosXTest_comp_1_out2_lsb_BS_in <= mulSin_uid92_fpSinCosXTest_63COMP1_orOne_q(125 downto 0);
    mulSin_uid92_fpSinCosXTest_comp_1_out2_lsb_BS_b <= mulSin_uid92_fpSinCosXTest_comp_1_out2_lsb_BS_in(125 downto 0);

	--mulSin_uid92_fpSinCosXTest_comp_1_out2_BJ(BITJOIN,986)@50
    mulSin_uid92_fpSinCosXTest_comp_1_out2_BJ_q <= mulSin_uid92_fpSinCosXTest_comp_1_out2_lsb_BS_b & GND_q & GND_q;

	--mulSin_uid92_fpSinCosXTest_63COMP1_andDE(LOGICAL,963)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andDE_a <= mulSin_uid92_fpSinCosXTest_comp_0_out2_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andDE_b <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andDE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andDE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andDE_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andDE_a and mulSin_uid92_fpSinCosXTest_63COMP1_andDE_b;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andCE(LOGICAL,961)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andCE_a <= mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andCE_b <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andCE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andCE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andCE_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andCE_a and mulSin_uid92_fpSinCosXTest_63COMP1_andCE_b;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andCD(LOGICAL,960)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andCD_a <= mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andCD_b <= mulSin_uid92_fpSinCosXTest_comp_0_out2_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andCD: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andCD_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andCD_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andCD_a and mulSin_uid92_fpSinCosXTest_63COMP1_andCD_b;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andBE(LOGICAL,958)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andBE_a <= mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBE_b <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andBE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andBE_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andBE_a and mulSin_uid92_fpSinCosXTest_63COMP1_andBE_b;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andBD(LOGICAL,957)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andBD_a <= mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBD_b <= mulSin_uid92_fpSinCosXTest_comp_0_out2_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBD: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andBD_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andBD_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andBD_a and mulSin_uid92_fpSinCosXTest_63COMP1_andBD_b;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andBC(LOGICAL,956)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andBC_a <= mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBC_b <= mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andBC: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andBC_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andBC_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andBC_a and mulSin_uid92_fpSinCosXTest_63COMP1_andBC_b;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andAE(LOGICAL,954)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andAE_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_6_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andAE_b <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andAE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andAE_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andAE_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andAE_a and mulSin_uid92_fpSinCosXTest_63COMP1_andAE_b;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andAD(LOGICAL,953)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andAD_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_6_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andAD_b <= mulSin_uid92_fpSinCosXTest_comp_0_out2_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andAD: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andAD_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andAD_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andAD_a and mulSin_uid92_fpSinCosXTest_63COMP1_andAD_b;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andAC(LOGICAL,952)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andAC_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_6_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andAC_b <= mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andAC: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andAC_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andAC_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andAC_a and mulSin_uid92_fpSinCosXTest_63COMP1_andAC_b;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_andAB(LOGICAL,951)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_andAB_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_6_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andAB_b <= mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_andAB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andAB_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_63COMP1_andAB_q <= mulSin_uid92_fpSinCosXTest_63COMP1_andAB_a and mulSin_uid92_fpSinCosXTest_63COMP1_andAB_b;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo(LOGICAL,966)@50
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_a <= mulSin_uid92_fpSinCosXTest_63COMP1_andAB_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_b <= mulSin_uid92_fpSinCosXTest_63COMP1_andAC_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_c <= mulSin_uid92_fpSinCosXTest_63COMP1_andAD_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_d <= mulSin_uid92_fpSinCosXTest_63COMP1_andAE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_f <= mulSin_uid92_fpSinCosXTest_63COMP1_andAE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_g <= mulSin_uid92_fpSinCosXTest_63COMP1_andBC_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_h <= mulSin_uid92_fpSinCosXTest_63COMP1_andBD_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_i <= mulSin_uid92_fpSinCosXTest_63COMP1_andBE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_j <= mulSin_uid92_fpSinCosXTest_63COMP1_andBE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_k <= mulSin_uid92_fpSinCosXTest_63COMP1_andCD_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_l <= mulSin_uid92_fpSinCosXTest_63COMP1_andCE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_m <= mulSin_uid92_fpSinCosXTest_63COMP1_andCE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_n <= mulSin_uid92_fpSinCosXTest_63COMP1_andDE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_o <= mulSin_uid92_fpSinCosXTest_63COMP1_andDE_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_p <= mulSin_uid92_fpSinCosXTest_63COMP1_andEF_join_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_q <= mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_a xor mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_b xor mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_c xor mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_d xor mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_f xor mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_g xor mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_h xor mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_i xor mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_j xor mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_k xor mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_l xor mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_m xor mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_n xor mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_o xor mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_p;

	--mulSin_uid92_fpSinCosXTest_comp_1_out1_lsb_BS(BITSELECT,983)@50
    mulSin_uid92_fpSinCosXTest_comp_1_out1_lsb_BS_in <= mulSin_uid92_fpSinCosXTest_63COMP1_xorTwo_q(126 downto 0);
    mulSin_uid92_fpSinCosXTest_comp_1_out1_lsb_BS_b <= mulSin_uid92_fpSinCosXTest_comp_1_out1_lsb_BS_in(126 downto 0);

	--mulSin_uid92_fpSinCosXTest_comp_1_out1_BJ(BITJOIN,984)@50
    mulSin_uid92_fpSinCosXTest_comp_1_out1_BJ_q <= mulSin_uid92_fpSinCosXTest_comp_1_out1_lsb_BS_b & GND_q;

	--mulSin_uid92_fpSinCosXTest_32COMP2_andBC(LOGICAL,990)@50
    mulSin_uid92_fpSinCosXTest_32COMP2_andBC_a <= mulSin_uid92_fpSinCosXTest_comp_1_out1_BJ_q;
    mulSin_uid92_fpSinCosXTest_32COMP2_andBC_b <= mulSin_uid92_fpSinCosXTest_comp_1_out2_BJ_q;
    mulSin_uid92_fpSinCosXTest_32COMP2_andBC_q <= mulSin_uid92_fpSinCosXTest_32COMP2_andBC_a and mulSin_uid92_fpSinCosXTest_32COMP2_andBC_b;

	--mulSin_uid92_fpSinCosXTest_63COMP1_xorOne(LOGICAL,950)@49
    mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_6_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_b <= mulSin_uid92_fpSinCosXTest_63COMP0_xorOne_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_c <= mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_d <= mulSin_uid92_fpSinCosXTest_comp_0_out2_BJ_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_f <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_g <= leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_q <= mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_a xor mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_b xor mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_c xor mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_d xor mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_f xor mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_g;

	--ld_mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_q_to_mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_a(DELAY,2637)@49
    ld_mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_q_to_mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_a : dspba_delay
    GENERIC MAP ( width => 128, depth => 1 )
    PORT MAP ( xin => mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_q, xout => ld_mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_q_to_mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_a_q, ena => en(0), clk => clk, aclr => areset );

	--mulSin_uid92_fpSinCosXTest_32COMP2_andAC(LOGICAL,989)@50
    mulSin_uid92_fpSinCosXTest_32COMP2_andAC_a <= ld_mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_q_to_mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_a_q;
    mulSin_uid92_fpSinCosXTest_32COMP2_andAC_b <= mulSin_uid92_fpSinCosXTest_comp_1_out2_BJ_q;
    mulSin_uid92_fpSinCosXTest_32COMP2_andAC_q <= mulSin_uid92_fpSinCosXTest_32COMP2_andAC_a and mulSin_uid92_fpSinCosXTest_32COMP2_andAC_b;

	--mulSin_uid92_fpSinCosXTest_32COMP2_andAB(LOGICAL,988)@50
    mulSin_uid92_fpSinCosXTest_32COMP2_andAB_a <= ld_mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_q_to_mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_a_q;
    mulSin_uid92_fpSinCosXTest_32COMP2_andAB_b <= mulSin_uid92_fpSinCosXTest_comp_1_out1_BJ_q;
    mulSin_uid92_fpSinCosXTest_32COMP2_andAB_q <= mulSin_uid92_fpSinCosXTest_32COMP2_andAB_a and mulSin_uid92_fpSinCosXTest_32COMP2_andAB_b;

	--mulSin_uid92_fpSinCosXTest_32COMP2_orOne(LOGICAL,991)@50
    mulSin_uid92_fpSinCosXTest_32COMP2_orOne_a <= mulSin_uid92_fpSinCosXTest_32COMP2_andAB_q;
    mulSin_uid92_fpSinCosXTest_32COMP2_orOne_b <= mulSin_uid92_fpSinCosXTest_32COMP2_andAC_q;
    mulSin_uid92_fpSinCosXTest_32COMP2_orOne_c <= mulSin_uid92_fpSinCosXTest_32COMP2_andBC_q;
    mulSin_uid92_fpSinCosXTest_32COMP2_orOne_q <= mulSin_uid92_fpSinCosXTest_32COMP2_orOne_a or mulSin_uid92_fpSinCosXTest_32COMP2_orOne_b or mulSin_uid92_fpSinCosXTest_32COMP2_orOne_c;

	--mulSin_uid92_fpSinCosXTest_comp_2_out1_lsb_BS(BITSELECT,992)@50
    mulSin_uid92_fpSinCosXTest_comp_2_out1_lsb_BS_in <= mulSin_uid92_fpSinCosXTest_32COMP2_orOne_q(126 downto 0);
    mulSin_uid92_fpSinCosXTest_comp_2_out1_lsb_BS_b <= mulSin_uid92_fpSinCosXTest_comp_2_out1_lsb_BS_in(126 downto 0);

	--mulSin_uid92_fpSinCosXTest_comp_2_out1_BJ(BITJOIN,993)@50
    mulSin_uid92_fpSinCosXTest_comp_2_out1_BJ_q <= mulSin_uid92_fpSinCosXTest_comp_2_out1_lsb_BS_b & GND_q;

	--reg_mulSin_uid92_fpSinCosXTest_comp_2_out1_BJ_0_to_mulSin_uid92_fpSinCosXTest_ADD_1(REG,1375)@50
    reg_mulSin_uid92_fpSinCosXTest_comp_2_out1_BJ_0_to_mulSin_uid92_fpSinCosXTest_ADD_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulSin_uid92_fpSinCosXTest_comp_2_out1_BJ_0_to_mulSin_uid92_fpSinCosXTest_ADD_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulSin_uid92_fpSinCosXTest_comp_2_out1_BJ_0_to_mulSin_uid92_fpSinCosXTest_ADD_1_q <= mulSin_uid92_fpSinCosXTest_comp_2_out1_BJ_q;
            END IF;
        END IF;
    END PROCESS;


	--mulSin_uid92_fpSinCosXTest_32COMP2_xorOne(LOGICAL,987)@50
    mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_a <= ld_mulSin_uid92_fpSinCosXTest_63COMP1_xorOne_q_to_mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_a_q;
    mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_b <= mulSin_uid92_fpSinCosXTest_comp_1_out1_BJ_q;
    mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_c <= mulSin_uid92_fpSinCosXTest_comp_1_out2_BJ_q;
    mulSin_uid92_fpSinCosXTest_32COMP2_xorOne: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_q <= mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_a xor mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_b xor mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_c;
        END IF;
    END PROCESS;



	--mulSin_uid92_fpSinCosXTest_ADD(ADD,994)@51
    mulSin_uid92_fpSinCosXTest_ADD_a <= STD_LOGIC_VECTOR("0" & mulSin_uid92_fpSinCosXTest_32COMP2_xorOne_q);
    mulSin_uid92_fpSinCosXTest_ADD_b <= STD_LOGIC_VECTOR("0" & reg_mulSin_uid92_fpSinCosXTest_comp_2_out1_BJ_0_to_mulSin_uid92_fpSinCosXTest_ADD_1_q);
            mulSin_uid92_fpSinCosXTest_ADD_o <= STD_LOGIC_VECTOR(UNSIGNED(mulSin_uid92_fpSinCosXTest_ADD_a) + UNSIGNED(mulSin_uid92_fpSinCosXTest_ADD_b));
    mulSin_uid92_fpSinCosXTest_ADD_q <= mulSin_uid92_fpSinCosXTest_ADD_o(128 downto 0);


	--normBitSin_uid93_fpSinCosXTest(BITSELECT,92)@51
    normBitSin_uid93_fpSinCosXTest_in <= mulSin_uid92_fpSinCosXTest_ADD_q(109 downto 0);
    normBitSin_uid93_fpSinCosXTest_b <= normBitSin_uid93_fpSinCosXTest_in(109 downto 109);

	--join_uid99_fpSinCosXTest(BITJOIN,98)@51
    join_uid99_fpSinCosXTest_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_join_uid99_fpSinCosXTest_b_replace_mem_q & normBitSin_uid93_fpSinCosXTest_b;

	--sinRndOp_uid100_uid101_fpSinCosXTest(BITJOIN,100)@51
    sinRndOp_uid100_uid101_fpSinCosXTest_q <= join_uid99_fpSinCosXTest_q & cstAllZWF_uid7_fpSinCosXTest_q & VCC_q;

	--reg_sinRndOp_uid100_uid101_fpSinCosXTest_0_to_expFracRSin_uid102_fpSinCosXTest_1(REG,1377)@51
    reg_sinRndOp_uid100_uid101_fpSinCosXTest_0_to_expFracRSin_uid102_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sinRndOp_uid100_uid101_fpSinCosXTest_0_to_expFracRSin_uid102_fpSinCosXTest_1_q <= "0000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sinRndOp_uid100_uid101_fpSinCosXTest_0_to_expFracRSin_uid102_fpSinCosXTest_1_q <= sinRndOp_uid100_uid101_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor(LOGICAL,3501)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_b <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena_q;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_q <= not (ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_a or ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_b);

	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_mem_top(CONSTANT,3497)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_mem_top_q <= "010111";

	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp(LOGICAL,3498)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_a <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_mem_top_q;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdmux_q);
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_q <= "1" when ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_a = ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_b else "0";

	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmpReg(REG,3499)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmpReg_q <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena(REG,3502)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_q = "1") THEN
                ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena_q <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd(LOGICAL,3503)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_a <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena_q;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_b <= en;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_q <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_a and ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_b;

	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor(LOGICAL,3454)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_b <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena_q;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_q <= not (ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_a or ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_b);

	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena(REG,3455)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_q = "1") THEN
                ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd(LOGICAL,3456)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_a <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena_q;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_b <= en;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_a and ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_b;

	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem(DUALMEM,3445)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_reset0 <= areset;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_ia <= expXRR_uid38_fpSinCosXTest_b;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_aa <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdreg_q;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_ab <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdmux_q;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 11,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_iq,
        address_a => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_aa,
        data_a => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_ia
    );
        ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_iq(10 downto 0);

	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_outputreg(DELAY,3444)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_outputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_q, xout => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--expSinHC_uid74_fpSinCosXTest(SUB,73)@25
    expSinHC_uid74_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid23_fpSinCosXTest_q);
    expSinHC_uid74_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00000" & r_uid320_lzcZSin_uid66_fpSinCosXTest_q);
            expSinHC_uid74_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expSinHC_uid74_fpSinCosXTest_a) - UNSIGNED(expSinHC_uid74_fpSinCosXTest_b));
    expSinHC_uid74_fpSinCosXTest_q <= expSinHC_uid74_fpSinCosXTest_o(11 downto 0);


	--expSinHCR_uid75_fpSinCosXTest(BITSELECT,74)@25
    expSinHCR_uid75_fpSinCosXTest_in <= expSinHC_uid74_fpSinCosXTest_q(10 downto 0);
    expSinHCR_uid75_fpSinCosXTest_b <= expSinHCR_uid75_fpSinCosXTest_in(10 downto 0);

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_expPSin_uid76_fpSinCosXTest_b(DELAY,1512)@18
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_expPSin_uid76_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => sinXIsXRR_uid41_fpSinCosXTest_n, xout => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_expPSin_uid76_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--expPSin_uid76_fpSinCosXTest(MUX,75)@25
    expPSin_uid76_fpSinCosXTest_s <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_expPSin_uid76_fpSinCosXTest_b_q;
    expPSin_uid76_fpSinCosXTest: PROCESS (expPSin_uid76_fpSinCosXTest_s, expSinHCR_uid75_fpSinCosXTest_b, ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_outputreg_q)
    BEGIN
            CASE expPSin_uid76_fpSinCosXTest_s IS
                  WHEN "0" => expPSin_uid76_fpSinCosXTest_q <= expSinHCR_uid75_fpSinCosXTest_b;
                  WHEN "1" => expPSin_uid76_fpSinCosXTest_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_outputreg_q;
                  WHEN OTHERS => expPSin_uid76_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt(COUNTER,3493)
    -- every=1, low=0, high=23, step=1, init=1
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i = 22 THEN
                      ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i - 23;
                    ELSE
                        ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i,5));


	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdreg(REG,3494)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdreg_q <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdmux(MUX,3495)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdmux_s <= en;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdmux: PROCESS (ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdmux_s, ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdreg_q, ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdmux_q <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdreg_q;
                  WHEN "1" => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdmux_q <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem(DUALMEM,3492)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_ia <= expPSin_uid76_fpSinCosXTest_q;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_aa <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdreg_q;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_ab <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdmux_q;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 5,
        numwords_a => 24,
        width_b => 11,
        widthad_b => 5,
        numwords_b => 24,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_ia
    );
        ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_q <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_iq(10 downto 0);

	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_outputreg(DELAY,3491)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_outputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_q, xout => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--fracRSinPreRndHigh_uid95_fpSinCosXTest(BITSELECT,94)@51
    fracRSinPreRndHigh_uid95_fpSinCosXTest_in <= mulSin_uid92_fpSinCosXTest_ADD_q(108 downto 0);
    fracRSinPreRndHigh_uid95_fpSinCosXTest_b <= fracRSinPreRndHigh_uid95_fpSinCosXTest_in(108 downto 56);

	--fracRSinPreRndLow_uid96_fpSinCosXTest(BITSELECT,95)@51
    fracRSinPreRndLow_uid96_fpSinCosXTest_in <= mulSin_uid92_fpSinCosXTest_ADD_q(107 downto 0);
    fracRSinPreRndLow_uid96_fpSinCosXTest_b <= fracRSinPreRndLow_uid96_fpSinCosXTest_in(107 downto 55);

	--fracRSinPreRnd_uid97_fpSinCosXTest(MUX,96)@51
    fracRSinPreRnd_uid97_fpSinCosXTest_s <= normBitSin_uid93_fpSinCosXTest_b;
    fracRSinPreRnd_uid97_fpSinCosXTest: PROCESS (fracRSinPreRnd_uid97_fpSinCosXTest_s, fracRSinPreRndLow_uid96_fpSinCosXTest_b, fracRSinPreRndHigh_uid95_fpSinCosXTest_b)
    BEGIN
            CASE fracRSinPreRnd_uid97_fpSinCosXTest_s IS
                  WHEN "0" => fracRSinPreRnd_uid97_fpSinCosXTest_q <= fracRSinPreRndLow_uid96_fpSinCosXTest_b;
                  WHEN "1" => fracRSinPreRnd_uid97_fpSinCosXTest_q <= fracRSinPreRndHigh_uid95_fpSinCosXTest_b;
                  WHEN OTHERS => fracRSinPreRnd_uid97_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--expFracRSinPreRnd_uid98_uid98_fpSinCosXTest(BITJOIN,97)@51
    expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_q <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_outputreg_q & fracRSinPreRnd_uid97_fpSinCosXTest_q;

	--reg_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_0_to_expFracRSin_uid102_fpSinCosXTest_0(REG,1376)@51
    reg_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_0_to_expFracRSin_uid102_fpSinCosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_0_to_expFracRSin_uid102_fpSinCosXTest_0_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_0_to_expFracRSin_uid102_fpSinCosXTest_0_q <= expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expFracRSin_uid102_fpSinCosXTest(ADD,101)@52
    expFracRSin_uid102_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & reg_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_0_to_expFracRSin_uid102_fpSinCosXTest_0_q);
    expFracRSin_uid102_fpSinCosXTest_b <= STD_LOGIC_VECTOR("0000000000" & reg_sinRndOp_uid100_uid101_fpSinCosXTest_0_to_expFracRSin_uid102_fpSinCosXTest_1_q);
            expFracRSin_uid102_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expFracRSin_uid102_fpSinCosXTest_a) + UNSIGNED(expFracRSin_uid102_fpSinCosXTest_b));
    expFracRSin_uid102_fpSinCosXTest_q <= expFracRSin_uid102_fpSinCosXTest_o(64 downto 0);


	--expRCompSin_uid104_fpSinCosXTest(BITSELECT,103)@52
    expRCompSin_uid104_fpSinCosXTest_in <= expFracRSin_uid102_fpSinCosXTest_q(63 downto 0);
    expRCompSin_uid104_fpSinCosXTest_b <= expRCompSin_uid104_fpSinCosXTest_in(63 downto 53);

	--ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor(LOGICAL,3937)
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_b <= ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena_q;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_q <= not (ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_a or ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_b);

	--ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena(REG,3938)
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_q = "1") THEN
                ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena_q <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd(LOGICAL,3939)
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_a <= ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena_q;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_b <= en;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_q <= ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_a and ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_b;

	--expXIsZero_uid10_fpSinCosXTest(LOGICAL,9)@0
    expXIsZero_uid10_fpSinCosXTest_a <= exp_uid9_fpSinCosXTest_b;
    expXIsZero_uid10_fpSinCosXTest_b <= cstAllZWE_uid8_fpSinCosXTest_q;
    expXIsZero_uid10_fpSinCosXTest_q <= "1" when expXIsZero_uid10_fpSinCosXTest_a = expXIsZero_uid10_fpSinCosXTest_b else "0";

	--ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b(DELAY,1559)@0
    ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => expXIsZero_uid10_fpSinCosXTest_q, xout => ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--excSelBitsSin_uid118_fpSinCosXTest(BITJOIN,117)@19
    excSelBitsSin_uid118_fpSinCosXTest_q <= excRNaN_uid117_fpSinCosXTest_q & ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_q & ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a_q;

	--ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem(DUALMEM,3928)
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_reset0 <= areset;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_ia <= excSelBitsSin_uid118_fpSinCosXTest_q;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_aa <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdreg_q;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_ab <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdmux_q;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 5,
        numwords_a => 31,
        width_b => 3,
        widthad_b => 5,
        numwords_b => 31,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_iq,
        address_a => ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_aa,
        data_a => ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_ia
    );
        ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_q <= ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_iq(2 downto 0);

	--reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0(REG,1246)@51
    reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_q <= ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--excSelSin_uid119_fpSinCosXTest(LOOKUP,118)@52
    excSelSin_uid119_fpSinCosXTest: PROCESS (reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_q) IS
                WHEN "000" =>  excSelSin_uid119_fpSinCosXTest_q <= "00";
                WHEN "001" =>  excSelSin_uid119_fpSinCosXTest_q <= "01";
                WHEN "010" =>  excSelSin_uid119_fpSinCosXTest_q <= "10";
                WHEN "011" =>  excSelSin_uid119_fpSinCosXTest_q <= "10";
                WHEN "100" =>  excSelSin_uid119_fpSinCosXTest_q <= "11";
                WHEN "101" =>  excSelSin_uid119_fpSinCosXTest_q <= "11";
                WHEN "110" =>  excSelSin_uid119_fpSinCosXTest_q <= "00";
                WHEN "111" =>  excSelSin_uid119_fpSinCosXTest_q <= "00";
                WHEN OTHERS =>
                    excSelSin_uid119_fpSinCosXTest_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--expRPostExcSin_uid126_fpSinCosXTest(MUX,125)@52
    expRPostExcSin_uid126_fpSinCosXTest_s <= excSelSin_uid119_fpSinCosXTest_q;
    expRPostExcSin_uid126_fpSinCosXTest: PROCESS (expRPostExcSin_uid126_fpSinCosXTest_s, expRCompSin_uid104_fpSinCosXTest_b, ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_q)
    BEGIN
            CASE expRPostExcSin_uid126_fpSinCosXTest_s IS
                  WHEN "00" => expRPostExcSin_uid126_fpSinCosXTest_q <= expRCompSin_uid104_fpSinCosXTest_b;
                  WHEN "01" => expRPostExcSin_uid126_fpSinCosXTest_q <= ld_exp_uid9_fpSinCosXTest_b_to_expRPostExcSin_uid126_fpSinCosXTest_d_replace_mem_q;
                  WHEN "10" => expRPostExcSin_uid126_fpSinCosXTest_q <= cstAllZWE_uid8_fpSinCosXTest_q;
                  WHEN "11" => expRPostExcSin_uid126_fpSinCosXTest_q <= cstAllOWE_uid6_fpSinCosXTest_q;
                  WHEN OTHERS => expRPostExcSin_uid126_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_nor(LOGICAL,3523)
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_nor_b <= ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_sticky_ena_q;
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_nor_q <= not (ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_nor_a or ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_nor_b);

	--ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmp(LOGICAL,3520)
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmp_a <= ld_xIn_v_to_xOut_v_mem_top_q;
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xIn_v_to_xOut_v_replace_rdcnt_q);
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmp_q <= "1" when ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmp_a = ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmp_b else "0";

	--ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmpReg(REG,3521)
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmpReg_q <= ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_sticky_ena(REG,3524)
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_nor_q = "1") THEN
                ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_sticky_ena_q <= ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_enaAnd(LOGICAL,3525)
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_enaAnd_a <= ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_sticky_ena_q;
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_enaAnd_b <= en;
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_enaAnd_q <= ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_enaAnd_a and ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_enaAnd_b;

	--ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem(DUALMEM,3516)
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_reset0 <= areset;
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_ia <= frac_uid13_fpSinCosXTest_b;
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_aa <= ld_xIn_v_to_xOut_v_replace_rdreg_q;
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_ab <= ld_xIn_v_to_xOut_v_replace_rdcnt_q;
    ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 6,
        numwords_a => 51,
        width_b => 52,
        widthad_b => 6,
        numwords_b => 51,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_iq,
        address_a => ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_aa,
        data_a => ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_ia
    );
        ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_q <= ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_iq(51 downto 0);

	--fracRCompSin_uid103_fpSinCosXTest(BITSELECT,102)@52
    fracRCompSin_uid103_fpSinCosXTest_in <= expFracRSin_uid102_fpSinCosXTest_q(52 downto 0);
    fracRCompSin_uid103_fpSinCosXTest_b <= fracRCompSin_uid103_fpSinCosXTest_in(52 downto 1);

	--fracRPostExcSin_uid122_fpSinCosXTest(MUX,121)@52
    fracRPostExcSin_uid122_fpSinCosXTest_s <= excSelSin_uid119_fpSinCosXTest_q;
    fracRPostExcSin_uid122_fpSinCosXTest: PROCESS (fracRPostExcSin_uid122_fpSinCosXTest_s, fracRCompSin_uid103_fpSinCosXTest_b, ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_q)
    BEGIN
            CASE fracRPostExcSin_uid122_fpSinCosXTest_s IS
                  WHEN "00" => fracRPostExcSin_uid122_fpSinCosXTest_q <= fracRCompSin_uid103_fpSinCosXTest_b;
                  WHEN "01" => fracRPostExcSin_uid122_fpSinCosXTest_q <= ld_frac_uid13_fpSinCosXTest_b_to_fracRPostExcSin_uid122_fpSinCosXTest_d_replace_mem_q;
                  WHEN "10" => fracRPostExcSin_uid122_fpSinCosXTest_q <= cstAllZWF_uid7_fpSinCosXTest_q;
                  WHEN "11" => fracRPostExcSin_uid122_fpSinCosXTest_q <= cstNaNwF_uid32_fpSinCosXTest_q;
                  WHEN OTHERS => fracRPostExcSin_uid122_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fpSin_uid131_fpSinCosXTest(BITJOIN,130)@52
    fpSin_uid131_fpSinCosXTest_q <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_q & expRPostExcSin_uid126_fpSinCosXTest_q & fracRPostExcSin_uid122_fpSinCosXTest_q;

	--ld_xIn_c_to_xOut_c_nor(LOGICAL,3417)
    ld_xIn_c_to_xOut_c_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_xIn_c_to_xOut_c_nor_b <= ld_xIn_c_to_xOut_c_sticky_ena_q;
    ld_xIn_c_to_xOut_c_nor_q <= not (ld_xIn_c_to_xOut_c_nor_a or ld_xIn_c_to_xOut_c_nor_b);

	--ld_xIn_c_to_xOut_c_sticky_ena(REG,3418)
    ld_xIn_c_to_xOut_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_c_to_xOut_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xIn_c_to_xOut_c_nor_q = "1") THEN
                ld_xIn_c_to_xOut_c_sticky_ena_q <= ld_xIn_v_to_xOut_v_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xIn_c_to_xOut_c_enaAnd(LOGICAL,3419)
    ld_xIn_c_to_xOut_c_enaAnd_a <= ld_xIn_c_to_xOut_c_sticky_ena_q;
    ld_xIn_c_to_xOut_c_enaAnd_b <= en;
    ld_xIn_c_to_xOut_c_enaAnd_q <= ld_xIn_c_to_xOut_c_enaAnd_a and ld_xIn_c_to_xOut_c_enaAnd_b;

	--ld_xIn_c_to_xOut_c_replace_mem(DUALMEM,3408)
    ld_xIn_c_to_xOut_c_replace_mem_reset0 <= areset;
    ld_xIn_c_to_xOut_c_replace_mem_ia <= xIn_c;
    ld_xIn_c_to_xOut_c_replace_mem_aa <= ld_xIn_v_to_xOut_v_replace_rdreg_q;
    ld_xIn_c_to_xOut_c_replace_mem_ab <= ld_xIn_v_to_xOut_v_replace_rdmux_q;
    ld_xIn_c_to_xOut_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 6,
        numwords_a => 51,
        width_b => 8,
        widthad_b => 6,
        numwords_b => 51,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xIn_c_to_xOut_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xIn_c_to_xOut_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xIn_c_to_xOut_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xIn_c_to_xOut_c_replace_mem_iq,
        address_a => ld_xIn_c_to_xOut_c_replace_mem_aa,
        data_a => ld_xIn_c_to_xOut_c_replace_mem_ia
    );
        ld_xIn_c_to_xOut_c_replace_mem_q <= ld_xIn_c_to_xOut_c_replace_mem_iq(7 downto 0);

	--ld_xIn_v_to_xOut_v_nor(LOGICAL,3405)
    ld_xIn_v_to_xOut_v_nor_a <= ld_xIn_v_to_xOut_v_notEnable_q;
    ld_xIn_v_to_xOut_v_nor_b <= ld_xIn_v_to_xOut_v_sticky_ena_q;
    ld_xIn_v_to_xOut_v_nor_q <= not (ld_xIn_v_to_xOut_v_nor_a or ld_xIn_v_to_xOut_v_nor_b);

	--ld_xIn_v_to_xOut_v_sticky_ena(REG,3406)
    ld_xIn_v_to_xOut_v_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_v_to_xOut_v_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xIn_v_to_xOut_v_nor_q = "1") THEN
                ld_xIn_v_to_xOut_v_sticky_ena_q <= ld_xIn_v_to_xOut_v_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xIn_v_to_xOut_v_enaAnd(LOGICAL,3407)
    ld_xIn_v_to_xOut_v_enaAnd_a <= ld_xIn_v_to_xOut_v_sticky_ena_q;
    ld_xIn_v_to_xOut_v_enaAnd_b <= en;
    ld_xIn_v_to_xOut_v_enaAnd_q <= ld_xIn_v_to_xOut_v_enaAnd_a and ld_xIn_v_to_xOut_v_enaAnd_b;

	--ld_xIn_v_to_xOut_v_replace_mem(DUALMEM,3396)
    ld_xIn_v_to_xOut_v_replace_mem_reset0 <= areset;
    ld_xIn_v_to_xOut_v_replace_mem_ia <= xIn_v;
    ld_xIn_v_to_xOut_v_replace_mem_aa <= ld_xIn_v_to_xOut_v_replace_rdreg_q;
    ld_xIn_v_to_xOut_v_replace_mem_ab <= ld_xIn_v_to_xOut_v_replace_rdmux_q;
    ld_xIn_v_to_xOut_v_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 51,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 51,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xIn_v_to_xOut_v_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xIn_v_to_xOut_v_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xIn_v_to_xOut_v_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xIn_v_to_xOut_v_replace_mem_iq,
        address_a => ld_xIn_v_to_xOut_v_replace_mem_aa,
        data_a => ld_xIn_v_to_xOut_v_replace_mem_ia
    );
        ld_xIn_v_to_xOut_v_replace_mem_q <= ld_xIn_v_to_xOut_v_replace_mem_iq(0 downto 0);

	--xOut(PORTOUT,4)@52
    xOut_v <= ld_xIn_v_to_xOut_v_replace_mem_q;
    xOut_c <= ld_xIn_c_to_xOut_c_replace_mem_q;
    xOut_0 <= fpSin_uid131_fpSinCosXTest_q;
    xOut_1 <= fpCos_uid156_fpSinCosXTest_q;


end normal;
