#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001957be290b0 .scope module, "branch_prediction_unit" "branch_prediction_unit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 32 "branch_pc";
    .port_info 5 /INPUT 1 "branch_resolved";
    .port_info 6 /INPUT 1 "branch_taken_actual";
    .port_info 7 /INPUT 32 "branch_target_actual";
    .port_info 8 /OUTPUT 1 "prediction";
    .port_info 9 /OUTPUT 32 "predicted_target";
    .port_info 10 /OUTPUT 1 "is_branch_instruction";
    .port_info 11 /OUTPUT 1 "is_jump_instruction";
    .port_info 12 /OUTPUT 1 "misprediction";
o000001957bfdfe68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001957bf4a010_0 .net "branch_pc", 31 0, o000001957bfdfe68;  0 drivers
o000001957bfdfe98 .functor BUFZ 1, C4<z>; HiZ drive
v000001957bf4a0b0_0 .net "branch_resolved", 0 0, o000001957bfdfe98;  0 drivers
o000001957bfdfec8 .functor BUFZ 1, C4<z>; HiZ drive
v000001957bf4aab0_0 .net "branch_taken_actual", 0 0, o000001957bfdfec8;  0 drivers
o000001957bfdfef8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001957bf4b5f0_0 .net "branch_target_actual", 31 0, o000001957bfdfef8;  0 drivers
o000001957bfdff28 .functor BUFZ 1, C4<z>; HiZ drive
v000001957bf4b190_0 .net "clk", 0 0, o000001957bfdff28;  0 drivers
o000001957bfdff58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001957bf4b230_0 .net "instruction", 31 0, o000001957bfdff58;  0 drivers
v000001957bf4b2d0_0 .var "is_branch_instruction", 0 0;
v000001957bfb4060_0 .var "is_jump_instruction", 0 0;
v000001957bfb2c60_0 .var "misprediction", 0 0;
o000001957bfe0018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001957bfb32a0_0 .net "pc", 31 0, o000001957bfe0018;  0 drivers
v000001957bf689c0_0 .var "predicted_target", 31 0;
v000001957bf68a60_0 .var "prediction", 0 0;
o000001957bfe00a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001957bf93470_0 .net "rst", 0 0, o000001957bfe00a8;  0 drivers
E_000001957bf6cb90 .event anyedge, v000001957bfb32a0_0;
S_000001957bfd79b0 .scope module, "pipelined_alu_tb" "pipelined_alu_tb" 3 2;
 .timescale 0 0;
v000001957c031950_0 .var "alu_control", 5 0;
v000001957c030550_0 .var "alu_src", 0 0;
v000001957c030a50_0 .var "ex_mem_alu_result_in", 31 0;
v000001957c031450_0 .var "forwardA", 1 0;
v000001957c0314f0_0 .var "forwardB", 1 0;
v000001957c0319f0_0 .var "imm_val_r", 31 0;
v000001957c02ffb0_0 .var "mem_wb_result_in", 31 0;
v000001957c030870_0 .var "read_data1_in", 31 0;
v000001957c0300f0_0 .var "read_data2_in", 31 0;
v000001957c030af0_0 .net "result", 31 0, v000001957c031db0_0;  1 drivers
v000001957c030d70_0 .var "shamt", 4 0;
S_000001957bdb4360 .scope module, "uut" "pipelined_alu" 3 13, 4 2 0, S_000001957bfd79b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data1_in";
    .port_info 1 /INPUT 32 "read_data2_in";
    .port_info 2 /INPUT 32 "ex_mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_wb_result_in";
    .port_info 4 /INPUT 2 "forwardA";
    .port_info 5 /INPUT 2 "forwardB";
    .port_info 6 /INPUT 6 "alu_control";
    .port_info 7 /INPUT 32 "imm_val_r";
    .port_info 8 /INPUT 5 "shamt";
    .port_info 9 /INPUT 1 "alu_src";
    .port_info 10 /OUTPUT 32 "result";
L_000001957c072018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001957c030e10_0 .net/2u *"_ivl_0", 1 0, L_000001957c072018;  1 drivers
v000001957c0318b0_0 .net *"_ivl_10", 0 0, L_000001957c0597d0;  1 drivers
v000001957c031b30_0 .net *"_ivl_12", 31 0, L_000001957c059cd0;  1 drivers
v000001957c030050_0 .net *"_ivl_14", 31 0, L_000001957c059870;  1 drivers
L_000001957c0720f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001957c030ff0_0 .net/2u *"_ivl_18", 1 0, L_000001957c0720f0;  1 drivers
v000001957c0316d0_0 .net *"_ivl_2", 0 0, L_000001957c059e10;  1 drivers
v000001957c031bd0_0 .net *"_ivl_20", 0 0, L_000001957c059b90;  1 drivers
L_000001957c072138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001957c031590_0 .net/2u *"_ivl_22", 1 0, L_000001957c072138;  1 drivers
v000001957c030cd0_0 .net *"_ivl_24", 0 0, L_000001957c0c1380;  1 drivers
L_000001957c072180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001957c031770_0 .net/2u *"_ivl_26", 1 0, L_000001957c072180;  1 drivers
v000001957c0304b0_0 .net *"_ivl_28", 0 0, L_000001957c0bfd00;  1 drivers
v000001957c0313b0_0 .net *"_ivl_30", 31 0, L_000001957c0c03e0;  1 drivers
v000001957c031630_0 .net *"_ivl_32", 31 0, L_000001957c0bfc60;  1 drivers
L_000001957c072060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001957c030690_0 .net/2u *"_ivl_4", 1 0, L_000001957c072060;  1 drivers
v000001957c030730_0 .net *"_ivl_6", 0 0, L_000001957c059eb0;  1 drivers
L_000001957c0720a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001957c031c70_0 .net/2u *"_ivl_8", 1 0, L_000001957c0720a8;  1 drivers
v000001957c031a90_0 .net "alu_control", 5 0, v000001957c031950_0;  1 drivers
v000001957c0302d0_0 .net "alu_src", 0 0, v000001957c030550_0;  1 drivers
v000001957c030410_0 .net "ex_mem_alu_result_in", 31 0, v000001957c030a50_0;  1 drivers
v000001957c0307d0_0 .net "final_src2", 31 0, L_000001957c0c1240;  1 drivers
v000001957c030eb0_0 .net "forwardA", 1 0, v000001957c031450_0;  1 drivers
v000001957c0311d0_0 .net "forwardB", 1 0, v000001957c0314f0_0;  1 drivers
v000001957c031810_0 .net "forwarded_src1", 31 0, L_000001957c059a50;  1 drivers
v000001957c030370_0 .net "forwarded_src2_reg", 31 0, L_000001957c0c0fc0;  1 drivers
v000001957c031d10_0 .net "imm_val_r", 31 0, v000001957c0319f0_0;  1 drivers
v000001957c030c30_0 .net "mem_wb_result_in", 31 0, v000001957c02ffb0_0;  1 drivers
v000001957c031090_0 .net "read_data1_in", 31 0, v000001957c030870_0;  1 drivers
v000001957c0305f0_0 .net "read_data2_in", 31 0, v000001957c0300f0_0;  1 drivers
v000001957c031db0_0 .var "result", 31 0;
v000001957c02ff10_0 .net "shamt", 4 0, v000001957c030d70_0;  1 drivers
E_000001957bf6be50/0 .event anyedge, v000001957c031a90_0, v000001957c031810_0, v000001957c0307d0_0, v000001957c031db0_0;
E_000001957bf6be50/1 .event anyedge, v000001957c031d10_0, v000001957c02ff10_0, v000001957c030370_0;
E_000001957bf6be50 .event/or E_000001957bf6be50/0, E_000001957bf6be50/1;
L_000001957c059e10 .cmp/eq 2, v000001957c031450_0, L_000001957c072018;
L_000001957c059eb0 .cmp/eq 2, v000001957c031450_0, L_000001957c072060;
L_000001957c0597d0 .cmp/eq 2, v000001957c031450_0, L_000001957c0720a8;
L_000001957c059cd0 .functor MUXZ 32, v000001957c030870_0, v000001957c030a50_0, L_000001957c0597d0, C4<>;
L_000001957c059870 .functor MUXZ 32, L_000001957c059cd0, v000001957c02ffb0_0, L_000001957c059eb0, C4<>;
L_000001957c059a50 .functor MUXZ 32, L_000001957c059870, v000001957c030870_0, L_000001957c059e10, C4<>;
L_000001957c059b90 .cmp/eq 2, v000001957c0314f0_0, L_000001957c0720f0;
L_000001957c0c1380 .cmp/eq 2, v000001957c0314f0_0, L_000001957c072138;
L_000001957c0bfd00 .cmp/eq 2, v000001957c0314f0_0, L_000001957c072180;
L_000001957c0c03e0 .functor MUXZ 32, v000001957c0300f0_0, v000001957c030a50_0, L_000001957c0bfd00, C4<>;
L_000001957c0bfc60 .functor MUXZ 32, L_000001957c0c03e0, v000001957c02ffb0_0, L_000001957c0c1380, C4<>;
L_000001957c0c0fc0 .functor MUXZ 32, L_000001957c0bfc60, v000001957c0300f0_0, L_000001957c059b90, C4<>;
L_000001957c0c1240 .functor MUXZ 32, L_000001957c0c0fc0, v000001957c0319f0_0, v000001957c030550_0, C4<>;
S_000001957bfd7b40 .scope module, "tb_branch_jump_test" "tb_branch_jump_test" 5 6;
 .timescale -9 -12;
v000001957c058a10_0 .var "all_tests_complete", 0 0;
v000001957c0590f0_0 .net "alu_branch_result", 31 0, L_000001957bf9daf0;  1 drivers
v000001957c0585b0_0 .net "alu_result", 31 0, L_000001957bf9e0a0;  1 drivers
v000001957c057570_0 .net "beq", 0 0, L_000001957bf9ee30;  1 drivers
v000001957c059190_0 .net "bgeq", 0 0, L_000001957bf9ed50;  1 drivers
v000001957c059230_0 .net "blt", 0 0, L_000001957bf9e6c0;  1 drivers
v000001957c058010_0 .net "bneq", 0 0, L_000001957bf9dd20;  1 drivers
v000001957c0592d0_0 .var "clk", 0 0;
v000001957c057430_0 .net "current_pc", 31 0, L_000001957bf9e810;  1 drivers
v000001957c059370_0 .var "cycle_count", 31 0;
v000001957c058290_0 .net "debug_cycle_counter", 31 0, L_000001957bf9de00;  1 drivers
v000001957c057930_0 .net "debug_mem_addr_16", 31 0, L_000001957bf9f140;  1 drivers
v000001957c0594b0_0 .net "debug_reg_r1", 31 0, L_000001957bf9e8f0;  1 drivers
v000001957c0577f0_0 .net "debug_reg_r10", 31 0, L_000001957bf9e180;  1 drivers
v000001957c059730_0 .net "debug_reg_r2", 31 0, L_000001957bf9dee0;  1 drivers
v000001957c057250_0 .net "debug_reg_r9", 31 0, L_000001957bf9e110;  1 drivers
L_000001957c0721c8 .functor BUFT 1, C4<11011110101011011011111011101111>, C4<0>, C4<0>, C4<0>;
v000001957c058150_0 .net "debug_signature", 31 0, L_000001957c0721c8;  1 drivers
v000001957c056fd0_0 .var "fail_count", 31 0;
v000001957c0576b0_0 .net "instruction_out", 31 0, L_000001957bf9d930;  1 drivers
v000001957c0579d0_0 .net "jump", 0 0, L_000001957bf9e880;  1 drivers
v000001957c0581f0_0 .net "mem_to_reg", 0 0, L_000001957bf9df50;  1 drivers
v000001957c057070_0 .var "pass_count", 31 0;
v000001957c057110_0 .net "pc", 31 0, L_000001957bf9d8c0;  1 drivers
v000001957c0572f0_0 .net "reg_write", 0 0, L_000001957bf9da80;  1 drivers
v000001957c057390_0 .var "rst", 0 0;
v000001957c057750_0 .net "store_enable", 0 0, L_000001957bf9edc0;  1 drivers
v000001957c057b10_0 .var "test_beq_not_taken_done", 0 0;
v000001957c059c30_0 .var "test_beq_taken_done", 0 0;
v000001957c059af0_0 .var "test_bne_taken_done", 0 0;
v000001957c059d70_0 .var "test_count", 31 0;
v000001957c0599b0_0 .var "test_jal_done", 0 0;
v000001957c059910_0 .var "test_jalr_done", 0 0;
S_000001957bdb44f0 .scope module, "dut" "top_riscv" 5 32, 6 1 0, S_000001957bfd7b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instruction_out";
    .port_info 4 /OUTPUT 32 "alu_result";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "store_enable";
    .port_info 7 /OUTPUT 1 "mem_to_reg";
    .port_info 8 /OUTPUT 1 "beq";
    .port_info 9 /OUTPUT 1 "bneq";
    .port_info 10 /OUTPUT 32 "current_pc";
    .port_info 11 /OUTPUT 1 "blt";
    .port_info 12 /OUTPUT 1 "bgeq";
    .port_info 13 /OUTPUT 1 "jump";
    .port_info 14 /OUTPUT 32 "alu_branch_result";
    .port_info 15 /OUTPUT 32 "debug_signature";
    .port_info 16 /OUTPUT 32 "debug_reg_r1";
    .port_info 17 /OUTPUT 32 "debug_reg_r2";
    .port_info 18 /OUTPUT 32 "debug_reg_r9";
    .port_info 19 /OUTPUT 32 "debug_reg_r10";
    .port_info 20 /OUTPUT 32 "debug_mem_addr_16";
    .port_info 21 /OUTPUT 32 "debug_cycle_counter";
L_000001957bf9de00 .functor BUFZ 32, v000001957c054550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001957bf9d700 .functor OR 1, v000001957c030b90_0, v000001957c033140_0, C4<0>, C4<0>;
L_000001957bf9e5e0 .functor OR 1, L_000001957bf9d700, v000001957c0324c0_0, C4<0>, C4<0>;
L_000001957bf9d8c0 .functor BUFZ 32, L_000001957bf9f0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001957bf9d930 .functor BUFZ 32, L_000001957c0c0020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001957bf9e0a0 .functor BUFZ 32, v000001957c0351f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001957bf9da80 .functor BUFZ 1, v000001957c040ef0_0, C4<0>, C4<0>, C4<0>;
L_000001957bf9edc0 .functor BUFZ 1, v000001957c0321a0_0, C4<0>, C4<0>, C4<0>;
L_000001957bf9e810 .functor BUFZ 32, L_000001957bf9f0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001957bf9df50 .functor BUFZ 1, v000001957c0336e0_0, C4<0>, C4<0>, C4<0>;
L_000001957bf9daf0 .functor BUFZ 32, v000001957c0351f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001957bf9ee30 .functor AND 1, L_000001957c0dcff0, v000001957c036950_0, C4<1>, C4<1>;
L_000001957bf9dd20 .functor AND 1, L_000001957c0dcff0, v000001957c036090_0, C4<1>, C4<1>;
L_000001957bf9e6c0 .functor AND 1, L_000001957c0dcff0, v000001957c0364f0_0, C4<1>, C4<1>;
L_000001957bf9ed50 .functor AND 1, L_000001957c0dcff0, v000001957c038110_0, C4<1>, C4<1>;
L_000001957bf9e880 .functor AND 1, L_000001957c0dcff0, v000001957c037170_0, C4<1>, C4<1>;
v000001957c03cee0_1 .array/port v000001957c03cee0, 1;
L_000001957bf9e8f0 .functor BUFZ 32, v000001957c03cee0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001957c03cee0_2 .array/port v000001957c03cee0, 2;
L_000001957bf9dee0 .functor BUFZ 32, v000001957c03cee0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001957c03cee0_9 .array/port v000001957c03cee0, 9;
L_000001957bf9e110 .functor BUFZ 32, v000001957c03cee0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001957c03cee0_10 .array/port v000001957c03cee0, 10;
L_000001957bf9e180 .functor BUFZ 32, v000001957c03cee0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001957bf9f140 .functor BUFZ 32, L_000001957c0be540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001957c0531f0_0 .net *"_ivl_5", 0 0, L_000001957bf9d700;  1 drivers
v000001957c053650_0 .net "alu_branch_result", 31 0, L_000001957bf9daf0;  alias, 1 drivers
v000001957c054230_0 .net "alu_result", 31 0, L_000001957bf9e0a0;  alias, 1 drivers
v000001957c0542d0_0 .net "beq", 0 0, L_000001957bf9ee30;  alias, 1 drivers
v000001957c053290_0 .net "bgeq", 0 0, L_000001957bf9ed50;  alias, 1 drivers
v000001957c053a10_0 .net "blt", 0 0, L_000001957bf9e6c0;  alias, 1 drivers
v000001957c054370_0 .net "bneq", 0 0, L_000001957bf9dd20;  alias, 1 drivers
v000001957c053ab0_0 .net "clk", 0 0, v000001957c0592d0_0;  1 drivers
v000001957c051fd0_0 .net "control_transfer", 0 0, L_000001957bf9e5e0;  1 drivers
v000001957c053c90_0 .net "current_pc", 31 0, L_000001957bf9e810;  alias, 1 drivers
v000001957c054550_0 .var "cycle_counter", 31 0;
v000001957c0527f0_0 .net "debug_cycle_counter", 31 0, L_000001957bf9de00;  alias, 1 drivers
v000001957c053790_0 .net "debug_mem_addr_16", 31 0, L_000001957bf9f140;  alias, 1 drivers
v000001957c053d30_0 .net "debug_mem_internal", 31 0, L_000001957c0be540;  1 drivers
v000001957c053330_0 .net "debug_r10_internal", 31 0, v000001957c03cee0_10;  1 drivers
v000001957c0522f0_0 .net "debug_r1_internal", 31 0, v000001957c03cee0_1;  1 drivers
v000001957c052890_0 .net "debug_r2_internal", 31 0, v000001957c03cee0_2;  1 drivers
v000001957c0533d0_0 .net "debug_r9_internal", 31 0, v000001957c03cee0_9;  1 drivers
v000001957c053bf0_0 .net "debug_reg_r1", 31 0, L_000001957bf9e8f0;  alias, 1 drivers
v000001957c0529d0_0 .net "debug_reg_r10", 31 0, L_000001957bf9e180;  alias, 1 drivers
v000001957c053470_0 .net "debug_reg_r2", 31 0, L_000001957bf9dee0;  alias, 1 drivers
v000001957c052070_0 .net "debug_reg_r9", 31 0, L_000001957bf9e110;  alias, 1 drivers
v000001957c052110_0 .net "debug_signature", 31 0, L_000001957c0721c8;  alias, 1 drivers
v000001957c052390_0 .net "ex_alu_result", 31 0, v000001957c0351f0_0;  1 drivers
v000001957c052430_0 .net "ex_branch_resolved", 0 0, L_000001957be34470;  1 drivers
v000001957c052b10_0 .net "ex_branch_taken", 0 0, L_000001957c0dcff0;  1 drivers
v000001957c053510_0 .net "ex_branch_target", 31 0, L_000001957c0ba800;  1 drivers
v000001957c0536f0_0 .net "ex_mem_alu_result", 31 0, v000001957c031130_0;  1 drivers
v000001957c054cd0_0 .net "ex_mem_branch_resolved", 0 0, v000001957c030190_0;  1 drivers
v000001957c056c10_0 .net "ex_mem_branch_taken", 0 0, v000001957c030b90_0;  1 drivers
v000001957c0568f0_0 .net "ex_mem_branch_target", 31 0, v000001957c031270_0;  1 drivers
v000001957c056490_0 .net "ex_mem_is_unsigned", 0 0, v000001957c033460_0;  1 drivers
v000001957c0560d0_0 .net "ex_mem_jalr", 0 0, v000001957c0324c0_0;  1 drivers
v000001957c056670_0 .net "ex_mem_jump", 0 0, v000001957c033140_0;  1 drivers
v000001957c055ef0_0 .net "ex_mem_lb", 0 0, v000001957c033500_0;  1 drivers
v000001957c056990_0 .net "ex_mem_lui_control", 0 0, v000001957c032d80_0;  1 drivers
v000001957c0563f0_0 .net "ex_mem_lui_imm", 31 0, v000001957c0335a0_0;  1 drivers
v000001957c056cb0_0 .net "ex_mem_mem_size", 1 0, v000001957c032240_0;  1 drivers
v000001957c0559f0_0 .net "ex_mem_mem_to_reg", 0 0, v000001957c0336e0_0;  1 drivers
v000001957c054eb0_0 .net "ex_mem_pc_plus_4", 31 0, v000001957c032ba0_0;  1 drivers
v000001957c054a50_0 .net "ex_mem_rd", 4 0, v000001957c032560_0;  1 drivers
v000001957c056d50_0 .net "ex_mem_reg_write", 0 0, v000001957c033aa0_0;  1 drivers
v000001957c055d10_0 .net "ex_mem_store_enable", 0 0, v000001957c0321a0_0;  1 drivers
v000001957c055450_0 .net "ex_mem_write_data", 31 0, v000001957c032ec0_0;  1 drivers
v000001957c054b90_0 .net "ex_pc_plus_4", 31 0, L_000001957beb2a70;  1 drivers
v000001957c056a30_0 .net "ex_rd", 4 0, L_000001957beb4050;  1 drivers
v000001957c056df0_0 .net "ex_write_data", 31 0, L_000001957c0bc740;  1 drivers
v000001957c054ff0_0 .net "id_alu_control", 5 0, v000001957c039150_0;  1 drivers
v000001957c056530_0 .net "id_alu_src", 0 0, v000001957c039290_0;  1 drivers
v000001957c056e90_0 .net "id_beq_control", 0 0, v000001957c0395b0_0;  1 drivers
v000001957c055bd0_0 .net "id_bgeq_control", 0 0, v000001957c038cf0_0;  1 drivers
v000001957c054f50_0 .net "id_blt_control", 0 0, v000001957c038a70_0;  1 drivers
v000001957c055db0_0 .net "id_bneq_control", 0 0, v000001957c039dd0_0;  1 drivers
v000001957c055950_0 .net "id_ex_alu_control", 5 0, v000001957c036d10_0;  1 drivers
v000001957c0553b0_0 .net "id_ex_alu_src", 0 0, v000001957c038570_0;  1 drivers
v000001957c054e10_0 .net "id_ex_beq_control", 0 0, v000001957c036950_0;  1 drivers
v000001957c055f90_0 .net "id_ex_bgeq_control", 0 0, v000001957c038110_0;  1 drivers
v000001957c056030_0 .net "id_ex_blt_control", 0 0, v000001957c0364f0_0;  1 drivers
v000001957c0565d0_0 .net "id_ex_bneq_control", 0 0, v000001957c036090_0;  1 drivers
v000001957c054d70_0 .net "id_ex_flush", 0 0, v000001957c039470_0;  1 drivers
v000001957c0554f0_0 .net "id_ex_immediate", 31 0, v000001957c036770_0;  1 drivers
v000001957c055590_0 .net "id_ex_is_unsigned", 0 0, v000001957c0370d0_0;  1 drivers
v000001957c056170_0 .net "id_ex_jalr", 0 0, v000001957c036f90_0;  1 drivers
v000001957c055270_0 .net "id_ex_jump", 0 0, v000001957c037170_0;  1 drivers
v000001957c055090_0 .net "id_ex_lb", 0 0, v000001957c037530_0;  1 drivers
v000001957c055630_0 .net "id_ex_lui_control", 0 0, v000001957c0372b0_0;  1 drivers
v000001957c056710_0 .net "id_ex_mem_size", 1 0, v000001957c037350_0;  1 drivers
v000001957c056f30_0 .net "id_ex_mem_to_reg", 0 0, v000001957c037990_0;  1 drivers
v000001957c055b30_0 .net "id_ex_pc", 31 0, v000001957c037a30_0;  1 drivers
v000001957c0556d0_0 .net "id_ex_pc_plus_4", 31 0, v000001957c037b70_0;  1 drivers
v000001957c0547d0_0 .net "id_ex_rd", 4 0, v000001957c037c10_0;  1 drivers
v000001957c0567b0_0 .net "id_ex_read_data1", 31 0, v000001957c0382f0_0;  1 drivers
v000001957c056850_0 .net "id_ex_read_data2", 31 0, v000001957c038610_0;  1 drivers
v000001957c055770_0 .net "id_ex_reg_write", 0 0, v000001957c0389d0_0;  1 drivers
v000001957c054870_0 .net "id_ex_rs1", 4 0, v000001957c039c90_0;  1 drivers
v000001957c055810_0 .net "id_ex_rs2", 4 0, v000001957c039510_0;  1 drivers
v000001957c055130_0 .net "id_ex_shamt", 4 0, v000001957c039b50_0;  1 drivers
v000001957c054910_0 .net "id_ex_store_enable", 0 0, v000001957c039330_0;  1 drivers
v000001957c055a90_0 .net "id_is_unsigned", 0 0, v000001957c0393d0_0;  1 drivers
v000001957c0551d0_0 .net "id_jalr", 0 0, v000001957c039650_0;  1 drivers
v000001957c0558b0_0 .net "id_jump", 0 0, v000001957c0387f0_0;  1 drivers
v000001957c054c30_0 .net "id_lui_control", 0 0, v000001957c038e30_0;  1 drivers
v000001957c054af0_0 .net "id_mem_size", 1 0, v000001957c038c50_0;  1 drivers
v000001957c0549b0_0 .net "id_mem_to_reg", 0 0, v000001957c038d90_0;  1 drivers
v000001957c055e50_0 .net "id_read_data1", 31 0, L_000001957c0c1060;  1 drivers
v000001957c055c70_0 .net "id_read_data2", 31 0, L_000001957c0c02a0;  1 drivers
v000001957c055310_0 .net "id_reg_write", 0 0, v000001957c039bf0_0;  1 drivers
v000001957c056210_0 .net "id_selected_immediate", 31 0, L_000001957c0c1880;  1 drivers
v000001957c0562b0_0 .net "id_store_enable", 0 0, v000001957c039830_0;  1 drivers
v000001957c056350_0 .net "if_id_flush", 0 0, v000001957c038890_0;  1 drivers
v000001957c056ad0_0 .net "if_id_instruction", 31 0, v000001957c03eab0_0;  1 drivers
v000001957c056b70_0 .net "if_id_pc", 31 0, v000001957c03ebf0_0;  1 drivers
v000001957c059690_0 .net "if_id_pc_plus_4", 31 0, v000001957c040630_0;  1 drivers
v000001957c058510_0 .net "if_instruction", 31 0, L_000001957c0c0020;  1 drivers
v000001957c059550_0 .net "if_pc", 31 0, L_000001957bf9f0d0;  1 drivers
v000001957c058470_0 .net "if_pc_plus_4", 31 0, L_000001957bf9ef10;  1 drivers
v000001957c0586f0_0 .net "instruction_out", 31 0, L_000001957bf9d930;  alias, 1 drivers
v000001957c0580b0_0 .net "jump", 0 0, L_000001957bf9e880;  alias, 1 drivers
v000001957c057bb0_0 .net "mem_alu_result", 31 0, L_000001957c0dc7a0;  1 drivers
v000001957c057c50_0 .net "mem_branch_taken", 0 0, L_000001957c0dd1b0;  1 drivers
v000001957c058830_0 .net "mem_branch_target", 31 0, L_000001957c0dcb90;  1 drivers
v000001957c057d90_0 .net "mem_data", 31 0, L_000001957c0bcd80;  1 drivers
v000001957c058ab0_0 .net "mem_jalr", 0 0, L_000001957c0dd680;  1 drivers
v000001957c057890_0 .net "mem_jump", 0 0, L_000001957c0dc5e0;  1 drivers
v000001957c0595f0_0 .net "mem_lui_control", 0 0, L_000001957c0dd4c0;  1 drivers
v000001957c058330_0 .net "mem_lui_imm", 31 0, L_000001957c0dc490;  1 drivers
v000001957c057cf0_0 .net "mem_mem_to_reg", 0 0, L_000001957c0dc2d0;  1 drivers
v000001957c058e70_0 .net "mem_pc_plus_4", 31 0, L_000001957c0dbe70;  1 drivers
v000001957c0583d0_0 .net "mem_rd", 4 0, L_000001957c0dc810;  1 drivers
v000001957c058d30_0 .net "mem_reg_write", 0 0, L_000001957c0dd3e0;  1 drivers
v000001957c059410_0 .net "mem_to_reg", 0 0, L_000001957bf9df50;  alias, 1 drivers
v000001957c058b50_0 .net "mem_wb_alu_result", 31 0, v000001957c040b30_0;  1 drivers
v000001957c057a70_0 .net "mem_wb_jalr", 0 0, v000001957c040770_0;  1 drivers
v000001957c057ed0_0 .net "mem_wb_jump", 0 0, v000001957c040c70_0;  1 drivers
v000001957c058790_0 .net "mem_wb_lui_control", 0 0, v000001957c040db0_0;  1 drivers
v000001957c058bf0_0 .net "mem_wb_lui_imm", 31 0, v000001957c0418f0_0;  1 drivers
v000001957c0574d0_0 .net "mem_wb_mem_data", 31 0, v000001957c040810_0;  1 drivers
v000001957c058c90_0 .net "mem_wb_mem_to_reg", 0 0, v000001957c0409f0_0;  1 drivers
v000001957c058dd0_0 .net "mem_wb_pc_plus_4", 31 0, v000001957c0412b0_0;  1 drivers
v000001957c057e30_0 .net "mem_wb_rd", 4 0, v000001957c041670_0;  1 drivers
v000001957c057f70_0 .net "mem_wb_reg_write", 0 0, v000001957c040ef0_0;  1 drivers
v000001957c058650_0 .net "pc", 31 0, L_000001957bf9d8c0;  alias, 1 drivers
v000001957c058f10_0 .net "reg_write", 0 0, L_000001957bf9da80;  alias, 1 drivers
v000001957c0588d0_0 .net "rst", 0 0, v000001957c057390_0;  1 drivers
v000001957c058fb0_0 .net "stall_if_id", 0 0, v000001957c03cb20_0;  1 drivers
v000001957c058970_0 .net "stall_pc", 0 0, v000001957c03dc00_0;  1 drivers
v000001957c059050_0 .net "store_enable", 0 0, L_000001957bf9edc0;  alias, 1 drivers
v000001957c0571b0_0 .net "wb_write_data", 31 0, L_000001957c0be680;  1 drivers
L_000001957c0c1920 .part v000001957c03eab0_0, 15, 5;
L_000001957c0bb660 .part v000001957c03eab0_0, 20, 5;
L_000001957c0bb700 .part v000001957c03eab0_0, 7, 5;
L_000001957c0bad00 .part v000001957c03eab0_0, 20, 5;
S_000001957bdb4680 .scope module, "EX_MEM_reg" "ex_mem_register" 6 408, 7 1 0, S_000001957bdb44f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 1 "mem_to_reg_in";
    .port_info 4 /INPUT 1 "store_enable_in";
    .port_info 5 /INPUT 1 "lb_in";
    .port_info 6 /INPUT 1 "lui_control_in";
    .port_info 7 /INPUT 1 "jump_in";
    .port_info 8 /INPUT 1 "jalr_in";
    .port_info 9 /INPUT 1 "is_unsigned_in";
    .port_info 10 /INPUT 2 "mem_size_in";
    .port_info 11 /INPUT 32 "alu_result_in";
    .port_info 12 /INPUT 32 "write_data_in";
    .port_info 13 /INPUT 32 "pc_plus_4_in";
    .port_info 14 /INPUT 32 "lui_imm_in";
    .port_info 15 /INPUT 5 "rd_in";
    .port_info 16 /INPUT 1 "branch_resolved_in";
    .port_info 17 /INPUT 1 "branch_taken_in";
    .port_info 18 /INPUT 32 "branch_target_in";
    .port_info 19 /OUTPUT 1 "reg_write_out";
    .port_info 20 /OUTPUT 1 "mem_to_reg_out";
    .port_info 21 /OUTPUT 1 "store_enable_out";
    .port_info 22 /OUTPUT 1 "lb_out";
    .port_info 23 /OUTPUT 1 "lui_control_out";
    .port_info 24 /OUTPUT 1 "jump_out";
    .port_info 25 /OUTPUT 1 "jalr_out";
    .port_info 26 /OUTPUT 1 "is_unsigned_out";
    .port_info 27 /OUTPUT 2 "mem_size_out";
    .port_info 28 /OUTPUT 32 "alu_result_out";
    .port_info 29 /OUTPUT 32 "write_data_out";
    .port_info 30 /OUTPUT 32 "pc_plus_4_out";
    .port_info 31 /OUTPUT 32 "lui_imm_out";
    .port_info 32 /OUTPUT 5 "rd_out";
    .port_info 33 /OUTPUT 1 "branch_resolved_out";
    .port_info 34 /OUTPUT 1 "branch_taken_out";
    .port_info 35 /OUTPUT 32 "branch_target_out";
v000001957c030910_0 .net "alu_result_in", 31 0, v000001957c0351f0_0;  alias, 1 drivers
v000001957c031130_0 .var "alu_result_out", 31 0;
v000001957c0309b0_0 .net "branch_resolved_in", 0 0, L_000001957be34470;  alias, 1 drivers
v000001957c030190_0 .var "branch_resolved_out", 0 0;
v000001957c030230_0 .net "branch_taken_in", 0 0, L_000001957c0dcff0;  alias, 1 drivers
v000001957c030b90_0 .var "branch_taken_out", 0 0;
v000001957c030f50_0 .net "branch_target_in", 31 0, L_000001957c0ba800;  alias, 1 drivers
v000001957c031270_0 .var "branch_target_out", 31 0;
v000001957c031310_0 .net "clk", 0 0, v000001957c0592d0_0;  alias, 1 drivers
v000001957c032420_0 .net "is_unsigned_in", 0 0, v000001957c0370d0_0;  alias, 1 drivers
v000001957c033460_0 .var "is_unsigned_out", 0 0;
v000001957c033320_0 .net "jalr_in", 0 0, v000001957c036f90_0;  alias, 1 drivers
v000001957c0324c0_0 .var "jalr_out", 0 0;
v000001957c0322e0_0 .net "jump_in", 0 0, v000001957c037170_0;  alias, 1 drivers
v000001957c033140_0 .var "jump_out", 0 0;
v000001957c0338c0_0 .net "lb_in", 0 0, v000001957c037530_0;  alias, 1 drivers
v000001957c033500_0 .var "lb_out", 0 0;
v000001957c033be0_0 .net "lui_control_in", 0 0, v000001957c0372b0_0;  alias, 1 drivers
v000001957c032d80_0 .var "lui_control_out", 0 0;
v000001957c032920_0 .net "lui_imm_in", 31 0, v000001957c036770_0;  alias, 1 drivers
v000001957c0335a0_0 .var "lui_imm_out", 31 0;
v000001957c032f60_0 .net "mem_size_in", 1 0, v000001957c037350_0;  alias, 1 drivers
v000001957c032240_0 .var "mem_size_out", 1 0;
v000001957c032a60_0 .net "mem_to_reg_in", 0 0, v000001957c037990_0;  alias, 1 drivers
v000001957c0336e0_0 .var "mem_to_reg_out", 0 0;
v000001957c032060_0 .net "pc_plus_4_in", 31 0, L_000001957beb2a70;  alias, 1 drivers
v000001957c032ba0_0 .var "pc_plus_4_out", 31 0;
v000001957c033000_0 .net "rd_in", 4 0, L_000001957beb4050;  alias, 1 drivers
v000001957c032560_0 .var "rd_out", 4 0;
v000001957c033960_0 .net "reg_write_in", 0 0, v000001957c0389d0_0;  alias, 1 drivers
v000001957c033aa0_0 .var "reg_write_out", 0 0;
v000001957c033dc0_0 .net "rst", 0 0, v000001957c057390_0;  alias, 1 drivers
v000001957c033d20_0 .net "store_enable_in", 0 0, v000001957c039330_0;  alias, 1 drivers
v000001957c0321a0_0 .var "store_enable_out", 0 0;
v000001957c033640_0 .net "write_data_in", 31 0, L_000001957c0bc740;  alias, 1 drivers
v000001957c032ec0_0 .var "write_data_out", 31 0;
E_000001957bf6bf90 .event posedge, v000001957c031310_0;
S_000001957bdf5770 .scope module, "EX_stage" "ex_stage" 6 362, 8 1 0, S_000001957bdb44f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "read_data1_in";
    .port_info 3 /INPUT 32 "read_data2_in";
    .port_info 4 /INPUT 32 "immediate_in";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /INPUT 32 "pc_plus_4_in";
    .port_info 7 /INPUT 5 "rs1_in";
    .port_info 8 /INPUT 5 "rs2_in";
    .port_info 9 /INPUT 5 "rd_in";
    .port_info 10 /INPUT 5 "shamt_in";
    .port_info 11 /INPUT 6 "alu_control_in";
    .port_info 12 /INPUT 1 "alu_src_in";
    .port_info 13 /INPUT 1 "beq_control_in";
    .port_info 14 /INPUT 1 "bneq_control_in";
    .port_info 15 /INPUT 1 "bgeq_control_in";
    .port_info 16 /INPUT 1 "blt_control_in";
    .port_info 17 /INPUT 1 "jump_in";
    .port_info 18 /INPUT 1 "jalr_in";
    .port_info 19 /INPUT 32 "ex_mem_alu_result";
    .port_info 20 /INPUT 32 "mem_wb_result";
    .port_info 21 /INPUT 5 "ex_mem_rd";
    .port_info 22 /INPUT 5 "mem_wb_rd";
    .port_info 23 /INPUT 1 "ex_mem_reg_write";
    .port_info 24 /INPUT 1 "mem_wb_reg_write";
    .port_info 25 /OUTPUT 32 "alu_result_out";
    .port_info 26 /OUTPUT 32 "write_data_out";
    .port_info 27 /OUTPUT 32 "pc_plus_4_out";
    .port_info 28 /OUTPUT 5 "rd_out";
    .port_info 29 /OUTPUT 1 "branch_resolved";
    .port_info 30 /OUTPUT 1 "branch_taken_out";
    .port_info 31 /OUTPUT 32 "branch_target_out";
L_000001957beb2a70 .functor BUFZ 32, v000001957c037b70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001957beb4050 .functor BUFZ 5, v000001957c037c10_0, C4<00000>, C4<00000>, C4<00000>;
L_000001957beb2ae0 .functor OR 1, v000001957c036950_0, v000001957c036090_0, C4<0>, C4<0>;
L_000001957beb2bc0 .functor OR 1, L_000001957beb2ae0, v000001957c0364f0_0, C4<0>, C4<0>;
L_000001957bde9880 .functor OR 1, L_000001957beb2bc0, v000001957c038110_0, C4<0>, C4<0>;
L_000001957bde9e30 .functor OR 1, L_000001957bde9880, v000001957c037170_0, C4<0>, C4<0>;
L_000001957be34470 .functor OR 1, L_000001957bde9e30, v000001957c036f90_0, C4<0>, C4<0>;
L_000001957c0dd450 .functor OR 1, v000001957c036950_0, v000001957c036090_0, C4<0>, C4<0>;
L_000001957c0dca40 .functor OR 1, L_000001957c0dd450, v000001957c0364f0_0, C4<0>, C4<0>;
L_000001957c0dd140 .functor OR 1, L_000001957c0dca40, v000001957c038110_0, C4<0>, C4<0>;
L_000001957c0dbf50 .functor AND 1, L_000001957c0dd140, L_000001957c0bb7a0, C4<1>, C4<1>;
L_000001957c0dc030 .functor OR 1, L_000001957c0dbf50, v000001957c037170_0, C4<0>, C4<0>;
L_000001957c0dcff0 .functor OR 1, L_000001957c0dc030, v000001957c036f90_0, C4<0>, C4<0>;
L_000001957c0dcf80 .functor AND 1, L_000001957c0dd140, L_000001957c0bb7a0, C4<1>, C4<1>;
v000001957c035290_0 .net *"_ivl_10", 0 0, L_000001957c0ba760;  1 drivers
L_000001957c072c78 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001957c035330_0 .net/2u *"_ivl_12", 1 0, L_000001957c072c78;  1 drivers
v000001957c0346b0_0 .net *"_ivl_14", 0 0, L_000001957c0bc560;  1 drivers
v000001957c034750_0 .net *"_ivl_16", 31 0, L_000001957c0ba4e0;  1 drivers
v000001957c0353d0_0 .net *"_ivl_18", 31 0, L_000001957c0babc0;  1 drivers
v000001957c0344d0_0 .net *"_ivl_23", 0 0, L_000001957beb2ae0;  1 drivers
v000001957c0342f0_0 .net *"_ivl_25", 0 0, L_000001957beb2bc0;  1 drivers
v000001957c034430_0 .net *"_ivl_27", 0 0, L_000001957bde9880;  1 drivers
v000001957c034610_0 .net *"_ivl_29", 0 0, L_000001957bde9e30;  1 drivers
v000001957c0349d0_0 .net *"_ivl_33", 0 0, L_000001957c0dd450;  1 drivers
v000001957c034930_0 .net *"_ivl_35", 0 0, L_000001957c0dca40;  1 drivers
L_000001957c072cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001957c035470_0 .net/2u *"_ivl_38", 31 0, L_000001957c072cc0;  1 drivers
L_000001957c072be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001957c0347f0_0 .net/2u *"_ivl_4", 1 0, L_000001957c072be8;  1 drivers
v000001957c033f30_0 .net *"_ivl_43", 0 0, L_000001957c0dbf50;  1 drivers
v000001957c035510_0 .net *"_ivl_45", 0 0, L_000001957c0dc030;  1 drivers
v000001957c034b10_0 .net *"_ivl_48", 31 0, L_000001957c0bae40;  1 drivers
v000001957c035ab0_0 .net *"_ivl_51", 0 0, L_000001957c0dcf80;  1 drivers
v000001957c033fd0_0 .net *"_ivl_52", 31 0, L_000001957c0bb8e0;  1 drivers
v000001957c034bb0_0 .net *"_ivl_54", 31 0, L_000001957c0ba9e0;  1 drivers
v000001957c034c50_0 .net *"_ivl_56", 31 0, L_000001957c0bbfc0;  1 drivers
v000001957c035010_0 .net *"_ivl_6", 0 0, L_000001957c0ba940;  1 drivers
L_000001957c072c30 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001957c0341b0_0 .net/2u *"_ivl_8", 1 0, L_000001957c072c30;  1 drivers
v000001957c0355b0_0 .net "alu_control_in", 5 0, v000001957c036d10_0;  alias, 1 drivers
v000001957c035650_0 .net "alu_result_out", 31 0, v000001957c0351f0_0;  alias, 1 drivers
v000001957c0350b0_0 .net "alu_src_in", 0 0, v000001957c038570_0;  alias, 1 drivers
v000001957c035790_0 .net "beq_control_in", 0 0, v000001957c036950_0;  alias, 1 drivers
v000001957c034cf0_0 .net "bgeq_control_in", 0 0, v000001957c038110_0;  alias, 1 drivers
v000001957c034390_0 .net "blt_control_in", 0 0, v000001957c0364f0_0;  alias, 1 drivers
v000001957c034d90_0 .net "bneq_control_in", 0 0, v000001957c036090_0;  alias, 1 drivers
v000001957c035830_0 .net "branch_condition_met", 0 0, L_000001957c0bb7a0;  1 drivers
v000001957c035b50_0 .net "branch_resolved", 0 0, L_000001957be34470;  alias, 1 drivers
v000001957c034e30_0 .net "branch_taken_out", 0 0, L_000001957c0dcff0;  alias, 1 drivers
v000001957c034ed0_0 .net "branch_target_out", 31 0, L_000001957c0ba800;  alias, 1 drivers
v000001957c035150_0 .net "clk", 0 0, v000001957c0592d0_0;  alias, 1 drivers
v000001957c035bf0_0 .net "ex_mem_alu_result", 31 0, v000001957c031130_0;  alias, 1 drivers
v000001957c037df0_0 .net "ex_mem_rd", 4 0, v000001957c032560_0;  alias, 1 drivers
v000001957c037670_0 .net "ex_mem_reg_write", 0 0, v000001957c033aa0_0;  alias, 1 drivers
v000001957c038070_0 .net "forward_a", 1 0, v000001957c035a10_0;  1 drivers
v000001957c036810_0 .net "forward_b", 1 0, v000001957c034070_0;  1 drivers
v000001957c0381b0_0 .net "immediate_in", 31 0, v000001957c036770_0;  alias, 1 drivers
v000001957c036c70_0 .net "is_branch", 0 0, L_000001957c0dd140;  1 drivers
v000001957c0361d0_0 .net "jalr_in", 0 0, v000001957c036f90_0;  alias, 1 drivers
v000001957c038430_0 .net "jump_in", 0 0, v000001957c037170_0;  alias, 1 drivers
v000001957c037490_0 .net "mem_wb_rd", 4 0, v000001957c041670_0;  alias, 1 drivers
v000001957c036310_0 .net "mem_wb_reg_write", 0 0, v000001957c040ef0_0;  alias, 1 drivers
v000001957c036270_0 .net "mem_wb_result", 31 0, L_000001957c0be680;  alias, 1 drivers
v000001957c036a90_0 .net "pc_in", 31 0, v000001957c037a30_0;  alias, 1 drivers
v000001957c036ef0_0 .net "pc_plus_4_in", 31 0, v000001957c037b70_0;  alias, 1 drivers
v000001957c037cb0_0 .net "pc_plus_4_out", 31 0, L_000001957beb2a70;  alias, 1 drivers
v000001957c036630_0 .net "rd_in", 4 0, v000001957c037c10_0;  alias, 1 drivers
v000001957c0384d0_0 .net "rd_out", 4 0, L_000001957beb4050;  alias, 1 drivers
v000001957c0373f0_0 .net "read_data1_in", 31 0, v000001957c0382f0_0;  alias, 1 drivers
v000001957c037710_0 .net "read_data2_in", 31 0, v000001957c038610_0;  alias, 1 drivers
v000001957c037030_0 .net "rs1_in", 4 0, v000001957c039c90_0;  alias, 1 drivers
v000001957c0377b0_0 .net "rs2_in", 4 0, v000001957c039510_0;  alias, 1 drivers
v000001957c035f50_0 .net "rst", 0 0, v000001957c057390_0;  alias, 1 drivers
v000001957c0369f0_0 .net "shamt_in", 4 0, v000001957c039b50_0;  alias, 1 drivers
v000001957c0363b0_0 .net "write_data_out", 31 0, L_000001957c0bc740;  alias, 1 drivers
L_000001957c0ba940 .cmp/eq 2, v000001957c034070_0, L_000001957c072be8;
L_000001957c0ba760 .cmp/eq 2, v000001957c034070_0, L_000001957c072c30;
L_000001957c0bc560 .cmp/eq 2, v000001957c034070_0, L_000001957c072c78;
L_000001957c0ba4e0 .functor MUXZ 32, v000001957c038610_0, v000001957c031130_0, L_000001957c0bc560, C4<>;
L_000001957c0babc0 .functor MUXZ 32, L_000001957c0ba4e0, L_000001957c0be680, L_000001957c0ba760, C4<>;
L_000001957c0bc740 .functor MUXZ 32, L_000001957c0babc0, v000001957c038610_0, L_000001957c0ba940, C4<>;
L_000001957c0bb7a0 .cmp/ne 32, v000001957c0351f0_0, L_000001957c072cc0;
L_000001957c0bae40 .arith/sum 32, v000001957c037a30_0, v000001957c036770_0;
L_000001957c0bb8e0 .arith/sum 32, v000001957c037a30_0, v000001957c036770_0;
L_000001957c0ba9e0 .functor MUXZ 32, v000001957c037b70_0, L_000001957c0bb8e0, L_000001957c0dcf80, C4<>;
L_000001957c0bbfc0 .functor MUXZ 32, L_000001957c0ba9e0, L_000001957c0bae40, v000001957c037170_0, C4<>;
L_000001957c0ba800 .functor MUXZ 32, L_000001957c0bbfc0, v000001957c0351f0_0, v000001957c036f90_0, C4<>;
S_000001957be74880 .scope module, "alu" "pipelined_alu" 8 71, 4 2 0, S_000001957bdf5770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data1_in";
    .port_info 1 /INPUT 32 "read_data2_in";
    .port_info 2 /INPUT 32 "ex_mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_wb_result_in";
    .port_info 4 /INPUT 2 "forwardA";
    .port_info 5 /INPUT 2 "forwardB";
    .port_info 6 /INPUT 6 "alu_control";
    .port_info 7 /INPUT 32 "imm_val_r";
    .port_info 8 /INPUT 5 "shamt";
    .port_info 9 /INPUT 1 "alu_src";
    .port_info 10 /OUTPUT 32 "result";
L_000001957c072a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001957c032380_0 .net/2u *"_ivl_0", 1 0, L_000001957c072a38;  1 drivers
v000001957c032ce0_0 .net *"_ivl_10", 0 0, L_000001957c0ba6c0;  1 drivers
v000001957c033780_0 .net *"_ivl_12", 31 0, L_000001957c0ba300;  1 drivers
v000001957c032e20_0 .net *"_ivl_14", 31 0, L_000001957c0baee0;  1 drivers
L_000001957c072b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001957c032600_0 .net/2u *"_ivl_18", 1 0, L_000001957c072b10;  1 drivers
v000001957c0331e0_0 .net *"_ivl_2", 0 0, L_000001957c0bb340;  1 drivers
v000001957c032c40_0 .net *"_ivl_20", 0 0, L_000001957c0bbde0;  1 drivers
L_000001957c072b58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001957c033820_0 .net/2u *"_ivl_22", 1 0, L_000001957c072b58;  1 drivers
v000001957c032740_0 .net *"_ivl_24", 0 0, L_000001957c0bb200;  1 drivers
L_000001957c072ba0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001957c032b00_0 .net/2u *"_ivl_26", 1 0, L_000001957c072ba0;  1 drivers
v000001957c033b40_0 .net *"_ivl_28", 0 0, L_000001957c0bb840;  1 drivers
v000001957c0326a0_0 .net *"_ivl_30", 31 0, L_000001957c0bbe80;  1 drivers
v000001957c033280_0 .net *"_ivl_32", 31 0, L_000001957c0ba580;  1 drivers
L_000001957c072a80 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001957c0327e0_0 .net/2u *"_ivl_4", 1 0, L_000001957c072a80;  1 drivers
v000001957c032880_0 .net *"_ivl_6", 0 0, L_000001957c0bbd40;  1 drivers
L_000001957c072ac8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001957c031f20_0 .net/2u *"_ivl_8", 1 0, L_000001957c072ac8;  1 drivers
v000001957c033a00_0 .net "alu_control", 5 0, v000001957c036d10_0;  alias, 1 drivers
v000001957c033c80_0 .net "alu_src", 0 0, v000001957c038570_0;  alias, 1 drivers
v000001957c0329c0_0 .net "ex_mem_alu_result_in", 31 0, v000001957c031130_0;  alias, 1 drivers
v000001957c0330a0_0 .net "final_src2", 31 0, L_000001957c0bbf20;  1 drivers
v000001957c031fc0_0 .net "forwardA", 1 0, v000001957c035a10_0;  alias, 1 drivers
v000001957c0333c0_0 .net "forwardB", 1 0, v000001957c034070_0;  alias, 1 drivers
v000001957c032100_0 .net "forwarded_src1", 31 0, L_000001957c0ba440;  1 drivers
v000001957c035c90_0 .net "forwarded_src2_reg", 31 0, L_000001957c0bc600;  1 drivers
v000001957c034570_0 .net "imm_val_r", 31 0, v000001957c036770_0;  alias, 1 drivers
v000001957c035dd0_0 .net "mem_wb_result_in", 31 0, L_000001957c0be680;  alias, 1 drivers
v000001957c034f70_0 .net "read_data1_in", 31 0, v000001957c0382f0_0;  alias, 1 drivers
v000001957c034890_0 .net "read_data2_in", 31 0, v000001957c038610_0;  alias, 1 drivers
v000001957c0351f0_0 .var "result", 31 0;
v000001957c034250_0 .net "shamt", 4 0, v000001957c039b50_0;  alias, 1 drivers
E_000001957bf6c0d0/0 .event anyedge, v000001957c033a00_0, v000001957c032100_0, v000001957c0330a0_0, v000001957c030910_0;
E_000001957bf6c0d0/1 .event anyedge, v000001957c032920_0, v000001957c034250_0, v000001957c035c90_0;
E_000001957bf6c0d0 .event/or E_000001957bf6c0d0/0, E_000001957bf6c0d0/1;
L_000001957c0bb340 .cmp/eq 2, v000001957c035a10_0, L_000001957c072a38;
L_000001957c0bbd40 .cmp/eq 2, v000001957c035a10_0, L_000001957c072a80;
L_000001957c0ba6c0 .cmp/eq 2, v000001957c035a10_0, L_000001957c072ac8;
L_000001957c0ba300 .functor MUXZ 32, v000001957c0382f0_0, v000001957c031130_0, L_000001957c0ba6c0, C4<>;
L_000001957c0baee0 .functor MUXZ 32, L_000001957c0ba300, L_000001957c0be680, L_000001957c0bbd40, C4<>;
L_000001957c0ba440 .functor MUXZ 32, L_000001957c0baee0, v000001957c0382f0_0, L_000001957c0bb340, C4<>;
L_000001957c0bbde0 .cmp/eq 2, v000001957c034070_0, L_000001957c072b10;
L_000001957c0bb200 .cmp/eq 2, v000001957c034070_0, L_000001957c072b58;
L_000001957c0bb840 .cmp/eq 2, v000001957c034070_0, L_000001957c072ba0;
L_000001957c0bbe80 .functor MUXZ 32, v000001957c038610_0, v000001957c031130_0, L_000001957c0bb840, C4<>;
L_000001957c0ba580 .functor MUXZ 32, L_000001957c0bbe80, L_000001957c0be680, L_000001957c0bb200, C4<>;
L_000001957c0bc600 .functor MUXZ 32, L_000001957c0ba580, v000001957c038610_0, L_000001957c0bbde0, C4<>;
L_000001957c0bbf20 .functor MUXZ 32, L_000001957c0bc600, v000001957c036770_0, v000001957c038570_0, C4<>;
S_000001957be74a10 .scope module, "fu" "forwarding_unit" 8 56, 9 2 0, S_000001957bdf5770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ex_mem_reg_write";
    .port_info 1 /INPUT 1 "mem_wb_reg_write";
    .port_info 2 /INPUT 5 "id_ex_rs1";
    .port_info 3 /INPUT 5 "id_ex_rs2";
    .port_info 4 /INPUT 5 "ex_mem_rd";
    .port_info 5 /INPUT 5 "mem_wb_rd";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v000001957c0358d0_0 .net "ex_mem_rd", 4 0, v000001957c032560_0;  alias, 1 drivers
v000001957c035970_0 .net "ex_mem_reg_write", 0 0, v000001957c033aa0_0;  alias, 1 drivers
v000001957c035a10_0 .var "forwardA", 1 0;
v000001957c034070_0 .var "forwardB", 1 0;
v000001957c034110_0 .net "id_ex_rs1", 4 0, v000001957c039c90_0;  alias, 1 drivers
v000001957c035d30_0 .net "id_ex_rs2", 4 0, v000001957c039510_0;  alias, 1 drivers
v000001957c0356f0_0 .net "mem_wb_rd", 4 0, v000001957c041670_0;  alias, 1 drivers
v000001957c034a70_0 .net "mem_wb_reg_write", 0 0, v000001957c040ef0_0;  alias, 1 drivers
E_000001957bf6dd10/0 .event anyedge, v000001957c033aa0_0, v000001957c032560_0, v000001957c034110_0, v000001957c034a70_0;
E_000001957bf6dd10/1 .event anyedge, v000001957c0356f0_0, v000001957c035d30_0;
E_000001957bf6dd10 .event/or E_000001957bf6dd10/0, E_000001957bf6dd10/1;
E_000001957bf6f010/0 .event anyedge, v000001957c034110_0, v000001957c035d30_0, v000001957c032560_0, v000001957c0356f0_0;
E_000001957bf6f010/1 .event anyedge, v000001957c033aa0_0, v000001957c034a70_0;
E_000001957bf6f010 .event/or E_000001957bf6f010/0, E_000001957bf6f010/1;
S_000001957be74ba0 .scope module, "ID_EX_reg" "id_ex_register" 6 299, 10 2 0, S_000001957bdb44f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 1 "mem_to_reg_in";
    .port_info 5 /INPUT 6 "alu_control_in";
    .port_info 6 /INPUT 1 "store_enable_in";
    .port_info 7 /INPUT 1 "beq_control_in";
    .port_info 8 /INPUT 1 "bneq_control_in";
    .port_info 9 /INPUT 1 "bgeq_control_in";
    .port_info 10 /INPUT 1 "blt_control_in";
    .port_info 11 /INPUT 1 "jump_in";
    .port_info 12 /INPUT 1 "jalr_in";
    .port_info 13 /INPUT 1 "lui_control_in";
    .port_info 14 /INPUT 1 "lb_in";
    .port_info 15 /INPUT 1 "is_unsigned_in";
    .port_info 16 /INPUT 2 "mem_size_in";
    .port_info 17 /INPUT 1 "alu_src_in";
    .port_info 18 /INPUT 32 "pc_in";
    .port_info 19 /INPUT 32 "pc_plus_4_in";
    .port_info 20 /INPUT 32 "read_data1_in";
    .port_info 21 /INPUT 32 "read_data2_in";
    .port_info 22 /INPUT 32 "immediate_in";
    .port_info 23 /INPUT 5 "rs1_in";
    .port_info 24 /INPUT 5 "rs2_in";
    .port_info 25 /INPUT 5 "rd_in";
    .port_info 26 /INPUT 5 "shamt_in";
    .port_info 27 /OUTPUT 1 "reg_write_out";
    .port_info 28 /OUTPUT 1 "mem_to_reg_out";
    .port_info 29 /OUTPUT 6 "alu_control_out";
    .port_info 30 /OUTPUT 1 "store_enable_out";
    .port_info 31 /OUTPUT 1 "beq_control_out";
    .port_info 32 /OUTPUT 1 "bneq_control_out";
    .port_info 33 /OUTPUT 1 "bgeq_control_out";
    .port_info 34 /OUTPUT 1 "blt_control_out";
    .port_info 35 /OUTPUT 1 "jump_out";
    .port_info 36 /OUTPUT 1 "jalr_out";
    .port_info 37 /OUTPUT 1 "lui_control_out";
    .port_info 38 /OUTPUT 1 "lb_out";
    .port_info 39 /OUTPUT 1 "is_unsigned_out";
    .port_info 40 /OUTPUT 2 "mem_size_out";
    .port_info 41 /OUTPUT 1 "alu_src_out";
    .port_info 42 /OUTPUT 32 "pc_out";
    .port_info 43 /OUTPUT 32 "pc_plus_4_out";
    .port_info 44 /OUTPUT 32 "read_data1_out";
    .port_info 45 /OUTPUT 32 "read_data2_out";
    .port_info 46 /OUTPUT 32 "immediate_out";
    .port_info 47 /OUTPUT 5 "rs1_out";
    .port_info 48 /OUTPUT 5 "rs2_out";
    .port_info 49 /OUTPUT 5 "rd_out";
    .port_info 50 /OUTPUT 5 "shamt_out";
v000001957c036450_0 .net "alu_control_in", 5 0, v000001957c039150_0;  alias, 1 drivers
v000001957c036d10_0 .var "alu_control_out", 5 0;
v000001957c0366d0_0 .net "alu_src_in", 0 0, v000001957c039290_0;  alias, 1 drivers
v000001957c038570_0 .var "alu_src_out", 0 0;
v000001957c037d50_0 .net "beq_control_in", 0 0, v000001957c0395b0_0;  alias, 1 drivers
v000001957c036950_0 .var "beq_control_out", 0 0;
v000001957c036b30_0 .net "bgeq_control_in", 0 0, v000001957c038cf0_0;  alias, 1 drivers
v000001957c038110_0 .var "bgeq_control_out", 0 0;
v000001957c037850_0 .net "blt_control_in", 0 0, v000001957c038a70_0;  alias, 1 drivers
v000001957c0364f0_0 .var "blt_control_out", 0 0;
v000001957c037e90_0 .net "bneq_control_in", 0 0, v000001957c039dd0_0;  alias, 1 drivers
v000001957c036090_0 .var "bneq_control_out", 0 0;
v000001957c036db0_0 .net "clk", 0 0, v000001957c0592d0_0;  alias, 1 drivers
v000001957c036bd0_0 .net "flush", 0 0, v000001957c039470_0;  alias, 1 drivers
v000001957c036e50_0 .net "immediate_in", 31 0, L_000001957c0c1880;  alias, 1 drivers
v000001957c036770_0 .var "immediate_out", 31 0;
v000001957c036130_0 .net "is_unsigned_in", 0 0, v000001957c0393d0_0;  alias, 1 drivers
v000001957c0370d0_0 .var "is_unsigned_out", 0 0;
v000001957c036590_0 .net "jalr_in", 0 0, v000001957c039650_0;  alias, 1 drivers
v000001957c036f90_0 .var "jalr_out", 0 0;
v000001957c035ff0_0 .net "jump_in", 0 0, v000001957c0387f0_0;  alias, 1 drivers
v000001957c037170_0 .var "jump_out", 0 0;
v000001957c0368b0_0 .net "lb_in", 0 0, v000001957c038d90_0;  alias, 1 drivers
v000001957c037530_0 .var "lb_out", 0 0;
v000001957c037210_0 .net "lui_control_in", 0 0, v000001957c038e30_0;  alias, 1 drivers
v000001957c0372b0_0 .var "lui_control_out", 0 0;
v000001957c0378f0_0 .net "mem_size_in", 1 0, v000001957c038c50_0;  alias, 1 drivers
v000001957c037350_0 .var "mem_size_out", 1 0;
v000001957c0375d0_0 .net "mem_to_reg_in", 0 0, v000001957c038d90_0;  alias, 1 drivers
v000001957c037990_0 .var "mem_to_reg_out", 0 0;
v000001957c037f30_0 .net "pc_in", 31 0, v000001957c03ebf0_0;  alias, 1 drivers
v000001957c037a30_0 .var "pc_out", 31 0;
v000001957c037ad0_0 .net "pc_plus_4_in", 31 0, v000001957c040630_0;  alias, 1 drivers
v000001957c037b70_0 .var "pc_plus_4_out", 31 0;
v000001957c037fd0_0 .net "rd_in", 4 0, L_000001957c0bb700;  1 drivers
v000001957c037c10_0 .var "rd_out", 4 0;
v000001957c038250_0 .net "read_data1_in", 31 0, L_000001957c0c1060;  alias, 1 drivers
v000001957c0382f0_0 .var "read_data1_out", 31 0;
v000001957c038390_0 .net "read_data2_in", 31 0, L_000001957c0c02a0;  alias, 1 drivers
v000001957c038610_0 .var "read_data2_out", 31 0;
v000001957c0386b0_0 .net "reg_write_in", 0 0, v000001957c039bf0_0;  alias, 1 drivers
v000001957c0389d0_0 .var "reg_write_out", 0 0;
v000001957c038750_0 .net "rs1_in", 4 0, L_000001957c0c1920;  1 drivers
v000001957c039c90_0 .var "rs1_out", 4 0;
v000001957c039a10_0 .net "rs2_in", 4 0, L_000001957c0bb660;  1 drivers
v000001957c039510_0 .var "rs2_out", 4 0;
v000001957c0391f0_0 .net "rst", 0 0, v000001957c057390_0;  alias, 1 drivers
v000001957c039ab0_0 .net "shamt_in", 4 0, L_000001957c0bad00;  1 drivers
v000001957c039b50_0 .var "shamt_out", 4 0;
v000001957c039d30_0 .net "store_enable_in", 0 0, v000001957c039830_0;  alias, 1 drivers
v000001957c039330_0 .var "store_enable_out", 0 0;
S_000001957be1b790 .scope module, "ID_stage" "instruction_decode" 6 241, 11 2 0, S_000001957bdb44f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /INPUT 32 "pc_plus_4_in";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /INPUT 5 "write_reg_num";
    .port_info 8 /INPUT 5 "id_ex_rd";
    .port_info 9 /INPUT 1 "id_ex_mem_read";
    .port_info 10 /INPUT 5 "ex_mem_rd";
    .port_info 11 /INPUT 1 "ex_mem_mem_read";
    .port_info 12 /INPUT 1 "ex_mem_branch_resolved";
    .port_info 13 /INPUT 1 "ex_mem_branch_taken_actual";
    .port_info 14 /INPUT 32 "ex_mem_branch_target_actual";
    .port_info 15 /OUTPUT 32 "read_data1";
    .port_info 16 /OUTPUT 32 "read_data2";
    .port_info 17 /OUTPUT 6 "alu_control";
    .port_info 18 /OUTPUT 1 "alu_src";
    .port_info 19 /OUTPUT 1 "reg_write_out";
    .port_info 20 /OUTPUT 1 "mem_to_reg";
    .port_info 21 /OUTPUT 1 "bneq_control";
    .port_info 22 /OUTPUT 1 "beq_control";
    .port_info 23 /OUTPUT 1 "bgeq_control";
    .port_info 24 /OUTPUT 1 "blt_control";
    .port_info 25 /OUTPUT 1 "jump";
    .port_info 26 /OUTPUT 1 "store_enable";
    .port_info 27 /OUTPUT 1 "lui_control";
    .port_info 28 /OUTPUT 1 "is_unsigned";
    .port_info 29 /OUTPUT 1 "jalr";
    .port_info 30 /OUTPUT 2 "mem_size";
    .port_info 31 /OUTPUT 32 "selected_immediate";
    .port_info 32 /OUTPUT 1 "branch_prediction";
    .port_info 33 /OUTPUT 32 "predicted_target";
    .port_info 34 /OUTPUT 1 "is_branch_instruction";
    .port_info 35 /OUTPUT 1 "is_jump_instruction";
    .port_info 36 /OUTPUT 1 "stall_pc";
    .port_info 37 /OUTPUT 1 "stall_if_id";
    .port_info 38 /OUTPUT 1 "if_id_flush";
    .port_info 39 /OUTPUT 1 "id_ex_flush";
    .port_info 40 /OUTPUT 32 "debug_r1";
    .port_info 41 /OUTPUT 32 "debug_r2";
    .port_info 42 /OUTPUT 32 "debug_r9";
    .port_info 43 /OUTPUT 32 "debug_r10";
L_000001957beb3cd0 .functor BUFZ 32, v000001957c040630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001957c03cf80_0 .net *"_ivl_100", 0 0, L_000001957c0c1b00;  1 drivers
L_000001957c072960 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001957c03dac0_0 .net/2u *"_ivl_102", 6 0, L_000001957c072960;  1 drivers
v000001957c03dd40_0 .net *"_ivl_104", 0 0, L_000001957c0c1ce0;  1 drivers
L_000001957c0729a8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001957c03c760_0 .net/2u *"_ivl_106", 6 0, L_000001957c0729a8;  1 drivers
v000001957c03c800_0 .net *"_ivl_108", 0 0, L_000001957c0c19c0;  1 drivers
L_000001957c0729f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001957c03c940_0 .net/2u *"_ivl_110", 31 0, L_000001957c0729f0;  1 drivers
v000001957c03c9e0_0 .net *"_ivl_112", 31 0, L_000001957c0c1ba0;  1 drivers
v000001957c03bb80_0 .net *"_ivl_114", 31 0, L_000001957c0c1a60;  1 drivers
v000001957c03c440_0 .net *"_ivl_116", 31 0, L_000001957c0c1c40;  1 drivers
v000001957c03ac80_0 .net *"_ivl_118", 31 0, L_000001957c0c1ec0;  1 drivers
v000001957c03bc20_0 .net *"_ivl_120", 31 0, L_000001957c0c1d80;  1 drivers
v000001957c03b4a0_0 .net *"_ivl_122", 31 0, L_000001957c0c1f60;  1 drivers
v000001957c03a320_0 .net *"_ivl_27", 0 0, L_000001957c0c0980;  1 drivers
v000001957c03c1c0_0 .net *"_ivl_28", 19 0, L_000001957c0c05c0;  1 drivers
v000001957c03c580_0 .net *"_ivl_31", 11 0, L_000001957c0bf1c0;  1 drivers
v000001957c03a780_0 .net *"_ivl_35", 0 0, L_000001957c0c1560;  1 drivers
v000001957c03c620_0 .net *"_ivl_36", 18 0, L_000001957c0c07a0;  1 drivers
v000001957c03b0e0_0 .net *"_ivl_39", 0 0, L_000001957c0bfbc0;  1 drivers
v000001957c03a5a0_0 .net *"_ivl_41", 0 0, L_000001957c0c08e0;  1 drivers
v000001957c03bae0_0 .net *"_ivl_43", 5 0, L_000001957c0c1420;  1 drivers
v000001957c03bcc0_0 .net *"_ivl_45", 3 0, L_000001957c0bf800;  1 drivers
L_000001957c072720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001957c03ab40_0 .net/2u *"_ivl_46", 0 0, L_000001957c072720;  1 drivers
v000001957c03abe0_0 .net *"_ivl_51", 19 0, L_000001957c0c0ac0;  1 drivers
L_000001957c072768 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001957c03aa00_0 .net/2u *"_ivl_52", 11 0, L_000001957c072768;  1 drivers
v000001957c03a3c0_0 .net *"_ivl_57", 0 0, L_000001957c0c0b60;  1 drivers
v000001957c03a820_0 .net *"_ivl_58", 10 0, L_000001957c0c0c00;  1 drivers
v000001957c03ad20_0 .net *"_ivl_61", 0 0, L_000001957c0c1600;  1 drivers
v000001957c03a280_0 .net *"_ivl_63", 7 0, L_000001957c0c0ca0;  1 drivers
v000001957c03bfe0_0 .net *"_ivl_65", 0 0, L_000001957c0c16a0;  1 drivers
v000001957c03b2c0_0 .net *"_ivl_67", 9 0, L_000001957c0c1740;  1 drivers
L_000001957c0727b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001957c03bd60_0 .net/2u *"_ivl_68", 0 0, L_000001957c0727b0;  1 drivers
v000001957c03b180_0 .net *"_ivl_73", 0 0, L_000001957c0bf120;  1 drivers
v000001957c03b360_0 .net *"_ivl_74", 19 0, L_000001957c0bf580;  1 drivers
v000001957c03a460_0 .net *"_ivl_77", 6 0, L_000001957c0bf300;  1 drivers
v000001957c03c6c0_0 .net *"_ivl_79", 4 0, L_000001957c0bf3a0;  1 drivers
L_000001957c0727f8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001957c03be00_0 .net/2u *"_ivl_82", 6 0, L_000001957c0727f8;  1 drivers
v000001957c03adc0_0 .net *"_ivl_84", 0 0, L_000001957c0bf8a0;  1 drivers
L_000001957c072840 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001957c03a500_0 .net/2u *"_ivl_86", 6 0, L_000001957c072840;  1 drivers
v000001957c03bea0_0 .net *"_ivl_88", 0 0, L_000001957c0bf940;  1 drivers
L_000001957c072888 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001957c03bf40_0 .net/2u *"_ivl_90", 6 0, L_000001957c072888;  1 drivers
v000001957c03a6e0_0 .net *"_ivl_92", 0 0, L_000001957c0bfa80;  1 drivers
L_000001957c0728d0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001957c03ba40_0 .net/2u *"_ivl_94", 6 0, L_000001957c0728d0;  1 drivers
v000001957c03c080_0 .net *"_ivl_96", 0 0, L_000001957c0c1e20;  1 drivers
L_000001957c072918 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000001957c03c120_0 .net/2u *"_ivl_98", 6 0, L_000001957c072918;  1 drivers
v000001957c03aaa0_0 .net "alu_control", 5 0, v000001957c039150_0;  alias, 1 drivers
v000001957c03c4e0_0 .net "alu_src", 0 0, v000001957c039290_0;  alias, 1 drivers
v000001957c03ae60_0 .net "beq_control", 0 0, v000001957c0395b0_0;  alias, 1 drivers
v000001957c03a640_0 .net "bgeq_control", 0 0, v000001957c038cf0_0;  alias, 1 drivers
v000001957c03c260_0 .net "blt_control", 0 0, v000001957c038a70_0;  alias, 1 drivers
v000001957c03a0a0_0 .net "bneq_control", 0 0, v000001957c039dd0_0;  alias, 1 drivers
L_000001957c072648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001957c03af00_0 .net "branch_prediction", 0 0, L_000001957c072648;  1 drivers
v000001957c03afa0_0 .net "clk", 0 0, v000001957c0592d0_0;  alias, 1 drivers
v000001957c03b040_0 .net "debug_r1", 31 0, v000001957c03cee0_1;  alias, 1 drivers
v000001957c03a8c0_0 .net "debug_r10", 31 0, v000001957c03cee0_10;  alias, 1 drivers
v000001957c03a140_0 .net "debug_r2", 31 0, v000001957c03cee0_2;  alias, 1 drivers
v000001957c03a1e0_0 .net "debug_r9", 31 0, v000001957c03cee0_9;  alias, 1 drivers
o000001957bfe3f78 .functor BUFZ 1, C4<z>; HiZ drive
v000001957c03b220_0 .net "ex_mem_branch_resolved", 0 0, o000001957bfe3f78;  0 drivers
v000001957c039f60_0 .net "ex_mem_branch_taken_actual", 0 0, v000001957c030b90_0;  alias, 1 drivers
v000001957c03b400_0 .net "ex_mem_branch_target_actual", 31 0, v000001957c031270_0;  alias, 1 drivers
v000001957c03b5e0_0 .net "ex_mem_mem_read", 0 0, v000001957c0336e0_0;  alias, 1 drivers
v000001957c03c300_0 .net "ex_mem_rd", 4 0, v000001957c032560_0;  alias, 1 drivers
v000001957c03c3a0_0 .net "id_ex_flush", 0 0, v000001957c039470_0;  alias, 1 drivers
v000001957c03a000_0 .net "id_ex_mem_read", 0 0, v000001957c037530_0;  alias, 1 drivers
v000001957c03a960_0 .net "id_ex_rd", 4 0, v000001957c037c10_0;  alias, 1 drivers
v000001957c03b540_0 .net "if_id_flush", 0 0, v000001957c038890_0;  alias, 1 drivers
v000001957c03b860_0 .net "imm_val_branch", 31 0, L_000001957c0c0a20;  1 drivers
v000001957c03b680_0 .net "imm_val_i", 31 0, L_000001957c0c0660;  1 drivers
v000001957c03b720_0 .net "imm_val_jump", 31 0, L_000001957c0c17e0;  1 drivers
v000001957c03b7c0_0 .net "imm_val_lui", 31 0, L_000001957c0bf080;  1 drivers
v000001957c03b900_0 .net "imm_val_store", 31 0, L_000001957c0bf620;  1 drivers
v000001957c03b9a0_0 .net "instruction_in", 31 0, v000001957c03eab0_0;  alias, 1 drivers
L_000001957c072690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001957c03e470_0 .net "is_branch_instruction", 0 0, L_000001957c072690;  1 drivers
L_000001957c0726d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001957c03fb90_0 .net "is_jump_instruction", 0 0, L_000001957c0726d8;  1 drivers
v000001957c040590_0 .net "is_unsigned", 0 0, v000001957c0393d0_0;  alias, 1 drivers
v000001957c03ed30_0 .net "jalr", 0 0, v000001957c039650_0;  alias, 1 drivers
v000001957c03e510_0 .net "jump", 0 0, v000001957c0387f0_0;  alias, 1 drivers
v000001957c03edd0_0 .net "lui_control", 0 0, v000001957c038e30_0;  alias, 1 drivers
v000001957c03e5b0_0 .net "mem_size", 1 0, v000001957c038c50_0;  alias, 1 drivers
v000001957c03fcd0_0 .net "mem_to_reg", 0 0, v000001957c038d90_0;  alias, 1 drivers
v000001957c03ee70_0 .net "opcode", 6 0, L_000001957c0c00c0;  1 drivers
v000001957c03f5f0_0 .net "pc_in", 31 0, v000001957c03ebf0_0;  alias, 1 drivers
v000001957c03fa50_0 .net "pc_plus_4_in", 31 0, v000001957c040630_0;  alias, 1 drivers
v000001957c03fd70_0 .net "predicted_target", 31 0, L_000001957beb3cd0;  1 drivers
v000001957c03e970_0 .net "rd", 4 0, L_000001957c0c0f20;  1 drivers
v000001957c03e8d0_0 .net "read_data1", 31 0, L_000001957c0c1060;  alias, 1 drivers
v000001957c03f7d0_0 .net "read_data2", 31 0, L_000001957c0c02a0;  alias, 1 drivers
v000001957c03e650_0 .net "reg_write", 0 0, v000001957c040ef0_0;  alias, 1 drivers
v000001957c03e6f0_0 .net "reg_write_out", 0 0, v000001957c039bf0_0;  alias, 1 drivers
v000001957c03e790_0 .net "rst", 0 0, v000001957c057390_0;  alias, 1 drivers
v000001957c03e830_0 .net "selected_immediate", 31 0, L_000001957c0c1880;  alias, 1 drivers
v000001957c03ea10_0 .net "stall_if_id", 0 0, v000001957c03cb20_0;  alias, 1 drivers
v000001957c03ef10_0 .net "stall_pc", 0 0, v000001957c03dc00_0;  alias, 1 drivers
v000001957c03eb50_0 .net "store_enable", 0 0, v000001957c039830_0;  alias, 1 drivers
v000001957c03f870_0 .net "write_data", 31 0, L_000001957c0be680;  alias, 1 drivers
v000001957c03e150_0 .net "write_reg_num", 4 0, v000001957c041670_0;  alias, 1 drivers
L_000001957c0c00c0 .part v000001957c03eab0_0, 0, 7;
L_000001957c0c0f20 .part v000001957c03eab0_0, 7, 5;
L_000001957c0c1100 .part v000001957c03eab0_0, 15, 5;
L_000001957c0bf9e0 .part v000001957c03eab0_0, 20, 5;
L_000001957c0c0480 .part v000001957c03eab0_0, 25, 7;
L_000001957c0bf760 .part v000001957c03eab0_0, 12, 3;
L_000001957c0c0840 .part v000001957c03eab0_0, 0, 7;
L_000001957c0c0520 .part v000001957c03eab0_0, 15, 5;
L_000001957c0c12e0 .part v000001957c03eab0_0, 20, 5;
L_000001957c0c0980 .part v000001957c03eab0_0, 31, 1;
LS_000001957c0c05c0_0_0 .concat [ 1 1 1 1], L_000001957c0c0980, L_000001957c0c0980, L_000001957c0c0980, L_000001957c0c0980;
LS_000001957c0c05c0_0_4 .concat [ 1 1 1 1], L_000001957c0c0980, L_000001957c0c0980, L_000001957c0c0980, L_000001957c0c0980;
LS_000001957c0c05c0_0_8 .concat [ 1 1 1 1], L_000001957c0c0980, L_000001957c0c0980, L_000001957c0c0980, L_000001957c0c0980;
LS_000001957c0c05c0_0_12 .concat [ 1 1 1 1], L_000001957c0c0980, L_000001957c0c0980, L_000001957c0c0980, L_000001957c0c0980;
LS_000001957c0c05c0_0_16 .concat [ 1 1 1 1], L_000001957c0c0980, L_000001957c0c0980, L_000001957c0c0980, L_000001957c0c0980;
LS_000001957c0c05c0_1_0 .concat [ 4 4 4 4], LS_000001957c0c05c0_0_0, LS_000001957c0c05c0_0_4, LS_000001957c0c05c0_0_8, LS_000001957c0c05c0_0_12;
LS_000001957c0c05c0_1_4 .concat [ 4 0 0 0], LS_000001957c0c05c0_0_16;
L_000001957c0c05c0 .concat [ 16 4 0 0], LS_000001957c0c05c0_1_0, LS_000001957c0c05c0_1_4;
L_000001957c0bf1c0 .part v000001957c03eab0_0, 20, 12;
L_000001957c0c0660 .concat [ 12 20 0 0], L_000001957c0bf1c0, L_000001957c0c05c0;
L_000001957c0c1560 .part v000001957c03eab0_0, 31, 1;
LS_000001957c0c07a0_0_0 .concat [ 1 1 1 1], L_000001957c0c1560, L_000001957c0c1560, L_000001957c0c1560, L_000001957c0c1560;
LS_000001957c0c07a0_0_4 .concat [ 1 1 1 1], L_000001957c0c1560, L_000001957c0c1560, L_000001957c0c1560, L_000001957c0c1560;
LS_000001957c0c07a0_0_8 .concat [ 1 1 1 1], L_000001957c0c1560, L_000001957c0c1560, L_000001957c0c1560, L_000001957c0c1560;
LS_000001957c0c07a0_0_12 .concat [ 1 1 1 1], L_000001957c0c1560, L_000001957c0c1560, L_000001957c0c1560, L_000001957c0c1560;
LS_000001957c0c07a0_0_16 .concat [ 1 1 1 0], L_000001957c0c1560, L_000001957c0c1560, L_000001957c0c1560;
LS_000001957c0c07a0_1_0 .concat [ 4 4 4 4], LS_000001957c0c07a0_0_0, LS_000001957c0c07a0_0_4, LS_000001957c0c07a0_0_8, LS_000001957c0c07a0_0_12;
LS_000001957c0c07a0_1_4 .concat [ 3 0 0 0], LS_000001957c0c07a0_0_16;
L_000001957c0c07a0 .concat [ 16 3 0 0], LS_000001957c0c07a0_1_0, LS_000001957c0c07a0_1_4;
L_000001957c0bfbc0 .part v000001957c03eab0_0, 31, 1;
L_000001957c0c08e0 .part v000001957c03eab0_0, 7, 1;
L_000001957c0c1420 .part v000001957c03eab0_0, 25, 6;
L_000001957c0bf800 .part v000001957c03eab0_0, 8, 4;
LS_000001957c0c0a20_0_0 .concat [ 1 4 6 1], L_000001957c072720, L_000001957c0bf800, L_000001957c0c1420, L_000001957c0c08e0;
LS_000001957c0c0a20_0_4 .concat [ 1 19 0 0], L_000001957c0bfbc0, L_000001957c0c07a0;
L_000001957c0c0a20 .concat [ 12 20 0 0], LS_000001957c0c0a20_0_0, LS_000001957c0c0a20_0_4;
L_000001957c0c0ac0 .part v000001957c03eab0_0, 12, 20;
L_000001957c0bf080 .concat [ 12 20 0 0], L_000001957c072768, L_000001957c0c0ac0;
L_000001957c0c0b60 .part v000001957c03eab0_0, 31, 1;
LS_000001957c0c0c00_0_0 .concat [ 1 1 1 1], L_000001957c0c0b60, L_000001957c0c0b60, L_000001957c0c0b60, L_000001957c0c0b60;
LS_000001957c0c0c00_0_4 .concat [ 1 1 1 1], L_000001957c0c0b60, L_000001957c0c0b60, L_000001957c0c0b60, L_000001957c0c0b60;
LS_000001957c0c0c00_0_8 .concat [ 1 1 1 0], L_000001957c0c0b60, L_000001957c0c0b60, L_000001957c0c0b60;
L_000001957c0c0c00 .concat [ 4 4 3 0], LS_000001957c0c0c00_0_0, LS_000001957c0c0c00_0_4, LS_000001957c0c0c00_0_8;
L_000001957c0c1600 .part v000001957c03eab0_0, 31, 1;
L_000001957c0c0ca0 .part v000001957c03eab0_0, 12, 8;
L_000001957c0c16a0 .part v000001957c03eab0_0, 20, 1;
L_000001957c0c1740 .part v000001957c03eab0_0, 21, 10;
LS_000001957c0c17e0_0_0 .concat [ 1 10 1 8], L_000001957c0727b0, L_000001957c0c1740, L_000001957c0c16a0, L_000001957c0c0ca0;
LS_000001957c0c17e0_0_4 .concat [ 1 11 0 0], L_000001957c0c1600, L_000001957c0c0c00;
L_000001957c0c17e0 .concat [ 20 12 0 0], LS_000001957c0c17e0_0_0, LS_000001957c0c17e0_0_4;
L_000001957c0bf120 .part v000001957c03eab0_0, 31, 1;
LS_000001957c0bf580_0_0 .concat [ 1 1 1 1], L_000001957c0bf120, L_000001957c0bf120, L_000001957c0bf120, L_000001957c0bf120;
LS_000001957c0bf580_0_4 .concat [ 1 1 1 1], L_000001957c0bf120, L_000001957c0bf120, L_000001957c0bf120, L_000001957c0bf120;
LS_000001957c0bf580_0_8 .concat [ 1 1 1 1], L_000001957c0bf120, L_000001957c0bf120, L_000001957c0bf120, L_000001957c0bf120;
LS_000001957c0bf580_0_12 .concat [ 1 1 1 1], L_000001957c0bf120, L_000001957c0bf120, L_000001957c0bf120, L_000001957c0bf120;
LS_000001957c0bf580_0_16 .concat [ 1 1 1 1], L_000001957c0bf120, L_000001957c0bf120, L_000001957c0bf120, L_000001957c0bf120;
LS_000001957c0bf580_1_0 .concat [ 4 4 4 4], LS_000001957c0bf580_0_0, LS_000001957c0bf580_0_4, LS_000001957c0bf580_0_8, LS_000001957c0bf580_0_12;
LS_000001957c0bf580_1_4 .concat [ 4 0 0 0], LS_000001957c0bf580_0_16;
L_000001957c0bf580 .concat [ 16 4 0 0], LS_000001957c0bf580_1_0, LS_000001957c0bf580_1_4;
L_000001957c0bf300 .part v000001957c03eab0_0, 25, 7;
L_000001957c0bf3a0 .part v000001957c03eab0_0, 7, 5;
L_000001957c0bf620 .concat [ 5 7 20 0], L_000001957c0bf3a0, L_000001957c0bf300, L_000001957c0bf580;
L_000001957c0bf8a0 .cmp/eq 7, L_000001957c0c00c0, L_000001957c0727f8;
L_000001957c0bf940 .cmp/eq 7, L_000001957c0c00c0, L_000001957c072840;
L_000001957c0bfa80 .cmp/eq 7, L_000001957c0c00c0, L_000001957c072888;
L_000001957c0c1e20 .cmp/eq 7, L_000001957c0c00c0, L_000001957c0728d0;
L_000001957c0c1b00 .cmp/eq 7, L_000001957c0c00c0, L_000001957c072918;
L_000001957c0c1ce0 .cmp/eq 7, L_000001957c0c00c0, L_000001957c072960;
L_000001957c0c19c0 .cmp/eq 7, L_000001957c0c00c0, L_000001957c0729a8;
L_000001957c0c1ba0 .functor MUXZ 32, L_000001957c0729f0, L_000001957c0c0660, L_000001957c0c19c0, C4<>;
L_000001957c0c1a60 .functor MUXZ 32, L_000001957c0c1ba0, L_000001957c0c17e0, L_000001957c0c1ce0, C4<>;
L_000001957c0c1c40 .functor MUXZ 32, L_000001957c0c1a60, L_000001957c0bf080, L_000001957c0c1b00, C4<>;
L_000001957c0c1ec0 .functor MUXZ 32, L_000001957c0c1c40, L_000001957c0c0a20, L_000001957c0c1e20, C4<>;
L_000001957c0c1d80 .functor MUXZ 32, L_000001957c0c1ec0, L_000001957c0bf620, L_000001957c0bfa80, C4<>;
L_000001957c0c1f60 .functor MUXZ 32, L_000001957c0c1d80, L_000001957c0c0660, L_000001957c0bf940, C4<>;
L_000001957c0c1880 .functor MUXZ 32, L_000001957c0c1f60, L_000001957c0c0660, L_000001957c0bf8a0, C4<>;
S_000001957bdee900 .scope module, "cu" "control_unit" 11 86, 12 2 0, S_000001957be1b790;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "funct7";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /OUTPUT 6 "alu_control";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "bneq_control";
    .port_info 8 /OUTPUT 1 "beq_control";
    .port_info 9 /OUTPUT 1 "bgeq_control";
    .port_info 10 /OUTPUT 1 "blt_control";
    .port_info 11 /OUTPUT 1 "jump";
    .port_info 12 /OUTPUT 1 "store_enable";
    .port_info 13 /OUTPUT 1 "lui_control";
    .port_info 14 /OUTPUT 1 "is_unsigned";
    .port_info 15 /OUTPUT 1 "jalr";
    .port_info 16 /OUTPUT 2 "mem_size";
v000001957c039150_0 .var "alu_control", 5 0;
v000001957c039290_0 .var "alu_src", 0 0;
v000001957c0395b0_0 .var "beq_control", 0 0;
v000001957c038cf0_0 .var "bgeq_control", 0 0;
v000001957c038a70_0 .var "blt_control", 0 0;
v000001957c039dd0_0 .var "bneq_control", 0 0;
v000001957c038b10_0 .net "funct3", 2 0, L_000001957c0bf760;  1 drivers
v000001957c038ed0_0 .net "funct7", 6 0, L_000001957c0c0480;  1 drivers
v000001957c0393d0_0 .var "is_unsigned", 0 0;
v000001957c039650_0 .var "jalr", 0 0;
v000001957c0387f0_0 .var "jump", 0 0;
v000001957c038e30_0 .var "lui_control", 0 0;
v000001957c038c50_0 .var "mem_size", 1 0;
v000001957c038d90_0 .var "mem_to_reg", 0 0;
v000001957c038bb0_0 .net "opcode", 6 0, L_000001957c0c0840;  1 drivers
v000001957c039bf0_0 .var "reg_write", 0 0;
v000001957c039830_0 .var "store_enable", 0 0;
E_000001957bf6f210 .event anyedge, v000001957c038bb0_0, v000001957c038b10_0, v000001957c038ed0_0;
S_000001957be505d0 .scope module, "hdu" "hazard_detection_unit" 11 113, 13 63 0, S_000001957be1b790;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_rs1";
    .port_info 1 /INPUT 5 "id_rs2";
    .port_info 2 /INPUT 5 "id_ex_rd";
    .port_info 3 /INPUT 1 "id_ex_mem_read";
    .port_info 4 /INPUT 1 "branch_resolved";
    .port_info 5 /INPUT 1 "branch_taken_actual";
    .port_info 6 /INPUT 32 "branch_target_actual";
    .port_info 7 /INPUT 32 "pc_plus_4";
    .port_info 8 /OUTPUT 1 "stall_pc";
    .port_info 9 /OUTPUT 1 "stall_if_id";
    .port_info 10 /OUTPUT 1 "if_id_flush";
    .port_info 11 /OUTPUT 1 "id_ex_flush";
L_000001957beb2ca0 .functor AND 1, o000001957bfe3f78, v000001957c030b90_0, C4<1>, C4<1>;
v000001957c038f70_0 .net "branch_resolved", 0 0, o000001957bfe3f78;  alias, 0 drivers
v000001957c0398d0_0 .net "branch_taken_actual", 0 0, v000001957c030b90_0;  alias, 1 drivers
v000001957c039010_0 .net "branch_target_actual", 31 0, v000001957c031270_0;  alias, 1 drivers
v000001957c039470_0 .var "id_ex_flush", 0 0;
v000001957c0396f0_0 .net "id_ex_mem_read", 0 0, v000001957c037530_0;  alias, 1 drivers
v000001957c0390b0_0 .net "id_ex_rd", 4 0, v000001957c037c10_0;  alias, 1 drivers
v000001957c039790_0 .net "id_rs1", 4 0, L_000001957c0c0520;  1 drivers
v000001957c039970_0 .net "id_rs2", 4 0, L_000001957c0c12e0;  1 drivers
v000001957c038890_0 .var "if_id_flush", 0 0;
v000001957c038930_0 .net "misprediction", 0 0, L_000001957beb2ca0;  1 drivers
v000001957c03ca80_0 .net "pc_plus_4", 31 0, v000001957c040630_0;  alias, 1 drivers
v000001957c03cb20_0 .var "stall_if_id", 0 0;
v000001957c03dc00_0 .var "stall_pc", 0 0;
E_000001957bf6f4d0/0 .event anyedge, v000001957c0338c0_0, v000001957c036630_0, v000001957c039790_0, v000001957c039970_0;
E_000001957bf6f4d0/1 .event anyedge, v000001957c038930_0;
E_000001957bf6f4d0 .event/or E_000001957bf6f4d0/0, E_000001957bf6f4d0/1;
S_000001957be50760 .scope module, "rfu" "register_file" 11 69, 14 2 0, S_000001957be1b790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_reg_num1";
    .port_info 3 /INPUT 5 "read_reg_num2";
    .port_info 4 /INPUT 5 "write_reg_num1";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
    .port_info 11 /OUTPUT 32 "debug_r9";
    .port_info 12 /OUTPUT 32 "debug_r10";
L_000001957c072498 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001957c03cbc0_0 .net/2u *"_ivl_0", 4 0, L_000001957c072498;  1 drivers
L_000001957c072528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001957c03d7a0_0 .net *"_ivl_11", 1 0, L_000001957c072528;  1 drivers
L_000001957c072570 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001957c03ce40_0 .net/2u *"_ivl_14", 4 0, L_000001957c072570;  1 drivers
v000001957c03c8a0_0 .net *"_ivl_16", 0 0, L_000001957c0c0200;  1 drivers
L_000001957c0725b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001957c03d2a0_0 .net/2u *"_ivl_18", 31 0, L_000001957c0725b8;  1 drivers
v000001957c03d020_0 .net *"_ivl_2", 0 0, L_000001957c0c0160;  1 drivers
v000001957c03db60_0 .net *"_ivl_20", 31 0, L_000001957c0c11a0;  1 drivers
v000001957c03d340_0 .net *"_ivl_22", 6 0, L_000001957c0c0340;  1 drivers
L_000001957c072600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001957c03d160_0 .net *"_ivl_25", 1 0, L_000001957c072600;  1 drivers
L_000001957c0724e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001957c03d3e0_0 .net/2u *"_ivl_4", 31 0, L_000001957c0724e0;  1 drivers
v000001957c03d480_0 .net *"_ivl_6", 31 0, L_000001957c0bf6c0;  1 drivers
v000001957c03d0c0_0 .net *"_ivl_8", 6 0, L_000001957c0c0d40;  1 drivers
v000001957c03d520_0 .net "clk", 0 0, v000001957c0592d0_0;  alias, 1 drivers
v000001957c03d840_0 .net "debug_r1", 31 0, v000001957c03cee0_1;  alias, 1 drivers
v000001957c03dde0_0 .net "debug_r10", 31 0, v000001957c03cee0_10;  alias, 1 drivers
v000001957c03dca0_0 .net "debug_r2", 31 0, v000001957c03cee0_2;  alias, 1 drivers
v000001957c03d8e0_0 .net "debug_r9", 31 0, v000001957c03cee0_9;  alias, 1 drivers
v000001957c03d5c0_0 .var/i "i", 31 0;
v000001957c03d660_0 .net "read_data1", 31 0, L_000001957c0c1060;  alias, 1 drivers
v000001957c03d200_0 .net "read_data2", 31 0, L_000001957c0c02a0;  alias, 1 drivers
v000001957c03cc60_0 .net "read_reg_num1", 4 0, L_000001957c0c1100;  1 drivers
v000001957c03cd00_0 .net "read_reg_num2", 4 0, L_000001957c0bf9e0;  1 drivers
v000001957c03cee0 .array "reg_mem", 0 31, 31 0;
v000001957c03d980_0 .net "reg_write", 0 0, v000001957c040ef0_0;  alias, 1 drivers
v000001957c03d700_0 .net "rst", 0 0, v000001957c057390_0;  alias, 1 drivers
v000001957c03cda0_0 .net "write_data", 31 0, L_000001957c0be680;  alias, 1 drivers
v000001957c03da20_0 .net "write_reg_num1", 4 0, v000001957c041670_0;  alias, 1 drivers
L_000001957c0c0160 .cmp/eq 5, L_000001957c0c1100, L_000001957c072498;
L_000001957c0bf6c0 .array/port v000001957c03cee0, L_000001957c0c0d40;
L_000001957c0c0d40 .concat [ 5 2 0 0], L_000001957c0c1100, L_000001957c072528;
L_000001957c0c1060 .functor MUXZ 32, L_000001957c0bf6c0, L_000001957c0724e0, L_000001957c0c0160, C4<>;
L_000001957c0c0200 .cmp/eq 5, L_000001957c0bf9e0, L_000001957c072570;
L_000001957c0c11a0 .array/port v000001957c03cee0, L_000001957c0c0340;
L_000001957c0c0340 .concat [ 5 2 0 0], L_000001957c0bf9e0, L_000001957c072600;
L_000001957c0c02a0 .functor MUXZ 32, L_000001957c0c11a0, L_000001957c0725b8, L_000001957c0c0200, C4<>;
S_000001957be57130 .scope module, "IF_ID_reg" "if_id_register" 6 227, 15 2 0, S_000001957bdb44f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 32 "instruction_in";
    .port_info 6 /INPUT 32 "pc_plus_4_in";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "instruction_out";
    .port_info 9 /OUTPUT 32 "pc_plus_4_out";
v000001957c03f230_0 .net "clk", 0 0, v000001957c0592d0_0;  alias, 1 drivers
v000001957c03df70_0 .net "flush", 0 0, v000001957c038890_0;  alias, 1 drivers
v000001957c03fc30_0 .net "instruction_in", 31 0, L_000001957c0c0020;  alias, 1 drivers
v000001957c03eab0_0 .var "instruction_out", 31 0;
v000001957c0404f0_0 .net "pc_in", 31 0, L_000001957bf9f0d0;  alias, 1 drivers
v000001957c03ebf0_0 .var "pc_out", 31 0;
v000001957c03fff0_0 .net "pc_plus_4_in", 31 0, L_000001957bf9ef10;  alias, 1 drivers
v000001957c040630_0 .var "pc_plus_4_out", 31 0;
v000001957c03f910_0 .net "rst", 0 0, v000001957c057390_0;  alias, 1 drivers
v000001957c03ec90_0 .net "stall", 0 0, v000001957c03cb20_0;  alias, 1 drivers
S_000001957be0bb20 .scope module, "IF_stage" "instruction_fetch" 6 213, 16 1 0, S_000001957bdb44f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall_pc";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 1 "jump_taken";
    .port_info 5 /INPUT 1 "jalr_taken";
    .port_info 6 /INPUT 32 "branch_target";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "instruction_out";
    .port_info 9 /OUTPUT 32 "pc_plus_4_out";
L_000001957c072408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001957bf9f1b0 .functor OR 1, L_000001957bf9e5e0, L_000001957c072408, C4<0>, C4<0>;
L_000001957c072450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001957bf9f220 .functor OR 1, L_000001957bf9f1b0, L_000001957c072450, C4<0>, C4<0>;
L_000001957bf9f0d0 .functor BUFZ 32, v000001957c041530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001957bf9ef10 .functor BUFZ 32, L_000001957c0bfb20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001957c072210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001957c040130_0 .net/2u *"_ivl_0", 31 0, L_000001957c072210;  1 drivers
v000001957c0401d0_0 .net *"_ivl_5", 0 0, L_000001957bf9f1b0;  1 drivers
v000001957c040270_0 .net *"_ivl_7", 0 0, L_000001957bf9f220;  1 drivers
v000001957c03e330_0 .net "branch_taken", 0 0, L_000001957bf9e5e0;  alias, 1 drivers
v000001957c040310_0 .net "branch_target", 31 0, v000001957c031270_0;  alias, 1 drivers
v000001957c0403b0_0 .net "clk", 0 0, v000001957c0592d0_0;  alias, 1 drivers
v000001957c040450_0 .net "instruction_out", 31 0, L_000001957c0c0020;  alias, 1 drivers
v000001957c03e010_0 .net "jalr_taken", 0 0, L_000001957c072450;  1 drivers
v000001957c041210_0 .net "jump_taken", 0 0, L_000001957c072408;  1 drivers
v000001957c040d10_0 .net "next_pc", 31 0, L_000001957c0bfda0;  1 drivers
v000001957c041530_0 .var "pc", 31 0;
v000001957c040bd0_0 .net "pc_out", 31 0, L_000001957bf9f0d0;  alias, 1 drivers
v000001957c041cb0_0 .net "pc_plus_4", 31 0, L_000001957c0bfb20;  1 drivers
v000001957c0408b0_0 .net "pc_plus_4_out", 31 0, L_000001957bf9ef10;  alias, 1 drivers
v000001957c040e50_0 .net "rst", 0 0, v000001957c057390_0;  alias, 1 drivers
v000001957c041a30_0 .net "stall_pc", 0 0, v000001957c03dc00_0;  alias, 1 drivers
L_000001957c0bfb20 .arith/sum 32, v000001957c041530_0, L_000001957c072210;
L_000001957c0bfda0 .functor MUXZ 32, L_000001957c0bfb20, v000001957c031270_0, L_000001957bf9f220, C4<>;
S_000001957c042bf0 .scope module, "imem" "instruction_memory" 16 50, 17 1 0, S_000001957be0bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "instruction_code";
v000001957c0406d0_0 .net *"_ivl_0", 7 0, L_000001957c0bf4e0;  1 drivers
v000001957c03efb0_0 .net *"_ivl_10", 7 0, L_000001957c0bf260;  1 drivers
v000001957c03f050_0 .net *"_ivl_12", 32 0, L_000001957c0bff80;  1 drivers
L_000001957c0722e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001957c03f0f0_0 .net *"_ivl_15", 0 0, L_000001957c0722e8;  1 drivers
L_000001957c072330 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001957c040090_0 .net/2u *"_ivl_16", 32 0, L_000001957c072330;  1 drivers
v000001957c03fe10_0 .net *"_ivl_18", 32 0, L_000001957c0c0de0;  1 drivers
v000001957c03f690_0 .net *"_ivl_2", 32 0, L_000001957c0bfe40;  1 drivers
v000001957c03f190_0 .net *"_ivl_20", 7 0, L_000001957c0c0700;  1 drivers
v000001957c03e0b0_0 .net *"_ivl_22", 32 0, L_000001957c0bf440;  1 drivers
L_000001957c072378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001957c03f2d0_0 .net *"_ivl_25", 0 0, L_000001957c072378;  1 drivers
L_000001957c0723c0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001957c03e1f0_0 .net/2u *"_ivl_26", 32 0, L_000001957c0723c0;  1 drivers
v000001957c03f9b0_0 .net *"_ivl_28", 32 0, L_000001957c0c14c0;  1 drivers
v000001957c03f370_0 .net *"_ivl_30", 7 0, L_000001957c0c0e80;  1 drivers
L_000001957c072258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001957c03e290_0 .net *"_ivl_5", 0 0, L_000001957c072258;  1 drivers
L_000001957c0722a0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001957c03f410_0 .net/2u *"_ivl_6", 32 0, L_000001957c0722a0;  1 drivers
v000001957c03f4b0_0 .net *"_ivl_8", 32 0, L_000001957c0bfee0;  1 drivers
v000001957c03feb0_0 .net "clk", 0 0, v000001957c0592d0_0;  alias, 1 drivers
v000001957c03f550_0 .var/i "i", 31 0;
v000001957c03f730_0 .net "instruction_code", 31 0, L_000001957c0c0020;  alias, 1 drivers
v000001957c03faf0 .array "memory", 0 255, 7 0;
v000001957c03ff50_0 .net "pc", 31 0, v000001957c041530_0;  1 drivers
v000001957c03e3d0_0 .net "reset", 0 0, v000001957c057390_0;  alias, 1 drivers
L_000001957c0bf4e0 .array/port v000001957c03faf0, L_000001957c0bfee0;
L_000001957c0bfe40 .concat [ 32 1 0 0], v000001957c041530_0, L_000001957c072258;
L_000001957c0bfee0 .arith/sum 33, L_000001957c0bfe40, L_000001957c0722a0;
L_000001957c0bf260 .array/port v000001957c03faf0, L_000001957c0c0de0;
L_000001957c0bff80 .concat [ 32 1 0 0], v000001957c041530_0, L_000001957c0722e8;
L_000001957c0c0de0 .arith/sum 33, L_000001957c0bff80, L_000001957c072330;
L_000001957c0c0700 .array/port v000001957c03faf0, L_000001957c0c14c0;
L_000001957c0bf440 .concat [ 32 1 0 0], v000001957c041530_0, L_000001957c072378;
L_000001957c0c14c0 .arith/sum 33, L_000001957c0bf440, L_000001957c0723c0;
L_000001957c0c0e80 .array/port v000001957c03faf0, v000001957c041530_0;
L_000001957c0c0020 .concat [ 8 8 8 8], L_000001957c0c0e80, L_000001957c0c0700, L_000001957c0bf260, L_000001957c0bf4e0;
S_000001957c042100 .scope module, "MEM_WB_reg" "mem_wb_register" 6 504, 18 2 0, S_000001957bdb44f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 1 "mem_to_reg_in";
    .port_info 4 /INPUT 1 "lui_control_in";
    .port_info 5 /INPUT 1 "jump_in";
    .port_info 6 /INPUT 1 "jalr_in";
    .port_info 7 /INPUT 32 "alu_result_in";
    .port_info 8 /INPUT 32 "mem_data_in";
    .port_info 9 /INPUT 32 "pc_plus_4_in";
    .port_info 10 /INPUT 32 "lui_imm_in";
    .port_info 11 /INPUT 5 "rd_in";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "mem_to_reg_out";
    .port_info 14 /OUTPUT 1 "lui_control_out";
    .port_info 15 /OUTPUT 1 "jump_out";
    .port_info 16 /OUTPUT 1 "jalr_out";
    .port_info 17 /OUTPUT 32 "alu_result_out";
    .port_info 18 /OUTPUT 32 "mem_data_out";
    .port_info 19 /OUTPUT 32 "pc_plus_4_out";
    .port_info 20 /OUTPUT 32 "lui_imm_out";
    .port_info 21 /OUTPUT 5 "rd_out";
v000001957c041490_0 .net "alu_result_in", 31 0, L_000001957c0dc7a0;  alias, 1 drivers
v000001957c040b30_0 .var "alu_result_out", 31 0;
v000001957c0415d0_0 .net "clk", 0 0, v000001957c0592d0_0;  alias, 1 drivers
v000001957c041df0_0 .net "jalr_in", 0 0, L_000001957c0dd680;  alias, 1 drivers
v000001957c040770_0 .var "jalr_out", 0 0;
v000001957c041170_0 .net "jump_in", 0 0, L_000001957c0dc5e0;  alias, 1 drivers
v000001957c040c70_0 .var "jump_out", 0 0;
v000001957c0413f0_0 .net "lui_control_in", 0 0, L_000001957c0dd4c0;  alias, 1 drivers
v000001957c040db0_0 .var "lui_control_out", 0 0;
v000001957c041d50_0 .net "lui_imm_in", 31 0, L_000001957c0dc490;  alias, 1 drivers
v000001957c0418f0_0 .var "lui_imm_out", 31 0;
v000001957c041990_0 .net "mem_data_in", 31 0, L_000001957c0bcd80;  alias, 1 drivers
v000001957c040810_0 .var "mem_data_out", 31 0;
v000001957c041ad0_0 .net "mem_to_reg_in", 0 0, L_000001957c0dc2d0;  alias, 1 drivers
v000001957c0409f0_0 .var "mem_to_reg_out", 0 0;
v000001957c040950_0 .net "pc_plus_4_in", 31 0, L_000001957c0dbe70;  alias, 1 drivers
v000001957c0412b0_0 .var "pc_plus_4_out", 31 0;
v000001957c040a90_0 .net "rd_in", 4 0, L_000001957c0dc810;  alias, 1 drivers
v000001957c041670_0 .var "rd_out", 4 0;
v000001957c041710_0 .net "reg_write_in", 0 0, L_000001957c0dd3e0;  alias, 1 drivers
v000001957c040ef0_0 .var "reg_write_out", 0 0;
v000001957c0417b0_0 .net "rst", 0 0, v000001957c057390_0;  alias, 1 drivers
S_000001957c042a60 .scope module, "MEM_stage" "mem_stage" 6 460, 19 1 0, S_000001957bdb44f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 1 "mem_to_reg_in";
    .port_info 4 /INPUT 1 "store_enable_in";
    .port_info 5 /INPUT 1 "lui_control_in";
    .port_info 6 /INPUT 1 "jump_in";
    .port_info 7 /INPUT 1 "jalr_in";
    .port_info 8 /INPUT 1 "is_unsigned_in";
    .port_info 9 /INPUT 2 "mem_size_in";
    .port_info 10 /INPUT 32 "alu_result_in";
    .port_info 11 /INPUT 32 "write_data_in";
    .port_info 12 /INPUT 32 "pc_plus_4_in";
    .port_info 13 /INPUT 32 "lui_imm_in";
    .port_info 14 /INPUT 5 "rd_in";
    .port_info 15 /INPUT 1 "branch_taken_in";
    .port_info 16 /INPUT 32 "branch_target_in";
    .port_info 17 /OUTPUT 1 "reg_write_out";
    .port_info 18 /OUTPUT 1 "mem_to_reg_out";
    .port_info 19 /OUTPUT 1 "lui_control_out";
    .port_info 20 /OUTPUT 1 "jump_out";
    .port_info 21 /OUTPUT 1 "jalr_out";
    .port_info 22 /OUTPUT 32 "alu_result_out";
    .port_info 23 /OUTPUT 32 "mem_data_out";
    .port_info 24 /OUTPUT 32 "pc_plus_4_out";
    .port_info 25 /OUTPUT 32 "lui_imm_out";
    .port_info 26 /OUTPUT 5 "rd_out";
    .port_info 27 /OUTPUT 1 "branch_taken_out";
    .port_info 28 /OUTPUT 32 "branch_target_out";
    .port_info 29 /OUTPUT 32 "debug_mem_addr_16";
L_000001957c0dd3e0 .functor BUFZ 1, v000001957c033aa0_0, C4<0>, C4<0>, C4<0>;
L_000001957c0dc2d0 .functor BUFZ 1, v000001957c0336e0_0, C4<0>, C4<0>, C4<0>;
L_000001957c0dd4c0 .functor BUFZ 1, v000001957c032d80_0, C4<0>, C4<0>, C4<0>;
L_000001957c0dc5e0 .functor BUFZ 1, v000001957c033140_0, C4<0>, C4<0>, C4<0>;
L_000001957c0dd680 .functor BUFZ 1, v000001957c0324c0_0, C4<0>, C4<0>, C4<0>;
L_000001957c0dc7a0 .functor BUFZ 32, v000001957c031130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001957c0dbe70 .functor BUFZ 32, v000001957c032ba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001957c0dc490 .functor BUFZ 32, v000001957c0335a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001957c0dc810 .functor BUFZ 5, v000001957c032560_0, C4<00000>, C4<00000>, C4<00000>;
L_000001957c0dd1b0 .functor BUFZ 1, v000001957c030b90_0, C4<0>, C4<0>, C4<0>;
L_000001957c0dcb90 .functor BUFZ 32, v000001957c031270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001957c04f250_0 .net "alu_result_in", 31 0, v000001957c031130_0;  alias, 1 drivers
v000001957c04e850_0 .net "alu_result_out", 31 0, L_000001957c0dc7a0;  alias, 1 drivers
v000001957c04f4d0_0 .net "branch_taken_in", 0 0, v000001957c030b90_0;  alias, 1 drivers
v000001957c04f570_0 .net "branch_taken_out", 0 0, L_000001957c0dd1b0;  alias, 1 drivers
v000001957c04fbb0_0 .net "branch_target_in", 31 0, v000001957c031270_0;  alias, 1 drivers
v000001957c04fc50_0 .net "branch_target_out", 31 0, L_000001957c0dcb90;  alias, 1 drivers
v000001957c04fd90_0 .net "clk", 0 0, v000001957c0592d0_0;  alias, 1 drivers
v000001957c04fe30_0 .net "debug_mem_addr_16", 31 0, L_000001957c0be540;  alias, 1 drivers
v000001957c04ead0_0 .net "is_unsigned_in", 0 0, v000001957c033460_0;  alias, 1 drivers
v000001957c04eb70_0 .net "jalr_in", 0 0, v000001957c0324c0_0;  alias, 1 drivers
v000001957c052c50_0 .net "jalr_out", 0 0, L_000001957c0dd680;  alias, 1 drivers
v000001957c053dd0_0 .net "jump_in", 0 0, v000001957c033140_0;  alias, 1 drivers
v000001957c0530b0_0 .net "jump_out", 0 0, L_000001957c0dc5e0;  alias, 1 drivers
v000001957c0521b0_0 .net "lui_control_in", 0 0, v000001957c032d80_0;  alias, 1 drivers
v000001957c053010_0 .net "lui_control_out", 0 0, L_000001957c0dd4c0;  alias, 1 drivers
v000001957c052bb0_0 .net "lui_imm_in", 31 0, v000001957c0335a0_0;  alias, 1 drivers
v000001957c053f10_0 .net "lui_imm_out", 31 0, L_000001957c0dc490;  alias, 1 drivers
v000001957c053970_0 .net "mem_data_out", 31 0, L_000001957c0bcd80;  alias, 1 drivers
v000001957c054410_0 .net "mem_size_in", 1 0, v000001957c032240_0;  alias, 1 drivers
v000001957c0545f0_0 .net "mem_to_reg_in", 0 0, v000001957c0336e0_0;  alias, 1 drivers
v000001957c052a70_0 .net "mem_to_reg_out", 0 0, L_000001957c0dc2d0;  alias, 1 drivers
v000001957c052ed0_0 .net "pc_plus_4_in", 31 0, v000001957c032ba0_0;  alias, 1 drivers
v000001957c054690_0 .net "pc_plus_4_out", 31 0, L_000001957c0dbe70;  alias, 1 drivers
v000001957c053e70_0 .net "rd_in", 4 0, v000001957c032560_0;  alias, 1 drivers
v000001957c052e30_0 .net "rd_out", 4 0, L_000001957c0dc810;  alias, 1 drivers
v000001957c053b50_0 .net "reg_write_in", 0 0, v000001957c033aa0_0;  alias, 1 drivers
v000001957c053150_0 .net "reg_write_out", 0 0, L_000001957c0dd3e0;  alias, 1 drivers
v000001957c052d90_0 .net "rst", 0 0, v000001957c057390_0;  alias, 1 drivers
v000001957c053fb0_0 .net "store_enable_in", 0 0, v000001957c0321a0_0;  alias, 1 drivers
v000001957c054050_0 .net "write_data_in", 31 0, v000001957c032ec0_0;  alias, 1 drivers
S_000001957c0428d0 .scope module, "dmu" "data_memory" 19 49, 20 1 0, S_000001957c042a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "read_addr";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "is_unsigned";
    .port_info 6 /INPUT 32 "write_addr";
    .port_info 7 /INPUT 2 "mem_size";
    .port_info 8 /OUTPUT 32 "read_data";
    .port_info 9 /OUTPUT 32 "debug_mem_addr_16";
L_000001957c072eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001957c0dcab0 .functor XNOR 1, L_000001957c0bb0c0, L_000001957c072eb8, C4<0>, C4<0>;
L_000001957c0dc110 .functor AND 1, L_000001957c0bb020, L_000001957c0dcab0, C4<1>, C4<1>;
L_000001957c0dcb20 .functor AND 1, L_000001957c0beb80, L_000001957c0bdfa0, C4<1>, C4<1>;
L_000001957c072d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001957c041b70_0 .net/2u *"_ivl_0", 1 0, L_000001957c072d08;  1 drivers
v000001957c040f90_0 .net *"_ivl_10", 11 0, L_000001957c0bc7e0;  1 drivers
v000001957c041850_0 .net *"_ivl_100", 11 0, L_000001957c0ba260;  1 drivers
L_000001957c0730f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001957c041c10_0 .net *"_ivl_103", 1 0, L_000001957c0730f8;  1 drivers
v000001957c041030_0 .net *"_ivl_104", 31 0, L_000001957c0ba3a0;  1 drivers
v000001957c0410d0_0 .net *"_ivl_106", 31 0, L_000001957c0bdaa0;  1 drivers
L_000001957c073140 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001957c041350_0 .net/2u *"_ivl_108", 1 0, L_000001957c073140;  1 drivers
v000001957c04c370_0 .net *"_ivl_110", 0 0, L_000001957c0beb80;  1 drivers
v000001957c04e5d0_0 .net *"_ivl_113", 1 0, L_000001957c0bd960;  1 drivers
L_000001957c073188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001957c04c4b0_0 .net/2u *"_ivl_114", 1 0, L_000001957c073188;  1 drivers
v000001957c04dc70_0 .net *"_ivl_116", 0 0, L_000001957c0bdfa0;  1 drivers
v000001957c04db30_0 .net *"_ivl_119", 0 0, L_000001957c0dcb20;  1 drivers
v000001957c04dd10_0 .net *"_ivl_120", 7 0, L_000001957c0bd460;  1 drivers
v000001957c04cd70_0 .net *"_ivl_123", 9 0, L_000001957c0bdbe0;  1 drivers
v000001957c04d8b0_0 .net *"_ivl_124", 32 0, L_000001957c0bda00;  1 drivers
L_000001957c0731d0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001957c04d950_0 .net *"_ivl_127", 22 0, L_000001957c0731d0;  1 drivers
L_000001957c073218 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001957c04da90_0 .net/2u *"_ivl_128", 32 0, L_000001957c073218;  1 drivers
L_000001957c072d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001957c04c910_0 .net *"_ivl_13", 1 0, L_000001957c072d98;  1 drivers
v000001957c04d810_0 .net *"_ivl_130", 32 0, L_000001957c0bea40;  1 drivers
v000001957c04c550_0 .net *"_ivl_132", 7 0, L_000001957c0bcce0;  1 drivers
v000001957c04c5f0_0 .net *"_ivl_135", 9 0, L_000001957c0be9a0;  1 drivers
v000001957c04ce10_0 .net *"_ivl_136", 32 0, L_000001957c0be360;  1 drivers
L_000001957c073260 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001957c04e350_0 .net *"_ivl_139", 22 0, L_000001957c073260;  1 drivers
v000001957c04cb90_0 .net *"_ivl_14", 31 0, L_000001957c0bab20;  1 drivers
L_000001957c0732a8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001957c04c0f0_0 .net/2u *"_ivl_140", 32 0, L_000001957c0732a8;  1 drivers
v000001957c04d130_0 .net *"_ivl_142", 32 0, L_000001957c0be0e0;  1 drivers
v000001957c04cc30_0 .net *"_ivl_144", 7 0, L_000001957c0bcec0;  1 drivers
v000001957c04bfb0_0 .net *"_ivl_147", 9 0, L_000001957c0be040;  1 drivers
v000001957c04ceb0_0 .net *"_ivl_148", 32 0, L_000001957c0bd1e0;  1 drivers
L_000001957c0732f0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001957c04d4f0_0 .net *"_ivl_151", 22 0, L_000001957c0732f0;  1 drivers
L_000001957c073338 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001957c04e3f0_0 .net/2u *"_ivl_152", 32 0, L_000001957c073338;  1 drivers
v000001957c04d9f0_0 .net *"_ivl_154", 32 0, L_000001957c0bca60;  1 drivers
v000001957c04c2d0_0 .net *"_ivl_156", 7 0, L_000001957c0bd280;  1 drivers
v000001957c04ccd0_0 .net *"_ivl_159", 9 0, L_000001957c0becc0;  1 drivers
v000001957c04d310_0 .net *"_ivl_16", 7 0, L_000001957c0bbac0;  1 drivers
v000001957c04dbd0_0 .net *"_ivl_160", 11 0, L_000001957c0be2c0;  1 drivers
L_000001957c073380 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001957c04cf50_0 .net *"_ivl_163", 1 0, L_000001957c073380;  1 drivers
v000001957c04d450_0 .net *"_ivl_164", 31 0, L_000001957c0bdb40;  1 drivers
L_000001957c0733c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001957c04d6d0_0 .net/2u *"_ivl_166", 31 0, L_000001957c0733c8;  1 drivers
v000001957c04d090_0 .net *"_ivl_168", 31 0, L_000001957c0bd8c0;  1 drivers
v000001957c04d770_0 .net *"_ivl_170", 31 0, L_000001957c0bdc80;  1 drivers
v000001957c04c050_0 .net *"_ivl_19", 9 0, L_000001957c0bac60;  1 drivers
v000001957c04d270_0 .net *"_ivl_2", 0 0, L_000001957c0baa80;  1 drivers
v000001957c04c410_0 .net *"_ivl_20", 11 0, L_000001957c0bc060;  1 drivers
L_000001957c072de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001957c04c870_0 .net *"_ivl_23", 1 0, L_000001957c072de0;  1 drivers
v000001957c04c190_0 .net *"_ivl_25", 0 0, L_000001957c0ba620;  1 drivers
v000001957c04cff0_0 .net *"_ivl_26", 23 0, L_000001957c0bada0;  1 drivers
v000001957c04de50_0 .net *"_ivl_28", 7 0, L_000001957c0bc100;  1 drivers
v000001957c04d3b0_0 .net *"_ivl_31", 9 0, L_000001957c0ba120;  1 drivers
v000001957c04ddb0_0 .net *"_ivl_32", 11 0, L_000001957c0bbca0;  1 drivers
L_000001957c072e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001957c04d1d0_0 .net *"_ivl_35", 1 0, L_000001957c072e28;  1 drivers
v000001957c04d630_0 .net *"_ivl_36", 31 0, L_000001957c0baf80;  1 drivers
v000001957c04d590_0 .net *"_ivl_38", 31 0, L_000001957c0bb5c0;  1 drivers
L_000001957c072d50 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001957c04e670_0 .net/2u *"_ivl_4", 23 0, L_000001957c072d50;  1 drivers
L_000001957c072e70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001957c04def0_0 .net/2u *"_ivl_40", 1 0, L_000001957c072e70;  1 drivers
v000001957c04df90_0 .net *"_ivl_42", 0 0, L_000001957c0bb020;  1 drivers
v000001957c04c690_0 .net *"_ivl_45", 0 0, L_000001957c0bb0c0;  1 drivers
v000001957c04e030_0 .net/2u *"_ivl_46", 0 0, L_000001957c072eb8;  1 drivers
v000001957c04e0d0_0 .net *"_ivl_48", 0 0, L_000001957c0dcab0;  1 drivers
v000001957c04c730_0 .net *"_ivl_51", 0 0, L_000001957c0dc110;  1 drivers
L_000001957c072f00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001957c04e170_0 .net/2u *"_ivl_52", 15 0, L_000001957c072f00;  1 drivers
v000001957c04e210_0 .net *"_ivl_54", 7 0, L_000001957c0bb160;  1 drivers
v000001957c04c9b0_0 .net *"_ivl_57", 9 0, L_000001957c0bc1a0;  1 drivers
v000001957c04ca50_0 .net *"_ivl_58", 11 0, L_000001957c0bb980;  1 drivers
v000001957c04e2b0_0 .net *"_ivl_6", 7 0, L_000001957c0bc6a0;  1 drivers
L_000001957c072f48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001957c04c7d0_0 .net *"_ivl_61", 1 0, L_000001957c072f48;  1 drivers
v000001957c04caf0_0 .net *"_ivl_62", 23 0, L_000001957c0bb2a0;  1 drivers
v000001957c04e490_0 .net *"_ivl_64", 31 0, L_000001957c0bc240;  1 drivers
L_000001957c072f90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001957c04e530_0 .net *"_ivl_67", 7 0, L_000001957c072f90;  1 drivers
v000001957c04e710_0 .net *"_ivl_68", 7 0, L_000001957c0bc2e0;  1 drivers
v000001957c04c230_0 .net *"_ivl_71", 9 0, L_000001957c0bc4c0;  1 drivers
v000001957c04f1b0_0 .net *"_ivl_72", 32 0, L_000001957c0ba080;  1 drivers
L_000001957c072fd8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001957c04ee90_0 .net *"_ivl_75", 22 0, L_000001957c072fd8;  1 drivers
L_000001957c073020 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001957c04e7b0_0 .net/2u *"_ivl_76", 32 0, L_000001957c073020;  1 drivers
v000001957c04efd0_0 .net *"_ivl_78", 32 0, L_000001957c0bbc00;  1 drivers
v000001957c04f430_0 .net *"_ivl_81", 0 0, L_000001957c0bc380;  1 drivers
v000001957c04fcf0_0 .net *"_ivl_82", 15 0, L_000001957c0bc420;  1 drivers
v000001957c04f6b0_0 .net *"_ivl_84", 7 0, L_000001957c0bba20;  1 drivers
v000001957c04ea30_0 .net *"_ivl_87", 9 0, L_000001957c0bbb60;  1 drivers
v000001957c04ef30_0 .net *"_ivl_88", 32 0, L_000001957c0bb3e0;  1 drivers
v000001957c04f390_0 .net *"_ivl_9", 9 0, L_000001957c0ba8a0;  1 drivers
L_000001957c073068 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001957c04f750_0 .net *"_ivl_91", 22 0, L_000001957c073068;  1 drivers
L_000001957c0730b0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001957c04f110_0 .net/2u *"_ivl_92", 32 0, L_000001957c0730b0;  1 drivers
v000001957c04ec10_0 .net *"_ivl_94", 32 0, L_000001957c0bb480;  1 drivers
v000001957c04ecb0_0 .net *"_ivl_96", 7 0, L_000001957c0bb520;  1 drivers
v000001957c04f070_0 .net *"_ivl_99", 9 0, L_000001957c0ba1c0;  1 drivers
v000001957c04f7f0_0 .net "clk", 0 0, v000001957c0592d0_0;  alias, 1 drivers
v000001957c04f890_0 .net "debug_mem_addr_16", 31 0, L_000001957c0be540;  alias, 1 drivers
v000001957c04f930_0 .var/i "i", 31 0;
v000001957c04f9d0_0 .net "is_unsigned", 0 0, v000001957c033460_0;  alias, 1 drivers
v000001957c04f610_0 .net "mem_size", 1 0, v000001957c032240_0;  alias, 1 drivers
v000001957c04ed50 .array "memory", 0 1023, 7 0;
v000001957c04fa70_0 .net "read_addr", 31 0, v000001957c031130_0;  alias, 1 drivers
v000001957c04e8f0_0 .net "read_data", 31 0, L_000001957c0bcd80;  alias, 1 drivers
v000001957c04f2f0_0 .net "rst", 0 0, v000001957c057390_0;  alias, 1 drivers
v000001957c04edf0_0 .net "write_addr", 31 0, v000001957c031130_0;  alias, 1 drivers
v000001957c04e990_0 .net "write_data", 31 0, v000001957c032ec0_0;  alias, 1 drivers
v000001957c04fb10_0 .net "write_enable", 0 0, v000001957c0321a0_0;  alias, 1 drivers
L_000001957c0baa80 .cmp/eq 2, v000001957c032240_0, L_000001957c072d08;
L_000001957c0bc6a0 .array/port v000001957c04ed50, L_000001957c0bc7e0;
L_000001957c0ba8a0 .part v000001957c031130_0, 0, 10;
L_000001957c0bc7e0 .concat [ 10 2 0 0], L_000001957c0ba8a0, L_000001957c072d98;
L_000001957c0bab20 .concat [ 8 24 0 0], L_000001957c0bc6a0, L_000001957c072d50;
L_000001957c0bbac0 .array/port v000001957c04ed50, L_000001957c0bc060;
L_000001957c0bac60 .part v000001957c031130_0, 0, 10;
L_000001957c0bc060 .concat [ 10 2 0 0], L_000001957c0bac60, L_000001957c072de0;
L_000001957c0ba620 .part L_000001957c0bbac0, 7, 1;
LS_000001957c0bada0_0_0 .concat [ 1 1 1 1], L_000001957c0ba620, L_000001957c0ba620, L_000001957c0ba620, L_000001957c0ba620;
LS_000001957c0bada0_0_4 .concat [ 1 1 1 1], L_000001957c0ba620, L_000001957c0ba620, L_000001957c0ba620, L_000001957c0ba620;
LS_000001957c0bada0_0_8 .concat [ 1 1 1 1], L_000001957c0ba620, L_000001957c0ba620, L_000001957c0ba620, L_000001957c0ba620;
LS_000001957c0bada0_0_12 .concat [ 1 1 1 1], L_000001957c0ba620, L_000001957c0ba620, L_000001957c0ba620, L_000001957c0ba620;
LS_000001957c0bada0_0_16 .concat [ 1 1 1 1], L_000001957c0ba620, L_000001957c0ba620, L_000001957c0ba620, L_000001957c0ba620;
LS_000001957c0bada0_0_20 .concat [ 1 1 1 1], L_000001957c0ba620, L_000001957c0ba620, L_000001957c0ba620, L_000001957c0ba620;
LS_000001957c0bada0_1_0 .concat [ 4 4 4 4], LS_000001957c0bada0_0_0, LS_000001957c0bada0_0_4, LS_000001957c0bada0_0_8, LS_000001957c0bada0_0_12;
LS_000001957c0bada0_1_4 .concat [ 4 4 0 0], LS_000001957c0bada0_0_16, LS_000001957c0bada0_0_20;
L_000001957c0bada0 .concat [ 16 8 0 0], LS_000001957c0bada0_1_0, LS_000001957c0bada0_1_4;
L_000001957c0bc100 .array/port v000001957c04ed50, L_000001957c0bbca0;
L_000001957c0ba120 .part v000001957c031130_0, 0, 10;
L_000001957c0bbca0 .concat [ 10 2 0 0], L_000001957c0ba120, L_000001957c072e28;
L_000001957c0baf80 .concat [ 8 24 0 0], L_000001957c0bc100, L_000001957c0bada0;
L_000001957c0bb5c0 .functor MUXZ 32, L_000001957c0baf80, L_000001957c0bab20, v000001957c033460_0, C4<>;
L_000001957c0bb020 .cmp/eq 2, v000001957c032240_0, L_000001957c072e70;
L_000001957c0bb0c0 .part v000001957c031130_0, 0, 1;
L_000001957c0bb160 .array/port v000001957c04ed50, L_000001957c0bb980;
L_000001957c0bc1a0 .part v000001957c031130_0, 0, 10;
L_000001957c0bb980 .concat [ 10 2 0 0], L_000001957c0bc1a0, L_000001957c072f48;
L_000001957c0bb2a0 .concat [ 8 16 0 0], L_000001957c0bb160, L_000001957c072f00;
L_000001957c0bc240 .concat [ 24 8 0 0], L_000001957c0bb2a0, L_000001957c072f90;
L_000001957c0bc2e0 .array/port v000001957c04ed50, L_000001957c0bbc00;
L_000001957c0bc4c0 .part v000001957c031130_0, 0, 10;
L_000001957c0ba080 .concat [ 10 23 0 0], L_000001957c0bc4c0, L_000001957c072fd8;
L_000001957c0bbc00 .arith/sum 33, L_000001957c0ba080, L_000001957c073020;
L_000001957c0bc380 .part L_000001957c0bc2e0, 7, 1;
LS_000001957c0bc420_0_0 .concat [ 1 1 1 1], L_000001957c0bc380, L_000001957c0bc380, L_000001957c0bc380, L_000001957c0bc380;
LS_000001957c0bc420_0_4 .concat [ 1 1 1 1], L_000001957c0bc380, L_000001957c0bc380, L_000001957c0bc380, L_000001957c0bc380;
LS_000001957c0bc420_0_8 .concat [ 1 1 1 1], L_000001957c0bc380, L_000001957c0bc380, L_000001957c0bc380, L_000001957c0bc380;
LS_000001957c0bc420_0_12 .concat [ 1 1 1 1], L_000001957c0bc380, L_000001957c0bc380, L_000001957c0bc380, L_000001957c0bc380;
L_000001957c0bc420 .concat [ 4 4 4 4], LS_000001957c0bc420_0_0, LS_000001957c0bc420_0_4, LS_000001957c0bc420_0_8, LS_000001957c0bc420_0_12;
L_000001957c0bba20 .array/port v000001957c04ed50, L_000001957c0bb480;
L_000001957c0bbb60 .part v000001957c031130_0, 0, 10;
L_000001957c0bb3e0 .concat [ 10 23 0 0], L_000001957c0bbb60, L_000001957c073068;
L_000001957c0bb480 .arith/sum 33, L_000001957c0bb3e0, L_000001957c0730b0;
L_000001957c0bb520 .array/port v000001957c04ed50, L_000001957c0ba260;
L_000001957c0ba1c0 .part v000001957c031130_0, 0, 10;
L_000001957c0ba260 .concat [ 10 2 0 0], L_000001957c0ba1c0, L_000001957c0730f8;
L_000001957c0ba3a0 .concat [ 8 8 16 0], L_000001957c0bb520, L_000001957c0bba20, L_000001957c0bc420;
L_000001957c0bdaa0 .functor MUXZ 32, L_000001957c0ba3a0, L_000001957c0bc240, v000001957c033460_0, C4<>;
L_000001957c0beb80 .cmp/eq 2, v000001957c032240_0, L_000001957c073140;
L_000001957c0bd960 .part v000001957c031130_0, 0, 2;
L_000001957c0bdfa0 .cmp/eq 2, L_000001957c0bd960, L_000001957c073188;
L_000001957c0bd460 .array/port v000001957c04ed50, L_000001957c0bea40;
L_000001957c0bdbe0 .part v000001957c031130_0, 0, 10;
L_000001957c0bda00 .concat [ 10 23 0 0], L_000001957c0bdbe0, L_000001957c0731d0;
L_000001957c0bea40 .arith/sum 33, L_000001957c0bda00, L_000001957c073218;
L_000001957c0bcce0 .array/port v000001957c04ed50, L_000001957c0be0e0;
L_000001957c0be9a0 .part v000001957c031130_0, 0, 10;
L_000001957c0be360 .concat [ 10 23 0 0], L_000001957c0be9a0, L_000001957c073260;
L_000001957c0be0e0 .arith/sum 33, L_000001957c0be360, L_000001957c0732a8;
L_000001957c0bcec0 .array/port v000001957c04ed50, L_000001957c0bca60;
L_000001957c0be040 .part v000001957c031130_0, 0, 10;
L_000001957c0bd1e0 .concat [ 10 23 0 0], L_000001957c0be040, L_000001957c0732f0;
L_000001957c0bca60 .arith/sum 33, L_000001957c0bd1e0, L_000001957c073338;
L_000001957c0bd280 .array/port v000001957c04ed50, L_000001957c0be2c0;
L_000001957c0becc0 .part v000001957c031130_0, 0, 10;
L_000001957c0be2c0 .concat [ 10 2 0 0], L_000001957c0becc0, L_000001957c073380;
L_000001957c0bdb40 .concat [ 8 8 8 8], L_000001957c0bd280, L_000001957c0bcec0, L_000001957c0bcce0, L_000001957c0bd460;
L_000001957c0bd8c0 .functor MUXZ 32, L_000001957c0733c8, L_000001957c0bdb40, L_000001957c0dcb20, C4<>;
L_000001957c0bdc80 .functor MUXZ 32, L_000001957c0bd8c0, L_000001957c0bdaa0, L_000001957c0dc110, C4<>;
L_000001957c0bcd80 .functor MUXZ 32, L_000001957c0bdc80, L_000001957c0bb5c0, L_000001957c0baa80, C4<>;
v000001957c04ed50_16 .array/port v000001957c04ed50, 16;
v000001957c04ed50_17 .array/port v000001957c04ed50, 17;
v000001957c04ed50_18 .array/port v000001957c04ed50, 18;
v000001957c04ed50_19 .array/port v000001957c04ed50, 19;
L_000001957c0be540 .concat [ 8 8 8 8], v000001957c04ed50_16, v000001957c04ed50_17, v000001957c04ed50_18, v000001957c04ed50_19;
S_000001957c042d80 .scope module, "WB_stage" "write_back" 6 538, 21 1 0, S_000001957bdb44f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reg_write_in";
    .port_info 1 /INPUT 1 "mem_to_reg_in";
    .port_info 2 /INPUT 1 "lui_control_in";
    .port_info 3 /INPUT 1 "jump_in";
    .port_info 4 /INPUT 1 "jalr_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 32 "mem_data_in";
    .port_info 7 /INPUT 32 "pc_plus_4_in";
    .port_info 8 /INPUT 32 "lui_imm_in";
    .port_info 9 /INPUT 5 "rd_register";
    .port_info 10 /OUTPUT 32 "write_data";
L_000001957c0dc180 .functor OR 1, v000001957c040c70_0, v000001957c040770_0, C4<0>, C4<0>;
v000001957c053830_0 .net *"_ivl_1", 0 0, L_000001957c0dc180;  1 drivers
v000001957c052250_0 .net *"_ivl_2", 31 0, L_000001957c0be180;  1 drivers
v000001957c0544b0_0 .net *"_ivl_4", 31 0, L_000001957c0bce20;  1 drivers
v000001957c052570_0 .net *"_ivl_6", 31 0, L_000001957c0be220;  1 drivers
L_000001957c073410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001957c0524d0_0 .net/2u *"_ivl_8", 31 0, L_000001957c073410;  1 drivers
v000001957c052750_0 .net "alu_result_in", 31 0, v000001957c040b30_0;  alias, 1 drivers
v000001957c052f70_0 .net "jalr_in", 0 0, v000001957c040770_0;  alias, 1 drivers
v000001957c052cf0_0 .net "jump_in", 0 0, v000001957c040c70_0;  alias, 1 drivers
v000001957c0538d0_0 .net "lui_control_in", 0 0, v000001957c040db0_0;  alias, 1 drivers
v000001957c0540f0_0 .net "lui_imm_in", 31 0, v000001957c0418f0_0;  alias, 1 drivers
v000001957c052610_0 .net "mem_data_in", 31 0, v000001957c040810_0;  alias, 1 drivers
v000001957c054730_0 .net "mem_to_reg_in", 0 0, v000001957c0409f0_0;  alias, 1 drivers
v000001957c0535b0_0 .net "pc_plus_4_in", 31 0, v000001957c0412b0_0;  alias, 1 drivers
o000001957bff4c88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001957c0526b0_0 .net "rd_register", 4 0, o000001957bff4c88;  0 drivers
v000001957c054190_0 .net "reg_write_in", 0 0, v000001957c040ef0_0;  alias, 1 drivers
v000001957c052930_0 .net "write_data", 31 0, L_000001957c0be680;  alias, 1 drivers
L_000001957c0be180 .functor MUXZ 32, v000001957c040b30_0, v000001957c0418f0_0, v000001957c040db0_0, C4<>;
L_000001957c0bce20 .functor MUXZ 32, L_000001957c0be180, v000001957c0412b0_0, L_000001957c0dc180, C4<>;
L_000001957c0be220 .functor MUXZ 32, L_000001957c0bce20, v000001957c040810_0, v000001957c0409f0_0, C4<>;
L_000001957c0be680 .functor MUXZ 32, L_000001957c073410, L_000001957c0be220, v000001957c040ef0_0, C4<>;
S_000001957c041f70 .scope task, "generate_final_report" "generate_final_report" 5 286, 5 286 0, S_000001957bfd7b40;
 .timescale -9 -12;
v000001957c057610_0 .var/real "success_rate", 0 0;
TD_tb_branch_jump_test.generate_final_report ;
    %load/vec4 v000001957c059d70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.0, 5;
    %load/vec4 v000001957c057070_0;
    %cvt/rv;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v000001957c059d70_0;
    %cvt/rv;
    %div/wr;
    %store/real v000001957c057610_0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000001957c057610_0;
T_0.1 ;
    %vpi_call 5 295 "$display", "\012================================================================" {0 0 0};
    %vpi_call 5 296 "$display", "              BRANCH/JUMP/JALR TEST REPORT" {0 0 0};
    %vpi_call 5 297 "$display", "================================================================" {0 0 0};
    %vpi_call 5 298 "$display", "Total Cycles:         %0d", v000001957c059370_0 {0 0 0};
    %vpi_call 5 299 "$display", "Total Tests:          %0d", v000001957c059d70_0 {0 0 0};
    %vpi_call 5 300 "$display", "Tests Passed:         %0d", v000001957c057070_0 {0 0 0};
    %vpi_call 5 301 "$display", "Tests Failed:         %0d", v000001957c056fd0_0 {0 0 0};
    %vpi_call 5 302 "$display", "Success Rate:         %.1f%%", v000001957c057610_0 {0 0 0};
    %vpi_call 5 303 "$display", "\000" {0 0 0};
    %vpi_call 5 304 "$display", "Test Completion Status:" {0 0 0};
    %load/vec4 v000001957c059c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 4294967266, 0, 32; draw_string_vec4
    %pushi/vec4 4287832132, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5197381, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 4294940448, 0, 32; draw_string_vec4
    %pushi/vec4 1346719300, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4804167, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %vpi_call 5 305 "$display", "  BEQ Taken:          %s", S<0,vec4,u88> {1 0 0};
    %load/vec4 v000001957c059af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 4294967266, 0, 32; draw_string_vec4
    %pushi/vec4 4287832132, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5197381, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 4294940448, 0, 32; draw_string_vec4
    %pushi/vec4 1346719300, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4804167, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %vpi_call 5 306 "$display", "  BNE Taken:          %s", S<0,vec4,u88> {1 0 0};
    %load/vec4 v000001957c057b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 4294967266, 0, 32; draw_string_vec4
    %pushi/vec4 4287832132, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5197381, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 4294940448, 0, 32; draw_string_vec4
    %pushi/vec4 1346719300, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4804167, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call 5 307 "$display", "  BEQ Not Taken:      %s", S<0,vec4,u88> {1 0 0};
    %load/vec4 v000001957c0599b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 4294967266, 0, 32; draw_string_vec4
    %pushi/vec4 4287832132, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5197381, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 4294940448, 0, 32; draw_string_vec4
    %pushi/vec4 1346719300, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4804167, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call 5 308 "$display", "  JAL:                %s", S<0,vec4,u88> {1 0 0};
    %load/vec4 v000001957c059910_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 4294967266, 0, 32; draw_string_vec4
    %pushi/vec4 4287832132, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5197381, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 4294940448, 0, 32; draw_string_vec4
    %pushi/vec4 1346719300, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4804167, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %vpi_call 5 309 "$display", "  JALR:               %s", S<0,vec4,u88> {1 0 0};
    %vpi_call 5 310 "$display", "\000" {0 0 0};
    %load/vec4 v000001957c056fd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v000001957c059d70_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 5 313 "$display", "\360\237\216\211 *** ALL BRANCH/JUMP TESTS PASSED *** \360\237\216\211" {0 0 0};
    %vpi_call 5 314 "$display", "\000" {0 0 0};
    %vpi_call 5 315 "$display", "\342\234\205 BEQ (taken) working correctly" {0 0 0};
    %vpi_call 5 316 "$display", "\342\234\205 BNE (taken) working correctly" {0 0 0};
    %vpi_call 5 317 "$display", "\342\234\205 BEQ (not taken) working correctly" {0 0 0};
    %vpi_call 5 318 "$display", "\342\234\205 JAL working correctly" {0 0 0};
    %vpi_call 5 319 "$display", "\342\234\205 JALR working correctly" {0 0 0};
    %vpi_call 5 320 "$display", "\342\234\205 Branch prediction and flushing working" {0 0 0};
    %vpi_call 5 321 "$display", "\342\234\205 Pipeline control hazard handling working" {0 0 0};
    %vpi_call 5 322 "$display", "\000" {0 0 0};
    %vpi_call 5 323 "$display", "\360\237\217\206 BRANCH/JUMP PROCESSOR FULLY VERIFIED! \360\237\217\206" {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v000001957c059d70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 5 325 "$display", "\342\235\214 NO TESTS COMPLETED" {0 0 0};
    %vpi_call 5 326 "$display", "Check processor connectivity and branch logic" {0 0 0};
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v000001957c056fd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 5 328 "$display", "\342\232\240\357\270\217  PARTIAL SUCCESS" {0 0 0};
    %vpi_call 5 329 "$display", "Some tests completed successfully but others are pending" {0 0 0};
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 5 331 "$display", "\342\235\214 SOME TESTS FAILED" {0 0 0};
    %vpi_call 5 332 "$display", "Check branch/jump logic and pipeline flushing" {0 0 0};
T_0.17 ;
T_0.15 ;
T_0.13 ;
    %vpi_call 5 335 "$display", "================================================================" {0 0 0};
    %vpi_call 5 336 "$display", "Test completed at: %0t ns", $time {0 0 0};
    %vpi_call 5 337 "$display", "================================================================" {0 0 0};
    %end;
S_000001957c042290 .scope task, "test_basic_functionality" "test_basic_functionality" 5 168, 5 168 0, S_000001957bfd7b40;
 .timescale -9 -12;
TD_tb_branch_jump_test.test_basic_functionality ;
    %vpi_call 5 170 "$display", "\012--- TEST 1: BASIC FUNCTIONALITY ---" {0 0 0};
    %load/vec4 v000001957c058150_0;
    %cmpi/e 3735928559, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %vpi_call 5 173 "$display", "\342\234\223 Debug signature correct" {0 0 0};
    %load/vec4 v000001957c057070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c057070_0, 0, 32;
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 5 176 "$display", "\342\234\227 Debug signature wrong: %08h", v000001957c058150_0 {0 0 0};
    %load/vec4 v000001957c056fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c056fd0_0, 0, 32;
T_1.19 ;
    %load/vec4 v000001957c059d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c059d70_0, 0, 32;
    %end;
S_000001957c042420 .scope task, "test_beq_not_taken" "test_beq_not_taken" 5 220, 5 220 0, S_000001957bfd7b40;
 .timescale -9 -12;
TD_tb_branch_jump_test.test_beq_not_taken ;
    %vpi_call 5 222 "$display", "\012--- TEST 4: BEQ NOT TAKEN ---" {0 0 0};
    %vpi_call 5 223 "$display", "BEQ r1, r3 should NOT branch when r1=10, r3=5" {0 0 0};
    %load/vec4 v000001957c057250_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %vpi_call 5 226 "$display", "\342\234\223 BEQ not taken correctly: r9 = %d (cycle %d)", v000001957c057250_0, v000001957c059370_0 {0 0 0};
    %vpi_call 5 227 "$display", "  Continued to next instruction at PC=0x28" {0 0 0};
    %load/vec4 v000001957c057070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c057070_0, 0, 32;
    %jmp T_2.21;
T_2.20 ;
    %vpi_call 5 230 "$display", "\342\234\227 BEQ not taken failed: r9 = %08h (expected 00000003)", v000001957c057250_0 {0 0 0};
    %load/vec4 v000001957c056fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c056fd0_0, 0, 32;
T_2.21 ;
    %load/vec4 v000001957c059d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c059d70_0, 0, 32;
    %end;
S_000001957c042740 .scope task, "test_beq_taken" "test_beq_taken" 5 184, 5 184 0, S_000001957bfd7b40;
 .timescale -9 -12;
TD_tb_branch_jump_test.test_beq_taken ;
    %vpi_call 5 186 "$display", "\012--- TEST 2: BEQ TAKEN ---" {0 0 0};
    %vpi_call 5 187 "$display", "BEQ r1, r2 should branch when r1=r2=10" {0 0 0};
    %load/vec4 v000001957c057250_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %vpi_call 5 190 "$display", "\342\234\223 BEQ taken correctly: r9 = %d (cycle %d)", v000001957c057250_0, v000001957c059370_0 {0 0 0};
    %vpi_call 5 191 "$display", "  Branch jumped from PC=0x0C to PC=0x14" {0 0 0};
    %load/vec4 v000001957c057070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c057070_0, 0, 32;
    %jmp T_3.23;
T_3.22 ;
    %vpi_call 5 194 "$display", "\342\234\227 BEQ taken failed: r9 = %08h (expected 00000001)", v000001957c057250_0 {0 0 0};
    %load/vec4 v000001957c056fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c056fd0_0, 0, 32;
T_3.23 ;
    %load/vec4 v000001957c059d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c059d70_0, 0, 32;
    %end;
S_000001957c0425b0 .scope task, "test_bne_taken" "test_bne_taken" 5 202, 5 202 0, S_000001957bfd7b40;
 .timescale -9 -12;
TD_tb_branch_jump_test.test_bne_taken ;
    %vpi_call 5 204 "$display", "\012--- TEST 3: BNE TAKEN ---" {0 0 0};
    %vpi_call 5 205 "$display", "BNE r1, r3 should branch when r1=10, r3=5" {0 0 0};
    %load/vec4 v000001957c057250_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.24, 4;
    %vpi_call 5 208 "$display", "\342\234\223 BNE taken correctly: r9 = %d (cycle %d)", v000001957c057250_0, v000001957c059370_0 {0 0 0};
    %vpi_call 5 209 "$display", "  Branch jumped from PC=0x18 to PC=0x20" {0 0 0};
    %load/vec4 v000001957c057070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c057070_0, 0, 32;
    %jmp T_4.25;
T_4.24 ;
    %vpi_call 5 212 "$display", "\342\234\227 BNE taken failed: r9 = %08h (expected 00000002)", v000001957c057250_0 {0 0 0};
    %load/vec4 v000001957c056fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c056fd0_0, 0, 32;
T_4.25 ;
    %load/vec4 v000001957c059d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c059d70_0, 0, 32;
    %end;
S_000001957c05a2f0 .scope task, "test_jal" "test_jal" 5 238, 5 238 0, S_000001957bfd7b40;
 .timescale -9 -12;
TD_tb_branch_jump_test.test_jal ;
    %vpi_call 5 240 "$display", "\012--- TEST 5: JAL (Jump and Link) ---" {0 0 0};
    %vpi_call 5 241 "$display", "JAL r10, 12 should jump and save return address" {0 0 0};
    %load/vec4 v000001957c057250_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_5.26, 4;
    %vpi_call 5 244 "$display", "\342\234\223 JAL executed correctly: r9 = %d (cycle %d)", v000001957c057250_0, v000001957c059370_0 {0 0 0};
    %vpi_call 5 245 "$display", "  Jumped from PC=0x2C to PC=0x38" {0 0 0};
    %load/vec4 v000001957c0577f0_0;
    %cmpi/e 48, 0, 32;
    %jmp/0xz  T_5.28, 4;
    %vpi_call 5 247 "$display", "\342\234\223 JAL return address correct: r10 = %08h", v000001957c0577f0_0 {0 0 0};
    %load/vec4 v000001957c057070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c057070_0, 0, 32;
    %jmp T_5.29;
T_5.28 ;
    %vpi_call 5 250 "$display", "\342\234\227 JAL return address wrong: r10 = %08h (expected 00000030)", v000001957c0577f0_0 {0 0 0};
    %load/vec4 v000001957c056fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c056fd0_0, 0, 32;
T_5.29 ;
    %jmp T_5.27;
T_5.26 ;
    %vpi_call 5 254 "$display", "\342\234\227 JAL failed: r9 = %08h (expected 00000004)", v000001957c057250_0 {0 0 0};
    %load/vec4 v000001957c056fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c056fd0_0, 0, 32;
T_5.27 ;
    %load/vec4 v000001957c059d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c059d70_0, 0, 32;
    %end;
S_000001957c05ade0 .scope task, "test_jalr" "test_jalr" 5 262, 5 262 0, S_000001957bfd7b40;
 .timescale -9 -12;
TD_tb_branch_jump_test.test_jalr ;
    %vpi_call 5 264 "$display", "\012--- TEST 6: JALR (Jump and Link Register) ---" {0 0 0};
    %vpi_call 5 265 "$display", "JALR r2, r1, 0 should jump to r1 and save return address" {0 0 0};
    %load/vec4 v000001957c057250_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_6.30, 4;
    %vpi_call 5 268 "$display", "\342\234\223 JALR executed correctly: r9 = %d (cycle %d)", v000001957c057250_0, v000001957c059370_0 {0 0 0};
    %vpi_call 5 269 "$display", "  Jumped to address stored in r1 (0x48)" {0 0 0};
    %load/vec4 v000001957c059730_0;
    %cmpi/e 68, 0, 32;
    %jmp/0xz  T_6.32, 4;
    %vpi_call 5 271 "$display", "\342\234\223 JALR return address correct: r2 = %08h", v000001957c059730_0 {0 0 0};
    %load/vec4 v000001957c057070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c057070_0, 0, 32;
    %jmp T_6.33;
T_6.32 ;
    %vpi_call 5 274 "$display", "\342\234\227 JALR return address wrong: r2 = %08h (expected 00000044)", v000001957c059730_0 {0 0 0};
    %load/vec4 v000001957c056fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c056fd0_0, 0, 32;
T_6.33 ;
    %jmp T_6.31;
T_6.30 ;
    %vpi_call 5 278 "$display", "\342\234\227 JALR failed: r9 = %08h (expected 00000005)", v000001957c057250_0 {0 0 0};
    %load/vec4 v000001957c056fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c056fd0_0, 0, 32;
T_6.31 ;
    %load/vec4 v000001957c059d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c059d70_0, 0, 32;
    %end;
    .scope S_000001957be290b0;
T_7 ;
    %wait E_000001957bf6cb90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957bf68a60_0, 0, 1;
    %load/vec4 v000001957bfb32a0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001957bf689c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957bf4b2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957bfb4060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957bfb2c60_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001957bdb4360;
T_8 ;
    %wait E_000001957bf6be50;
    %load/vec4 v000001957c031a90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.34, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.0 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c0307d0_0;
    %add;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %vpi_call 4 58 "$display", "ALU ADD: %h + %h = %h", v000001957c031810_0, v000001957c0307d0_0, v000001957c031db0_0 {0 0 0};
    %jmp T_8.37;
T_8.1 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c0307d0_0;
    %sub;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %vpi_call 4 62 "$display", "ALU SUB: %h - %h = %h", v000001957c031810_0, v000001957c0307d0_0, v000001957c031db0_0 {0 0 0};
    %jmp T_8.37;
T_8.2 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c0307d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.3 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c0307d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.38, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.39, 8;
T_8.38 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.39, 8;
 ; End of false expr.
    %blend;
T_8.39;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.4 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c0307d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.40, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.41, 8;
T_8.40 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.41, 8;
 ; End of false expr.
    %blend;
T_8.41;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.5 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c0307d0_0;
    %xor;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.6 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c0307d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.7 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c0307d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.8 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c0307d0_0;
    %or;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.9 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c0307d0_0;
    %and;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.10 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c031d10_0;
    %add;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.11 ;
    %load/vec4 v000001957c031810_0;
    %ix/getv 4, v000001957c02ff10_0;
    %shiftl 4;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.12 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c031d10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.42, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.43, 8;
T_8.42 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.43, 8;
 ; End of false expr.
    %blend;
T_8.43;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.13 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c031d10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.44, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.45, 8;
T_8.44 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.45, 8;
 ; End of false expr.
    %blend;
T_8.45;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.14 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c031d10_0;
    %xor;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.15 ;
    %load/vec4 v000001957c031810_0;
    %ix/getv 4, v000001957c02ff10_0;
    %shiftr 4;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.16 ;
    %load/vec4 v000001957c031810_0;
    %ix/getv 4, v000001957c02ff10_0;
    %shiftr/s 4;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.17 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c031d10_0;
    %or;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.18 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c031d10_0;
    %and;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.19 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c031d10_0;
    %add;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.20 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c031d10_0;
    %add;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.21 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c031d10_0;
    %add;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.22 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c031d10_0;
    %add;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.23 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c031d10_0;
    %add;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.24 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c031d10_0;
    %add;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.25 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c031d10_0;
    %add;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.26 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c031d10_0;
    %add;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.27 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c030370_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_8.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.47, 8;
T_8.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.47, 8;
 ; End of false expr.
    %blend;
T_8.47;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.28 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c030370_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_8.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.49, 8;
T_8.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.49, 8;
 ; End of false expr.
    %blend;
T_8.49;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.29 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c030370_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.50, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.51, 8;
T_8.50 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.51, 8;
 ; End of false expr.
    %blend;
T_8.51;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.30 ;
    %load/vec4 v000001957c030370_0;
    %load/vec4 v000001957c031810_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.52, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.53, 8;
T_8.52 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.53, 8;
 ; End of false expr.
    %blend;
T_8.53;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.31 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c030370_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.54, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.55, 8;
T_8.54 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.55, 8;
 ; End of false expr.
    %blend;
T_8.55;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.32 ;
    %load/vec4 v000001957c030370_0;
    %load/vec4 v000001957c031810_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.56, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.57, 8;
T_8.56 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.57, 8;
 ; End of false expr.
    %blend;
T_8.57;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.33 ;
    %load/vec4 v000001957c031d10_0;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.34 ;
    %load/vec4 v000001957c031d10_0;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.35 ;
    %load/vec4 v000001957c031810_0;
    %load/vec4 v000001957c031d10_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v000001957c031db0_0, 0, 32;
    %jmp T_8.37;
T_8.37 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001957bfd79b0;
T_9 ;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001957c030870_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001957c0300f0_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000001957c030a50_0, 0, 32;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v000001957c02ffb0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001957c031450_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001957c0314f0_0, 0, 2;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001957c031950_0, 0, 6;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001957c0319f0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001957c030d70_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c030550_0, 0, 1;
    %delay 1316134912, 2328;
    %vpi_call 3 43 "$display", "=== Test Case 1: No forwarding ADD ===" {0 0 0};
    %vpi_call 3 44 "$display", "Result: %h (Expected: 30)", v000001957c030af0_0 {0 0 0};
    %vpi_call 3 47 "$display", "\012=== Test Case 2: Forward EX/MEM to src1 ===" {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001957c031450_0, 0, 2;
    %delay 3567587328, 232;
    %vpi_call 3 50 "$display", "Result: %h (Expected: 120)", v000001957c030af0_0 {0 0 0};
    %vpi_call 3 53 "$display", "\012=== Test Case 3: Forward MEM/WB to src2 ===" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001957c031450_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001957c0314f0_0, 0, 2;
    %delay 3567587328, 232;
    %vpi_call 3 57 "$display", "Result: %h (Expected: 210)", v000001957c030af0_0 {0 0 0};
    %vpi_call 3 60 "$display", "\012=== Test Case 4: ADDI with immediate ===" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001957c0314f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c030550_0, 0, 1;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000001957c031950_0, 0, 6;
    %delay 3567587328, 232;
    %vpi_call 3 65 "$display", "Result: %h (Expected: 15)", v000001957c030af0_0 {0 0 0};
    %vpi_call 3 68 "$display", "\012=== Test Case 5: BEQ with forwarding ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c030550_0, 0, 1;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000001957c031950_0, 0, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001957c031450_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001957c0314f0_0, 0, 2;
    %delay 3567587328, 232;
    %vpi_call 3 74 "$display", "Result: %h (Expected: 1 - equal)", v000001957c030af0_0 {0 0 0};
    %vpi_call 3 76 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001957c042bf0;
T_10 ;
    %wait E_000001957bf6bf90;
    %load/vec4 v000001957c03e3d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001957c03f550_0, 0, 32;
T_10.2 ;
    %load/vec4 v000001957c03f550_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001957c03f550_0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %load/vec4 v000001957c03f550_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c03f550_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 148, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 192, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 111, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 129, 0, 8;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 103, 0, 8;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 80, 0, 32;
    %store/vec4 v000001957c03f550_0, 0, 32;
T_10.4 ;
    %load/vec4 v000001957c03f550_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_10.5, 5;
    %load/vec4 v000001957c03f550_0;
    %addi 3, 0, 32;
    %cmpi/s 256, 0, 32;
    %jmp/0xz  T_10.6, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001957c03f550_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001957c03f550_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001957c03f550_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v000001957c03faf0, 4, 0;
    %pushi/vec4 19, 0, 8;
    %load/vec4 v000001957c03f550_0;
    %pad/s 33;
    %addi 0, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v000001957c03faf0, 4, 0;
T_10.6 ;
    %load/vec4 v000001957c03f550_0;
    %addi 4, 0, 32;
    %store/vec4 v000001957c03f550_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001957be0bb20;
T_11 ;
    %wait E_000001957bf6bf90;
    %load/vec4 v000001957c040e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 16 34 "$display", "PC_DEBUG: old_pc=%h, pc_plus_4=%h, next_pc=%h, branch_taken=%b, jump_taken=%b, jalr_taken=%b, branch_target=%h, stall_pc=%b", v000001957c041530_0, v000001957c041cb0_0, v000001957c040d10_0, v000001957c03e330_0, v000001957c041210_0, v000001957c03e010_0, v000001957c040310_0, v000001957c041a30_0 {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001957be0bb20;
T_12 ;
    %wait E_000001957bf6bf90;
    %load/vec4 v000001957c040e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c041530_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001957c041a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001957c040d10_0;
    %assign/vec4 v000001957c041530_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001957be0bb20;
T_13 ;
    %wait E_000001957bf6bf90;
    %pushi/vec4 40, 0, 32;
    %load/vec4 v000001957c040bd0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001957c040bd0_0;
    %cmpi/u 48, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call 16 65 "$display", "FETCH DEBUG: PC=%h, instruction=%h, branch_taken=%b", v000001957c040bd0_0, v000001957c040450_0, v000001957c03e330_0 {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001957be57130;
T_14 ;
    %wait E_000001957bf6bf90;
    %load/vec4 v000001957c03f910_0;
    %flag_set/vec4 8;
    %load/vec4 v000001957c03df70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c03ebf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c03eab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c040630_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001957c03ec90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001957c0404f0_0;
    %assign/vec4 v000001957c03ebf0_0, 0;
    %load/vec4 v000001957c03fc30_0;
    %assign/vec4 v000001957c03eab0_0, 0;
    %load/vec4 v000001957c03fff0_0;
    %assign/vec4 v000001957c040630_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001957be50760;
T_15 ;
    %wait E_000001957bf6bf90;
    %load/vec4 v000001957c03d700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001957c03d5c0_0, 0, 32;
T_15.2 ;
    %load/vec4 v000001957c03d5c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001957c03d5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001957c03cee0, 0, 4;
    %load/vec4 v000001957c03d5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c03d5c0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001957c03d980_0;
    %load/vec4 v000001957c03da20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v000001957c03cda0_0;
    %load/vec4 v000001957c03da20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001957c03cee0, 0, 4;
T_15.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001957c03cee0, 0, 4;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001957be50760;
T_16 ;
    %wait E_000001957bf6bf90;
    %load/vec4 v000001957c03d980_0;
    %load/vec4 v000001957c03da20_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call 14 45 "$display", "REG DEBUG: Writing to r10: data=%h", v000001957c03cda0_0 {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001957bdee900;
T_17 ;
    %wait E_000001957bf6f210;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c039290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c039bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c038d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c0395b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c039dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c038cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c038a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c0387f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c039830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c038e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c0393d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c039650_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001957c038c50_0, 0, 2;
    %load/vec4 v000001957c038bb0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.9;
T_17.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039bf0_0, 0, 1;
    %load/vec4 v000001957c038b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %jmp T_17.18;
T_17.10 ;
    %load/vec4 v000001957c038ed0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_17.19, 4;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %jmp T_17.20;
T_17.19 ;
    %load/vec4 v000001957c038ed0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_17.21, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
T_17.21 ;
T_17.20 ;
    %jmp T_17.18;
T_17.11 ;
    %load/vec4 v000001957c038ed0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_17.23, 4;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
T_17.23 ;
    %jmp T_17.18;
T_17.12 ;
    %load/vec4 v000001957c038ed0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_17.25, 4;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
T_17.25 ;
    %jmp T_17.18;
T_17.13 ;
    %load/vec4 v000001957c038ed0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_17.27, 4;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c0393d0_0, 0, 1;
T_17.27 ;
    %jmp T_17.18;
T_17.14 ;
    %load/vec4 v000001957c038ed0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_17.29, 4;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
T_17.29 ;
    %jmp T_17.18;
T_17.15 ;
    %load/vec4 v000001957c038ed0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_17.31, 4;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %jmp T_17.32;
T_17.31 ;
    %load/vec4 v000001957c038ed0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_17.33, 4;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
T_17.33 ;
T_17.32 ;
    %jmp T_17.18;
T_17.16 ;
    %load/vec4 v000001957c038ed0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_17.35, 4;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
T_17.35 ;
    %jmp T_17.18;
T_17.17 ;
    %load/vec4 v000001957c038ed0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_17.37, 4;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
T_17.37 ;
    %jmp T_17.18;
T_17.18 ;
    %pop/vec4 1;
    %jmp T_17.9;
T_17.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039290_0, 0, 1;
    %load/vec4 v000001957c038b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.41, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.42, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.43, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.44, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.45, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.46, 6;
    %jmp T_17.47;
T_17.39 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %jmp T_17.47;
T_17.40 ;
    %load/vec4 v000001957c038ed0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_17.48, 4;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
T_17.48 ;
    %jmp T_17.47;
T_17.41 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %jmp T_17.47;
T_17.42 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c0393d0_0, 0, 1;
    %jmp T_17.47;
T_17.43 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %jmp T_17.47;
T_17.44 ;
    %load/vec4 v000001957c038ed0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_17.50, 4;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %jmp T_17.51;
T_17.50 ;
    %load/vec4 v000001957c038ed0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_17.52, 4;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
T_17.52 ;
T_17.51 ;
    %jmp T_17.47;
T_17.45 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %jmp T_17.47;
T_17.46 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %jmp T_17.47;
T_17.47 ;
    %pop/vec4 1;
    %jmp T_17.9;
T_17.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c038d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039290_0, 0, 1;
    %load/vec4 v000001957c038b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.54, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.55, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.56, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.57, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.58, 6;
    %jmp T_17.59;
T_17.54 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001957c038c50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c0393d0_0, 0, 1;
    %jmp T_17.59;
T_17.55 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001957c038c50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c0393d0_0, 0, 1;
    %jmp T_17.59;
T_17.56 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001957c038c50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c0393d0_0, 0, 1;
    %jmp T_17.59;
T_17.57 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001957c038c50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c0393d0_0, 0, 1;
    %jmp T_17.59;
T_17.58 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001957c038c50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c0393d0_0, 0, 1;
    %jmp T_17.59;
T_17.59 ;
    %pop/vec4 1;
    %jmp T_17.9;
T_17.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039290_0, 0, 1;
    %load/vec4 v000001957c038b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.60, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.62, 6;
    %jmp T_17.63;
T_17.60 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001957c038c50_0, 0, 2;
    %jmp T_17.63;
T_17.61 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001957c038c50_0, 0, 2;
    %jmp T_17.63;
T_17.62 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001957c038c50_0, 0, 2;
    %jmp T_17.63;
T_17.63 ;
    %pop/vec4 1;
    %jmp T_17.9;
T_17.4 ;
    %load/vec4 v000001957c038b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.64, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.65, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.66, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.67, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.68, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.69, 6;
    %jmp T_17.70;
T_17.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c0395b0_0, 0, 1;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %jmp T_17.70;
T_17.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039dd0_0, 0, 1;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %jmp T_17.70;
T_17.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c038a70_0, 0, 1;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c0393d0_0, 0, 1;
    %jmp T_17.70;
T_17.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c038cf0_0, 0, 1;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c0393d0_0, 0, 1;
    %jmp T_17.70;
T_17.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c038a70_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c0393d0_0, 0, 1;
    %jmp T_17.70;
T_17.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c038cf0_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c0393d0_0, 0, 1;
    %jmp T_17.70;
T_17.70 ;
    %pop/vec4 1;
    %jmp T_17.9;
T_17.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c038e30_0, 0, 1;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %jmp T_17.9;
T_17.6 ;
    %load/vec4 v000001957c038b10_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_17.71, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039650_0, 0, 1;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039290_0, 0, 1;
T_17.71 ;
    %jmp T_17.9;
T_17.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c0387f0_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v000001957c039150_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039290_0, 0, 1;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001957be505d0;
T_18 ;
    %wait E_000001957bf6f4d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c03dc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c03cb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c038890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c039470_0, 0, 1;
    %load/vec4 v000001957c0396f0_0;
    %load/vec4 v000001957c0390b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001957c0390b0_0;
    %load/vec4 v000001957c039790_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v000001957c0390b0_0;
    %load/vec4 v000001957c039970_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c03dc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c03cb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039470_0, 0, 1;
T_18.2 ;
T_18.0 ;
    %load/vec4 v000001957c038930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c038890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c039470_0, 0, 1;
T_18.4 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001957be1b790;
T_19 ;
    %wait E_000001957bf6bf90;
    %load/vec4 v000001957c03f5f0_0;
    %cmpi/e 44, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %vpi_call 11 150 "$display", "DECODE DEBUG: PC=0x2C, opcode=%b, rd=%d, jump=%b, instruction=%h", v000001957c03ee70_0, v000001957c03e970_0, v000001957c03e510_0, v000001957c03b9a0_0 {0 0 0};
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001957be74ba0;
T_20 ;
    %wait E_000001957bf6bf90;
    %load/vec4 v000001957c0391f0_0;
    %flag_set/vec4 8;
    %load/vec4 v000001957c036bd0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_20.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c0389d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c037990_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001957c036d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c039330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c036950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c036090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c038110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c0364f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c037170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c036f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c0372b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c037530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c0370d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001957c037350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c037a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c037b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c0382f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c038610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c036770_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001957c039c90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001957c039510_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001957c037c10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001957c039b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c038570_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001957c0386b0_0;
    %assign/vec4 v000001957c0389d0_0, 0;
    %load/vec4 v000001957c0375d0_0;
    %assign/vec4 v000001957c037990_0, 0;
    %load/vec4 v000001957c036450_0;
    %assign/vec4 v000001957c036d10_0, 0;
    %load/vec4 v000001957c039d30_0;
    %assign/vec4 v000001957c039330_0, 0;
    %load/vec4 v000001957c037d50_0;
    %assign/vec4 v000001957c036950_0, 0;
    %load/vec4 v000001957c037e90_0;
    %assign/vec4 v000001957c036090_0, 0;
    %load/vec4 v000001957c036b30_0;
    %assign/vec4 v000001957c038110_0, 0;
    %load/vec4 v000001957c037850_0;
    %assign/vec4 v000001957c0364f0_0, 0;
    %load/vec4 v000001957c035ff0_0;
    %assign/vec4 v000001957c037170_0, 0;
    %load/vec4 v000001957c036590_0;
    %assign/vec4 v000001957c036f90_0, 0;
    %load/vec4 v000001957c037210_0;
    %assign/vec4 v000001957c0372b0_0, 0;
    %load/vec4 v000001957c0368b0_0;
    %assign/vec4 v000001957c037530_0, 0;
    %load/vec4 v000001957c036130_0;
    %assign/vec4 v000001957c0370d0_0, 0;
    %load/vec4 v000001957c0378f0_0;
    %assign/vec4 v000001957c037350_0, 0;
    %load/vec4 v000001957c037f30_0;
    %assign/vec4 v000001957c037a30_0, 0;
    %load/vec4 v000001957c037ad0_0;
    %assign/vec4 v000001957c037b70_0, 0;
    %load/vec4 v000001957c038250_0;
    %assign/vec4 v000001957c0382f0_0, 0;
    %load/vec4 v000001957c038390_0;
    %assign/vec4 v000001957c038610_0, 0;
    %load/vec4 v000001957c036e50_0;
    %assign/vec4 v000001957c036770_0, 0;
    %load/vec4 v000001957c038750_0;
    %assign/vec4 v000001957c039c90_0, 0;
    %load/vec4 v000001957c039a10_0;
    %assign/vec4 v000001957c039510_0, 0;
    %load/vec4 v000001957c037fd0_0;
    %assign/vec4 v000001957c037c10_0, 0;
    %load/vec4 v000001957c039ab0_0;
    %assign/vec4 v000001957c039b50_0, 0;
    %load/vec4 v000001957c0366d0_0;
    %assign/vec4 v000001957c038570_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001957be74a10;
T_21 ;
    %wait E_000001957bf6f010;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001957c035a10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001957c034070_0, 0, 2;
    %vpi_call 9 19 "$display", "FORWARD DEBUG: rs1=%d rs2=%d ex_mem_rd=%d mem_wb_rd=%d ex_mem_wr=%b mem_wb_wr=%b", v000001957c034110_0, v000001957c035d30_0, v000001957c0358d0_0, v000001957c0356f0_0, v000001957c035970_0, v000001957c034a70_0 {0 0 0};
    %load/vec4 v000001957c035970_0;
    %load/vec4 v000001957c0358d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001957c0358d0_0;
    %load/vec4 v000001957c034110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001957c035a10_0, 0, 2;
    %vpi_call 9 25 "$display", "FORWARD A: EX->EX forwarding for rs1=%d", v000001957c034110_0 {0 0 0};
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001957c034a70_0;
    %load/vec4 v000001957c0356f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001957c0356f0_0;
    %load/vec4 v000001957c034110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001957c035a10_0, 0, 2;
    %vpi_call 9 29 "$display", "FORWARD A: MEM->EX forwarding for rs1=%d", v000001957c034110_0 {0 0 0};
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001957be74a10;
T_22 ;
    %wait E_000001957bf6dd10;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001957c035a10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001957c034070_0, 0, 2;
    %load/vec4 v000001957c035970_0;
    %load/vec4 v000001957c0358d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001957c0358d0_0;
    %load/vec4 v000001957c034110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001957c035a10_0, 0, 2;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001957c034a70_0;
    %load/vec4 v000001957c0356f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001957c0356f0_0;
    %load/vec4 v000001957c034110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001957c035a10_0, 0, 2;
T_22.2 ;
T_22.1 ;
    %load/vec4 v000001957c035970_0;
    %load/vec4 v000001957c0358d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001957c0358d0_0;
    %load/vec4 v000001957c035d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001957c034070_0, 0, 2;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v000001957c034a70_0;
    %load/vec4 v000001957c0356f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001957c0356f0_0;
    %load/vec4 v000001957c035d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001957c034070_0, 0, 2;
T_22.6 ;
T_22.5 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001957be74880;
T_23 ;
    %wait E_000001957bf6c0d0;
    %load/vec4 v000001957c033a00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_23.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_23.20, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_23.21, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_23.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_23.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_23.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_23.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_23.26, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_23.27, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_23.28, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_23.29, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_23.30, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_23.31, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_23.32, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_23.33, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_23.34, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_23.35, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.0 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c0330a0_0;
    %add;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %vpi_call 4 58 "$display", "ALU ADD: %h + %h = %h", v000001957c032100_0, v000001957c0330a0_0, v000001957c0351f0_0 {0 0 0};
    %jmp T_23.37;
T_23.1 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c0330a0_0;
    %sub;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %vpi_call 4 62 "$display", "ALU SUB: %h - %h = %h", v000001957c032100_0, v000001957c0330a0_0, v000001957c0351f0_0 {0 0 0};
    %jmp T_23.37;
T_23.2 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c0330a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.3 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c0330a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_23.38, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_23.39, 8;
T_23.38 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.39, 8;
 ; End of false expr.
    %blend;
T_23.39;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.4 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c0330a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_23.40, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_23.41, 8;
T_23.40 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.41, 8;
 ; End of false expr.
    %blend;
T_23.41;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.5 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c0330a0_0;
    %xor;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.6 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c0330a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.7 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c0330a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.8 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c0330a0_0;
    %or;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.9 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c0330a0_0;
    %and;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.10 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c034570_0;
    %add;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.11 ;
    %load/vec4 v000001957c032100_0;
    %ix/getv 4, v000001957c034250_0;
    %shiftl 4;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.12 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c034570_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_23.42, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_23.43, 8;
T_23.42 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.43, 8;
 ; End of false expr.
    %blend;
T_23.43;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.13 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c034570_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_23.44, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_23.45, 8;
T_23.44 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.45, 8;
 ; End of false expr.
    %blend;
T_23.45;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.14 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c034570_0;
    %xor;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.15 ;
    %load/vec4 v000001957c032100_0;
    %ix/getv 4, v000001957c034250_0;
    %shiftr 4;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.16 ;
    %load/vec4 v000001957c032100_0;
    %ix/getv 4, v000001957c034250_0;
    %shiftr/s 4;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.17 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c034570_0;
    %or;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.18 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c034570_0;
    %and;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.19 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c034570_0;
    %add;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.20 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c034570_0;
    %add;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.21 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c034570_0;
    %add;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.22 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c034570_0;
    %add;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.23 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c034570_0;
    %add;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.24 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c034570_0;
    %add;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.25 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c034570_0;
    %add;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.26 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c034570_0;
    %add;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.27 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c035c90_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_23.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_23.47, 8;
T_23.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.47, 8;
 ; End of false expr.
    %blend;
T_23.47;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.28 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c035c90_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_23.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_23.49, 8;
T_23.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.49, 8;
 ; End of false expr.
    %blend;
T_23.49;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.29 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c035c90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_23.50, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_23.51, 8;
T_23.50 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.51, 8;
 ; End of false expr.
    %blend;
T_23.51;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.30 ;
    %load/vec4 v000001957c035c90_0;
    %load/vec4 v000001957c032100_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_23.52, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_23.53, 8;
T_23.52 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.53, 8;
 ; End of false expr.
    %blend;
T_23.53;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.31 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c035c90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_23.54, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_23.55, 8;
T_23.54 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.55, 8;
 ; End of false expr.
    %blend;
T_23.55;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.32 ;
    %load/vec4 v000001957c035c90_0;
    %load/vec4 v000001957c032100_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_23.56, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_23.57, 8;
T_23.56 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.57, 8;
 ; End of false expr.
    %blend;
T_23.57;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.33 ;
    %load/vec4 v000001957c034570_0;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.34 ;
    %load/vec4 v000001957c034570_0;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.35 ;
    %load/vec4 v000001957c032100_0;
    %load/vec4 v000001957c034570_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v000001957c0351f0_0, 0, 32;
    %jmp T_23.37;
T_23.37 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001957bdf5770;
T_24 ;
    %wait E_000001957bf6bf90;
    %load/vec4 v000001957c036c70_0;
    %flag_set/vec4 8;
    %load/vec4 v000001957c038430_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v000001957c0361d0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_24.0, 8;
    %vpi_call 8 90 "$display", "BRANCH DEBUG: PC=%h, imm=%h, target=%h, condition=%b", v000001957c036a90_0, v000001957c0381b0_0, v000001957c034ed0_0, v000001957c035830_0 {0 0 0};
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001957bdb4680;
T_25 ;
    %wait E_000001957bf6bf90;
    %load/vec4 v000001957c033dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c033aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c0336e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c0321a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c033500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c032d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c033140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c0324c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c033460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001957c032240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c031130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c032ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c032ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c0335a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001957c032560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c030190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c030b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c031270_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001957c033960_0;
    %assign/vec4 v000001957c033aa0_0, 0;
    %load/vec4 v000001957c032a60_0;
    %assign/vec4 v000001957c0336e0_0, 0;
    %load/vec4 v000001957c033d20_0;
    %assign/vec4 v000001957c0321a0_0, 0;
    %load/vec4 v000001957c0338c0_0;
    %assign/vec4 v000001957c033500_0, 0;
    %load/vec4 v000001957c033be0_0;
    %assign/vec4 v000001957c032d80_0, 0;
    %load/vec4 v000001957c0322e0_0;
    %assign/vec4 v000001957c033140_0, 0;
    %load/vec4 v000001957c033320_0;
    %assign/vec4 v000001957c0324c0_0, 0;
    %load/vec4 v000001957c032420_0;
    %assign/vec4 v000001957c033460_0, 0;
    %load/vec4 v000001957c032f60_0;
    %assign/vec4 v000001957c032240_0, 0;
    %load/vec4 v000001957c030910_0;
    %assign/vec4 v000001957c031130_0, 0;
    %load/vec4 v000001957c033640_0;
    %assign/vec4 v000001957c032ec0_0, 0;
    %load/vec4 v000001957c032060_0;
    %assign/vec4 v000001957c032ba0_0, 0;
    %load/vec4 v000001957c032920_0;
    %assign/vec4 v000001957c0335a0_0, 0;
    %load/vec4 v000001957c033000_0;
    %assign/vec4 v000001957c032560_0, 0;
    %load/vec4 v000001957c0309b0_0;
    %assign/vec4 v000001957c030190_0, 0;
    %load/vec4 v000001957c030230_0;
    %assign/vec4 v000001957c030b90_0, 0;
    %load/vec4 v000001957c030f50_0;
    %assign/vec4 v000001957c031270_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001957c0428d0;
T_26 ;
    %wait E_000001957bf6bf90;
    %load/vec4 v000001957c04f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001957c04f930_0, 0, 32;
T_26.2 ;
    %load/vec4 v000001957c04f930_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001957c04f930_0;
    %store/vec4a v000001957c04ed50, 4, 0;
    %load/vec4 v000001957c04f930_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c04f930_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001957c04fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v000001957c04f610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %jmp T_26.9;
T_26.6 ;
    %load/vec4 v000001957c04e990_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001957c04edf0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001957c04ed50, 0, 4;
    %jmp T_26.9;
T_26.7 ;
    %load/vec4 v000001957c04edf0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_26.10, 4;
    %load/vec4 v000001957c04e990_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001957c04edf0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001957c04ed50, 0, 4;
    %load/vec4 v000001957c04e990_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001957c04edf0_0;
    %parti/s 10, 0, 2;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001957c04ed50, 0, 4;
T_26.10 ;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v000001957c04edf0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_26.12, 4;
    %load/vec4 v000001957c04e990_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001957c04edf0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001957c04ed50, 0, 4;
    %load/vec4 v000001957c04e990_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001957c04edf0_0;
    %parti/s 10, 0, 2;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001957c04ed50, 0, 4;
    %load/vec4 v000001957c04e990_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001957c04edf0_0;
    %parti/s 10, 0, 2;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001957c04ed50, 0, 4;
    %load/vec4 v000001957c04e990_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001957c04edf0_0;
    %parti/s 10, 0, 2;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001957c04ed50, 0, 4;
T_26.12 ;
    %jmp T_26.9;
T_26.9 ;
    %pop/vec4 1;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001957c042100;
T_27 ;
    %wait E_000001957bf6bf90;
    %load/vec4 v000001957c0417b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c040ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c0409f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c040db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c040c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001957c040770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c040b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c040810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c0412b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c0418f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001957c041670_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001957c041710_0;
    %assign/vec4 v000001957c040ef0_0, 0;
    %load/vec4 v000001957c041ad0_0;
    %assign/vec4 v000001957c0409f0_0, 0;
    %load/vec4 v000001957c0413f0_0;
    %assign/vec4 v000001957c040db0_0, 0;
    %load/vec4 v000001957c041170_0;
    %assign/vec4 v000001957c040c70_0, 0;
    %load/vec4 v000001957c041df0_0;
    %assign/vec4 v000001957c040770_0, 0;
    %load/vec4 v000001957c041490_0;
    %assign/vec4 v000001957c040b30_0, 0;
    %load/vec4 v000001957c041990_0;
    %assign/vec4 v000001957c040810_0, 0;
    %load/vec4 v000001957c040950_0;
    %assign/vec4 v000001957c0412b0_0, 0;
    %load/vec4 v000001957c041d50_0;
    %assign/vec4 v000001957c0418f0_0, 0;
    %load/vec4 v000001957c040a90_0;
    %assign/vec4 v000001957c041670_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001957bdb44f0;
T_28 ;
    %wait E_000001957bf6bf90;
    %load/vec4 v000001957c0588d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001957c054550_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001957c054550_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001957c054550_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001957bdb44f0;
T_29 ;
    %wait E_000001957bf6bf90;
    %vpi_call 6 45 "$display", "TOP DUT >>> internal cycle = %0d", v000001957c054550_0 {0 0 0};
    %jmp T_29;
    .thread T_29;
    .scope S_000001957bfd7b40;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c0592d0_0, 0, 1;
T_30.0 ;
    %delay 5000, 0;
    %load/vec4 v000001957c0592d0_0;
    %inv;
    %store/vec4 v000001957c0592d0_0, 0, 1;
    %jmp T_30.0;
    %end;
    .thread T_30;
    .scope S_000001957bfd7b40;
T_31 ;
    %vpi_call 5 65 "$dumpfile", "branch_jump_test.vcd" {0 0 0};
    %vpi_call 5 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001957bfd7b40 {0 0 0};
    %end;
    .thread T_31;
    .scope S_000001957bfd7b40;
T_32 ;
    %vpi_call 5 71 "$display", "================================================================" {0 0 0};
    %vpi_call 5 72 "$display", "        BRANCH/JUMP/JALR PROCESSOR VERIFICATION" {0 0 0};
    %vpi_call 5 73 "$display", "================================================================" {0 0 0};
    %vpi_call 5 74 "$display", "Testing: BEQ, BNE, JAL, JALR instructions" {0 0 0};
    %vpi_call 5 75 "$display", "================================================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001957c059370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001957c059d70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001957c057070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001957c056fd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c059c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c059af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c057b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c0599b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c059910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c058a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c057390_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_32.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.1, 5;
    %jmp/1 T_32.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001957bf6bf90;
    %jmp T_32.0;
T_32.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001957c057390_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_32.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.3, 5;
    %jmp/1 T_32.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001957bf6bf90;
    %jmp T_32.2;
T_32.3 ;
    %pop/vec4 1;
    %fork TD_tb_branch_jump_test.test_basic_functionality, S_000001957c042290;
    %join;
    %vpi_call 5 100 "$display", "\012--- BRANCH/JUMP/JALR MONITORING STARTED ---" {0 0 0};
    %vpi_call 5 101 "$display", "Watching for instruction execution and PC changes..." {0 0 0};
    %end;
    .thread T_32;
    .scope S_000001957bfd7b40;
T_33 ;
    %wait E_000001957bf6bf90;
    %load/vec4 v000001957c057390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v000001957c059370_0;
    %addi 1, 0, 32;
    %store/vec4 v000001957c059370_0, 0, 32;
    %load/vec4 v000001957c059370_0;
    %pushi/vec4 5, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.2, 4;
    %vpi_call 5 111 "$display", "C%3d | PC=%08h | r1=%08h | r2=%08h | r9=%08h | r10=%08h", v000001957c059370_0, v000001957c057110_0, v000001957c0594b0_0, v000001957c059730_0, v000001957c057250_0, v000001957c0577f0_0 {0 0 0};
T_33.2 ;
    %load/vec4 v000001957c059c30_0;
    %nor/r;
    %load/vec4 v000001957c057250_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %fork TD_tb_branch_jump_test.test_beq_taken, S_000001957c042740;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c059c30_0, 0, 1;
T_33.4 ;
    %load/vec4 v000001957c059af0_0;
    %nor/r;
    %load/vec4 v000001957c057250_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %fork TD_tb_branch_jump_test.test_bne_taken, S_000001957c0425b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c059af0_0, 0, 1;
T_33.6 ;
    %load/vec4 v000001957c057b10_0;
    %nor/r;
    %load/vec4 v000001957c057250_0;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %fork TD_tb_branch_jump_test.test_beq_not_taken, S_000001957c042420;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c057b10_0, 0, 1;
T_33.8 ;
    %load/vec4 v000001957c0599b0_0;
    %nor/r;
    %load/vec4 v000001957c057250_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001957c0577f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.10, 8;
    %fork TD_tb_branch_jump_test.test_jal, S_000001957c05a2f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c0599b0_0, 0, 1;
T_33.10 ;
    %load/vec4 v000001957c059910_0;
    %nor/r;
    %load/vec4 v000001957c057250_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001957c059730_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.12, 8;
    %fork TD_tb_branch_jump_test.test_jalr, S_000001957c05ade0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c059910_0, 0, 1;
T_33.12 ;
    %load/vec4 v000001957c058a10_0;
    %nor/r;
    %load/vec4 v000001957c059c30_0;
    %and;
    %load/vec4 v000001957c059af0_0;
    %and;
    %load/vec4 v000001957c057b10_0;
    %and;
    %load/vec4 v000001957c0599b0_0;
    %and;
    %load/vec4 v000001957c059910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001957c058a10_0, 0, 1;
    %vpi_call 5 150 "$display", "\012*** ALL BRANCH/JUMP TESTS COMPLETED ***" {0 0 0};
    %delay 20000, 0;
    %fork TD_tb_branch_jump_test.generate_final_report, S_000001957c041f70;
    %join;
    %vpi_call 5 153 "$finish" {0 0 0};
T_33.14 ;
    %load/vec4 v000001957c059370_0;
    %cmpi/u 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_33.16, 5;
    %vpi_call 5 158 "$display", "*** SAFETY TIMEOUT ***" {0 0 0};
    %vpi_call 5 159 "$display", "Completed tests: BEQ_taken=%b, BNE_taken=%b, BEQ_not_taken=%b, JAL=%b, JALR=%b", v000001957c059c30_0, v000001957c059af0_0, v000001957c057b10_0, v000001957c0599b0_0, v000001957c059910_0 {0 0 0};
    %fork TD_tb_branch_jump_test.generate_final_report, S_000001957c041f70;
    %join;
    %vpi_call 5 162 "$finish" {0 0 0};
T_33.16 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "dynamic_branch_predictor\two_bit_saturating_counter.v";
    "alu\alu_tb.v";
    "alu\alu.v";
    "testbench.v";
    "top_riscv_module\top_riscv.v";
    "pipeline_registers\ex_mem_registers.v";
    "stages\ex_stage.v";
    "forwarding_unit\forwarding_unit.v";
    "pipeline_registers\id_ex_register.v";
    "stages\id_stage.v";
    "control_unit\control_unit.v";
    "hazard_detection\hazard_detection_unit.v";
    "register_file\rfu.v";
    "pipeline_registers\if_id_registers.v";
    "stages\if_stage.v";
    "instruction_memory\imu.v";
    "pipeline_registers\mem_wb_registers.v";
    "stages\dmu_stage.v";
    "data_memory_unit\dmu.v";
    "stages\write_back.v";
