<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/Disassembler/X86Disassembler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li><li class="navelem"><a class="el" href="dir_2560eea5b289d3eb82407ff5927ed31f.html">Disassembler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">X86Disassembler.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="X86Disassembler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- X86Disassembler.cpp - Disassembler for x86 and x86_64 -------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file is part of the X86 Disassembler.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// It contains code to translate the data produced by the decoder into</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//  MCInsts.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">// The X86 disassembler is a table-driven disassembler for the 16-, 32-, and</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// 64-bit X86 instruction sets.  The main decode sequence for an assembly</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// instruction in this disassembler is:</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">//</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// 1. Read the prefix bytes and determine the attributes of the instruction.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//    These attributes, recorded in enum attributeBits</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">//    (X86DisassemblerDecoderCommon.h), form a bitmask.  The table CONTEXTS_SYM</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">//    provides a mapping from bitmasks to contexts, which are represented by</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//    enum InstructionContext (ibid.).</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">//</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// 2. Read the opcode, and determine what kind of opcode it is.  The</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//    disassembler distinguishes four kinds of opcodes, which are enumerated in</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//    OpcodeType (X86DisassemblerDecoderCommon.h): one-byte (0xnn), two-byte</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">//    (0x0f 0xnn), three-byte-38 (0x0f 0x38 0xnn), or three-byte-3a</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">//    (0x0f 0x3a 0xnn).  Mandatory prefixes are treated as part of the context.</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">//</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// 3. Depending on the opcode type, look in one of four ClassDecision structures</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">//    (X86DisassemblerDecoderCommon.h).  Use the opcode class to determine which</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">//    OpcodeDecision (ibid.) to look the opcode in.  Look up the opcode, to get</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">//    a ModRMDecision (ibid.).</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">//</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">// 4. Some instructions, such as escape opcodes or extended opcodes, or even</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">//    instructions that have ModRM*Reg / ModRM*Mem forms in LLVM, need the</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">//    ModR/M byte to complete decode.  The ModRMDecision&#39;s type is an entry from</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">//    ModRMDecisionType (X86DisassemblerDecoderCommon.h) that indicates if the</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">//    ModR/M byte is required and how to interpret it.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">//</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// 5. After resolving the ModRMDecision, the disassembler has a unique ID</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">//    of type InstrUID (X86DisassemblerDecoderCommon.h).  Looking this ID up in</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">//    INSTRUCTIONS_SYM yields the name of the instruction and the encodings and</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">//    meanings of its operands.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">//</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">// 6. For each operand, its encoding is an entry from OperandEncoding</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">//    (X86DisassemblerDecoderCommon.h) and its type is an entry from</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">//    OperandType (ibid.).  The encoding indicates how to read it from the</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">//    instruction; the type indicates how to interpret the value once it has</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">//    been read.  For example, a register operand could be stored in the R/M</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">//    field of the ModR/M byte, the REG field of the ModR/M byte, or added to</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//    the main opcode.  This is orthogonal from its meaning (an GPR or an XMM</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">//    register, for instance).  Given this information, the operands can be</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//    extracted and interpreted.</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">//</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">// 7. As the last step, the disassembler translates the instruction information</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">//    and operands into a format understandable by the client - in this case, an</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//    MCInst for use by the MC infrastructure.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">//</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">// The disassembler is broken broadly into two parts: the table emitter that</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">// emits the instruction decode tables discussed above during compilation, and</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">// the disassembler itself.  The table emitter is documented in more detail in</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">// utils/TableGen/X86DisassemblerEmitter.h.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">//</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">// X86Disassembler.cpp contains the code responsible for step 7, and for</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">//   invoking the decoder to execute steps 1-6.</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">// X86DisassemblerDecoderCommon.h contains the definitions needed by both the</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">//   table emitter and the disassembler.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">// X86DisassemblerDecoder.h contains the public interface of the decoder,</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">//   factored out into C for possible use by other projects.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">// X86DisassemblerDecoder.c contains the source code of the decoder, which is</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">//   responsible for steps 1-6.</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">//</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#include &quot;<a class="code" href="X86BaseInfo_8h.html">MCTargetDesc/X86BaseInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#include &quot;<a class="code" href="X86MCTargetDesc_8h.html">MCTargetDesc/X86MCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#include &quot;<a class="code" href="X86TargetInfo_8h.html">TargetInfo/X86TargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#include &quot;<a class="code" href="X86DisassemblerDecoder_8h.html">X86DisassemblerDecoder.h</a>&quot;</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#include &quot;<a class="code" href="MCDisassembler_8h.html">llvm/MC/MCDisassembler/MCDisassembler.h</a>&quot;</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm_1_1X86Disassembler.html">llvm::X86Disassembler</a>;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   93</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;x86-disassembler&quot;</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a292dd20fe22be69bbc6caf4e1470c3e0">   95</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1X86Disassembler.html#a292dd20fe22be69bbc6caf4e1470c3e0">llvm::X86Disassembler::Debug</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="GraphWriter_8h.html#ad62b5ad4352d8d92273fbd506ea803cd">file</a>, <span class="keywordtype">unsigned</span> line,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>                                  <span class="keyword">const</span> <span class="keywordtype">char</span> *s) {</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code hl_variable" href="GraphWriter_8h.html#ad62b5ad4352d8d92273fbd506ea803cd">file</a> &lt;&lt; <span class="stringliteral">&quot;:&quot;</span> &lt;&lt; line &lt;&lt; <span class="stringliteral">&quot;: &quot;</span> &lt;&lt; s;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>}</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86Disassembler.html#a65372c271bfdee54051a7f1a762e8078">  100</a></span><a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_function" href="namespacellvm_1_1X86Disassembler.html#a65372c271bfdee54051a7f1a762e8078">llvm::X86Disassembler::GetInstrName</a>(<span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>                                                <span class="keyword">const</span> <span class="keywordtype">void</span> *mii) {</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *MII = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *<span class="keyword">&gt;</span>(mii);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="keywordflow">return</span> MII-&gt;<a class="code hl_function" href="classllvm_1_1MCInstrInfo.html#abdbb44946a6951b5d90dd5313023156f">getName</a>(Opcode);</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>}</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">  106</a></span><span class="preprocessor">#define debug(s) LLVM_DEBUG(Debug(__FILE__, __LINE__, s));</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">// Fill-ins to make the compiler happy.  These constants are never actually</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">//   assigned; they are just filler to make an automatically-generated switch</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">//   statement work.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="keyword">namespace </span>X86 {</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9a054eabdfa18b90440948ed7de90566f6">  115</a></span>    <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9a054eabdfa18b90440948ed7de90566f6">BX_SI</a> = 500,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9a479de3ea37ad5b24dd2965b879747f6b">  116</a></span>    <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9a479de3ea37ad5b24dd2965b879747f6b">BX_DI</a> = 501,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9a9ab738e845db4698317ac000ef40e1fa">  117</a></span>    <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9a9ab738e845db4698317ac000ef40e1fa">BP_SI</a> = 502,</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9a08bf612dd15d4704289288f0e2467158">  118</a></span>    <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9a08bf612dd15d4704289288f0e2467158">BP_DI</a> = 503,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9ac3848eebb47273fc0d103aa6e8f2b792">  119</a></span>    <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9ac3848eebb47273fc0d103aa6e8f2b792">sib</a>   = 504,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9a3988fbb34b7d4089448cf3bf2c2e21d2">sib64</a> = 505</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9a3988fbb34b7d4089448cf3bf2c2e21d2">  121</a></span>  };</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>}</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>}</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#ae99d82425a463a5dd5413112fda5ed17">translateInstruction</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;target,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>                                <a class="code hl_struct" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;source,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis);</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"></span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/// Generic disassembler for all X86 platforms. All each platform class should</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/// have to do is subclass the constructor, and provide a different</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/// disassemblerMode value.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"></span><span class="keyword">class </span>X86GenericDisassembler : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> {</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  std::unique_ptr&lt;const MCInstrInfo&gt; MII;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  X86GenericDisassembler(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code hl_class" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx,</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>                         std::unique_ptr&lt;const MCInstrInfo&gt; MII);</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1MCDisassembler.html#a3571c37527457c42b5c3f1c4ea2ee8dc">getInstruction</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;instr, uint64_t &amp;size,</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>                              <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes, uint64_t Address,</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>                              <a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;vStream,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                              <a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;cStream) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8">DisassemblerMode</a>              fMode;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>};</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>}</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>X86GenericDisassembler::X86GenericDisassembler(</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>                                         <a class="code hl_class" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx,</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>                                         std::unique_ptr&lt;const MCInstrInfo&gt; MII)</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  : <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a>(STI, Ctx), MII(<a class="code hl_namespace" href="namespacestd.html">std</a>::move(MII)) {</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;FB = STI.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>();</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  <span class="keywordflow">if</span> (FB[X86::Mode16Bit]) {</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    fMode = <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE_16BIT</a>;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FB[X86::Mode32Bit]) {</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    fMode = <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">MODE_32BIT</a>;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FB[X86::Mode64Bit]) {</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    fMode = <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  }</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid CPU mode&quot;</span>);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>}</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="keyword">struct </span><a class="code hl_class" href="classllvm_1_1Region.html">Region</a> {</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  uint64_t Base;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <a class="code hl_class" href="classllvm_1_1Region.html">Region</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes, uint64_t Base) : Bytes(Bytes), Base(Base) {}</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>};</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"></span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">/// A callback function that wraps the readByte method from Region.</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">///</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/// @param Arg      - The generic callback parameter.  In this case, this should</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">///                   be a pointer to a Region.</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/// @param Byte     - A pointer to the byte to be read.</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">/// @param Address  - The address to be read.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a85ffa74598d2bba7be4ff0007f108f37">  186</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#a85ffa74598d2bba7be4ff0007f108f37">regionReader</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *<a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, uint8_t *Byte, uint64_t <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>) {</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <span class="keyword">auto</span> *R = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1Region.html">Region</a> *<span class="keyword">&gt;</span>(<a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes = R-&gt;Bytes;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <span class="keywordtype">unsigned</span> Index = <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a> - R-&gt;Base;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="keywordflow">if</span> (Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt;= Index)</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  *Byte = Bytes[Index];</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>}</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"></span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/// logger - a callback function that wraps the operator&lt;&lt; method from</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">///   raw_ostream.</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">///</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/// @param arg      - The generic callback parameter.  This should be a pointe</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">///                   to a raw_ostream.</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">/// @param log      - A string to be logged.  logger() adds a newline.</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a8b039b49b0328a216cb2e7704d330873">  202</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#a8b039b49b0328a216cb2e7704d330873">logger</a>(<span class="keywordtype">void</span>* arg, <span class="keyword">const</span> <span class="keywordtype">char</span>* log) {</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  <span class="keywordflow">if</span> (!arg)</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;vStream = *(<span class="keyword">static_cast&lt;</span><a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a>*<span class="keyword">&gt;</span>(arg));</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  vStream &lt;&lt; log &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>}</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">//</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">// Public interface for the disassembler</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">//</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1CallSiteBase.html#a798d27f13f173e0bebae43bfe6a17474">X86GenericDisassembler::getInstruction</a>(</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Instr, uint64_t &amp;<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes, uint64_t <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;VStream, <a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CStream)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  CommentStream = &amp;CStream;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <a class="code hl_struct" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> InternalInstr;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  <a class="code hl_typedef" href="namespacellvm_1_1X86Disassembler.html#a1eccb1a3408b03d74f4e5db80ae30fc0">dlog_t</a> LoggerFn = <a class="code hl_function" href="X86Disassembler_8cpp.html#a8b039b49b0328a216cb2e7704d330873">logger</a>;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <span class="keywordflow">if</span> (&amp;VStream == &amp;<a class="code hl_function" href="namespacellvm.html#a8ad4ae565ad87db4c534952e2c88f310">nulls</a>())</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    LoggerFn = <span class="keyword">nullptr</span>; <span class="comment">// Disable logging completely if it&#39;s going to nulls().</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <a class="code hl_class" href="classllvm_1_1Region.html">Region</a> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>(Bytes, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code hl_function" href="namespacellvm_1_1X86Disassembler.html#a6be980fe626a504329e5727e92c3744b">decodeInstruction</a>(&amp;InternalInstr, <a class="code hl_function" href="X86Disassembler_8cpp.html#a85ffa74598d2bba7be4ff0007f108f37">regionReader</a>, (<span class="keyword">const</span> <span class="keywordtype">void</span> *)&amp;R,</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>                              LoggerFn, (<span class="keywordtype">void</span> *)&amp;VStream,</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>                              (<span class="keyword">const</span> <span class="keywordtype">void</span> *)MII.get(), <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, fMode);</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  <span class="keywordflow">if</span> (Ret) {</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = InternalInstr.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> - <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = InternalInstr.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afd1103179df17f2e9eee0d79997cf1fc">length</a>;</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code hl_function" href="X86Disassembler_8cpp.html#ae99d82425a463a5dd5413112fda5ed17">translateInstruction</a>(Instr, InternalInstr, <span class="keyword">this</span>);</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <span class="keywordflow">if</span> (!Ret) {</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>      <span class="keywordtype">unsigned</span> Flags = <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350aec5df73a7c3497a61671eda217adc7ab">X86::IP_NO_PREFIX</a>;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>      <span class="keywordflow">if</span> (InternalInstr.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a>)</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>        Flags |= <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a67cfccc16f5e2e2e69d3f20804774ff9">X86::IP_HAS_AD_SIZE</a>;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>      <span class="keywordflow">if</span> (!InternalInstr.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a>) {</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>        <span class="keywordflow">if</span> (InternalInstr.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a>)</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>          Flags |= <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a823f82d1e68539ba7da81b79246d2ae0">X86::IP_HAS_OP_SIZE</a>;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>        <span class="keywordflow">if</span> (InternalInstr.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#adc143cf4b45ac2f3084ad2481cd7856a">repeatPrefix</a> == 0xf2)</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>          Flags |= <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350aecd65b1d4484960a4b47c1ec3fbe5e75">X86::IP_HAS_REPEAT_NE</a>;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (InternalInstr.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#adc143cf4b45ac2f3084ad2481cd7856a">repeatPrefix</a> == 0xf3 &amp;&amp;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>                 <span class="comment">// It should not be &#39;pause&#39; f3 90</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>                 InternalInstr.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> != 0x90)</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>          Flags |= <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a6afdb4f34129d1756d5983acde2125ea">X86::IP_HAS_REPEAT</a>;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>        <span class="keywordflow">if</span> (InternalInstr.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a8e637fa4393e9c7d4cc2a52147d82893">hasLockPrefix</a>)</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>          Flags |= <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a21f6d8d4fc6a58587a2b022eb048a3bc">X86::IP_HAS_LOCK</a>;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>      }</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>      Instr.<a class="code hl_function" href="classllvm_1_1MCInst.html#a80636f9f710d053d06c8de4f755255a3">setFlags</a>(Flags);</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    }</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    <span class="keywordflow">return</span> (!Ret) ? <a class="code hl_define" href="AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a> : <a class="code hl_define" href="AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  }</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>}</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">//</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">// Private code that translates from struct InternalInstructions to MCInsts.</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">//</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"></span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">/// translateRegister - Translates an internal register to the appropriate LLVM</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">///   register, and appends it as an operand to an MCInst.</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">///</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">/// @param mcInst     - The MCInst to append to.</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">/// @param reg        - The Reg to append.</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">  268</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> reg) {</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define ENTRY(x) X86::x,</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> llvmRegnums[] = {<a class="code hl_define" href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a>};</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#undef ENTRY</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> llvmRegnum = llvmRegnums[reg];</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(llvmRegnum));</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>}</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"></span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/// tryAddingSymbolicOperand - trys to add a symbolic operand in place of the</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">/// immediate Value in the MCInst.</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">///</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">/// @param Value      - The immediate Value, has had any PC adjustment made by</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">///                     the caller.</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">/// @param isBranch   - If the instruction is a branch instruction</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">/// @param Address    - The starting address of the instruction</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">/// @param Offset     - The byte offset to this immediate in the instruction</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">/// @param Width      - The byte width of this immediate in the instruction</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">///</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">/// If the getOpInfo() function was set when setupForSymbolicDisassembly() was</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">/// called then that function is called to get any symbolic information for the</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/// immediate in the instruction using the Address, Offset and Width.  If that</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">/// returns non-zero then the symbolic information it returns is used to create</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">/// an MCExpr and that is added as an operand to the MCInst.  If getOpInfo()</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/// returns zero and isBranch is true then a symbol look up for immediate Value</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">/// is done and if a symbol is found an MCExpr is created with that, else</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">/// an MCExpr with the immediate Value is created.  This function returns true</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/// if it adds an operand to the MCInst and false otherwise.</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ac63f5f7f7ea93a855351d62632358d66">  296</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="ARMDisassembler_8cpp.html#a611b0470d1d9bc52de512a9f8a7a9945">tryAddingSymbolicOperand</a>(int64_t <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>, <span class="keywordtype">bool</span> <a class="code hl_function" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>,</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>                                     uint64_t <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, uint64_t Offset,</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>                                     uint64_t Width, <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <span class="keywordflow">return</span> Dis-&gt;<a class="code hl_function" href="classllvm_1_1MCDisassembler.html#ab1131899a9514fb8e626f3b23719d05e">tryAddingSymbolicOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <a class="code hl_function" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>,</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>                                       Offset, Width);</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>}</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"></span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/// tryAddingPcLoadReferenceComment - trys to add a comment as to what is being</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">/// referenced by a load instruction with the base register that is the rip.</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">/// These can often be addresses in a literal pool.  The Address of the</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">/// instruction and its immediate Value are used to determine the address</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">/// being referenced in the literal pool entry.  The SymbolLookUp call back will</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">/// return a pointer to a literal &#39;C&#39; string if the referenced address is an</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/// address into a section with &#39;C&#39; string literals.</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aeac70eb217b5b7b122e05d1ed5518d9c">  311</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="ARMDisassembler_8cpp.html#ac5392de8899b46f47319eef81232925b">tryAddingPcLoadReferenceComment</a>(uint64_t <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, uint64_t <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  Dis-&gt;<a class="code hl_function" href="classllvm_1_1MCDisassembler.html#a7b3f2feec2e2452107a197b7e0d2907b">tryAddingPcLoadReferenceComment</a>(<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>}</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1">  317</a></span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t <a class="code hl_variable" href="X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a>[<a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea3bd55b352ef9e15d7d40e21fbe3fdb39">SEG_OVERRIDE_max</a>] = {</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  0,        <span class="comment">// SEG_OVERRIDE_NONE</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  X86::CS,</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  X86::SS,</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  X86::DS,</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  X86::ES,</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  X86::FS,</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  X86::GS</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>};</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"></span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">/// translateSrcIndex   - Appends a source index operand to an MCInst.</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">///</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">/// @param mcInst       - The MCInst to append to.</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">/// @param insn         - The internal instruction.</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a972b23f3658215b06333703a6099eeb1">  331</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#a972b23f3658215b06333703a6099eeb1">translateSrcIndex</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="code hl_struct" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn) {</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <span class="keywordtype">unsigned</span> baseRegNo;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <span class="keywordflow">if</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>)</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>    baseRegNo = insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? X86::ESI : X86::RSI;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">MODE_32BIT</a>)</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>    baseRegNo = insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? X86::SI : X86::ESI;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE_16BIT</a>);</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    baseRegNo = insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? X86::ESI : X86::SI;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  }</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> baseReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(baseRegNo);</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(baseReg);</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> segmentReg;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  segmentReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code hl_variable" href="X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a>[insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a>]);</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(segmentReg);</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>}</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"></span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">/// translateDstIndex   - Appends a destination index operand to an MCInst.</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">///</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">/// @param mcInst       - The MCInst to append to.</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">/// @param insn         - The internal instruction.</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"></span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a4094775b51be5196cd6a6a5254530d6c">  356</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#a4094775b51be5196cd6a6a5254530d6c">translateDstIndex</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="code hl_struct" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn) {</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  <span class="keywordtype">unsigned</span> baseRegNo;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  <span class="keywordflow">if</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>)</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>    baseRegNo = insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? X86::EDI : X86::RDI;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">MODE_32BIT</a>)</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    baseRegNo = insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? X86::DI : X86::EDI;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE_16BIT</a>);</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>    baseRegNo = insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? X86::EDI : X86::DI;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  }</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> baseReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(baseRegNo);</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(baseReg);</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>}</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"></span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">/// translateImmediate  - Appends an immediate operand to an MCInst.</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">///</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">/// @param mcInst       - The MCInst to append to.</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">/// @param immediate    - The immediate value to append.</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">/// @param operand      - The operand, as stored in the descriptor table.</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">/// @param insn         - The internal instruction.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a409baefdf6be89e38deebefb129c1978">  378</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#a409baefdf6be89e38deebefb129c1978">translateImmediate</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, uint64_t immediate,</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>                               <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html">OperandSpecifier</a> &amp;operand,</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>                               <a class="code hl_struct" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn,</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  <span class="comment">// Sign-extend the immediate if necessary.</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#aab366fca16308a4d6a59305aec58b6f8">OperandType</a> type = (<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#aab366fca16308a4d6a59305aec58b6f8">OperandType</a>)operand.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ac8faf439db1a327881e373130e4fcd4d">type</a>;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  uint64_t pcrel = 0;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  <a class="code hl_function" href="AArch64AdvSIMDScalarPass_8cpp.html#af411b1dc5e26d5cc2fc0ec5829d00f34">if</a> (type == TYPE_REL) {</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    <a class="code hl_function" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    pcrel = insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a> +</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>            insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afca447a485e325201cd7d0716787f52b">immediateOffset</a> + insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a>;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    <span class="keywordflow">switch</span> (operand.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ab0367c642b33d93facb7e1df39b5f9e5">encoding</a>) {</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>    <span class="keywordflow">case</span> ENCODING_Iv:</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>      <span class="keywordflow">switch</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a>) {</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>      <span class="keywordflow">case</span> 1:</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>        <span class="keywordflow">if</span>(immediate &amp; 0x80)</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>          immediate |= ~(0xffull);</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>      <span class="keywordflow">case</span> 2:</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>        <span class="keywordflow">if</span>(immediate &amp; 0x8000)</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>          immediate |= ~(0xffffull);</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>      <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>        <span class="keywordflow">if</span>(immediate &amp; 0x80000000)</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>          immediate |= ~(0xffffffffull);</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>      <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>      }</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>    <span class="keywordflow">case</span> ENCODING_IB:</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>      <span class="keywordflow">if</span>(immediate &amp; 0x80)</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>        immediate |= ~(0xffull);</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>    <span class="keywordflow">case</span> ENCODING_IW:</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>      <span class="keywordflow">if</span>(immediate &amp; 0x8000)</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>        immediate |= ~(0xffffull);</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>    <span class="keywordflow">case</span> ENCODING_ID:</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>      <span class="keywordflow">if</span>(immediate &amp; 0x80000000)</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>        immediate |= ~(0xffffffffull);</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>    }</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  }</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <span class="comment">// By default sign-extend all X86 immediates based on their encoding.</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (type == TYPE_IMM) {</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    <span class="keywordflow">switch</span> (operand.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ab0367c642b33d93facb7e1df39b5f9e5">encoding</a>) {</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>    <span class="keywordflow">case</span> ENCODING_IB:</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>      <span class="keywordflow">if</span>(immediate &amp; 0x80)</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>        immediate |= ~(0xffull);</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>    <span class="keywordflow">case</span> ENCODING_IW:</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>      <span class="keywordflow">if</span>(immediate &amp; 0x8000)</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>        immediate |= ~(0xffffull);</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>    <span class="keywordflow">case</span> ENCODING_ID:</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>      <span class="keywordflow">if</span>(immediate &amp; 0x80000000)</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>        immediate |= ~(0xffffffffull);</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    <span class="keywordflow">case</span> ENCODING_IO:</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    }</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  }</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  <span class="keywordflow">switch</span> (type) {</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>  <span class="keywordflow">case</span> TYPE_XMM:</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>    mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::XMM0 + (immediate &gt;&gt; 4)));</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  <span class="keywordflow">case</span> TYPE_YMM:</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::YMM0 + (immediate &gt;&gt; 4)));</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  <span class="keywordflow">case</span> TYPE_ZMM:</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>    mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::ZMM0 + (immediate &gt;&gt; 4)));</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>    <span class="comment">// operand is 64 bits wide.  Do nothing.</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  }</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  <span class="keywordflow">if</span>(!<a class="code hl_function" href="ARMDisassembler_8cpp.html#a611b0470d1d9bc52de512a9f8a7a9945">tryAddingSymbolicOperand</a>(immediate + pcrel, <a class="code hl_function" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>, insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a>,</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>                               insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afca447a485e325201cd7d0716787f52b">immediateOffset</a>, insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a>,</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>                               mcInst, Dis))</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>    mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(immediate));</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <span class="keywordflow">if</span> (type == TYPE_MOFFS) {</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>    <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> segmentReg;</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>    segmentReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code hl_variable" href="X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a>[insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a>]);</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>    mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(segmentReg);</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  }</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>}</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment"></span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">/// translateRMRegister - Translates a register stored in the R/M field of the</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">///   ModR/M byte to its LLVM equivalent and appends it to an MCInst.</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">/// @param mcInst       - The MCInst to append to.</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">/// @param insn         - The internal instruction to extract the R/M field</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">///                       from.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">/// @return             - 0 on success; -1 otherwise</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aea1e232218bf327acf353b1f07db2f86">  484</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#aea1e232218bf327acf353b1f07db2f86">translateRMRegister</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst,</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>                                <a class="code hl_struct" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn) {</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  <span class="keywordflow">if</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA_BASE_sib || insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA_BASE_sib64) {</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>    <a class="code hl_define" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;A R/M register operand may not have a SIB byte&quot;</span>);</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  }</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  <span class="keywordflow">switch</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a>) {</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>    <a class="code hl_define" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected EA base register&quot;</span>);</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">EA_BASE_NONE</a>:</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>    <a class="code hl_define" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;EA_BASE_NONE for ModR/M base&quot;</span>);</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="preprocessor">#define ENTRY(x) case EA_BASE_##x:</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <a class="code hl_define" href="X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">#undef ENTRY</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>    <a class="code hl_define" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;A R/M register operand may not have a base; &quot;</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>          <span class="stringliteral">&quot;the operand must be a register.&quot;</span>);</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">#define ENTRY(x)                                                      \</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">  case EA_REG_##x:                                                    \</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">    mcInst.addOperand(MCOperand::createReg(X86::x)); break;</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <a class="code hl_define" href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">#undef ENTRY</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  }</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>}</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"></span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">/// translateRMMemory - Translates a memory operand stored in the Mod and R/M</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">///   fields of an internal instruction (and possibly its SIB byte) to a memory</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">///   operand in LLVM&#39;s format, and appends it to an MCInst.</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">///</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">/// @param mcInst       - The MCInst to append to.</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">/// @param insn         - The instruction to extract Mod, R/M, and SIB fields</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">///                       from.</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">/// @return             - 0 on success; nonzero otherwise</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ad1c30e097c62d7d189050daf0e6cbe7b">  522</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#ad1c30e097c62d7d189050daf0e6cbe7b">translateRMMemory</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="code hl_struct" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn,</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  <span class="comment">// Addresses in an MCInst are represented as five operands:</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  <span class="comment">//   1. basereg       (register)  The R/M base, or (if there is a SIB) the</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  <span class="comment">//                                SIB base</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <span class="comment">//   2. scaleamount   (immediate) 1, or (if there is a SIB) the specified</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <span class="comment">//                                scale amount</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  <span class="comment">//   3. indexreg      (register)  x86_registerNONE, or (if there is a SIB)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <span class="comment">//                                the index (which is multiplied by the</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  <span class="comment">//                                scale amount)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  <span class="comment">//   4. displacement  (immediate) 0, or the displacement if there is one</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  <span class="comment">//   5. segmentreg    (register)  x86_registerNONE for now, but could be set</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  <span class="comment">//                                if we have segment overrides</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> baseReg;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> scaleAmount;</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> indexReg;</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> displacement;</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> segmentReg;</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  uint64_t pcrel = 0;</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  <span class="keywordflow">if</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA_BASE_sib || insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA_BASE_sib64) {</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>    <span class="keywordflow">if</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">SIB_BASE_NONE</a>) {</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>      <span class="keywordflow">switch</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a>) {</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>        <a class="code hl_define" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected sibBase&quot;</span>);</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="preprocessor">#define ENTRY(x)                                          \</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="preprocessor">      case SIB_BASE_##x:                                  \</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="preprocessor">        baseReg = MCOperand::createReg(X86::x); break;</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>      <a class="code hl_define" href="X86DisassemblerDecoder_8h.html#a967004f254ec4b0e36dca9b2db27f139">ALL_SIB_BASES</a></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="preprocessor">#undef ENTRY</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>      }</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>      baseReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::NoRegister);</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>    }</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    <span class="keywordflow">if</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> != <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee">SIB_INDEX_NONE</a>) {</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>      <span class="keywordflow">switch</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a>) {</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>        <a class="code hl_define" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected sibIndex&quot;</span>);</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="preprocessor">#define ENTRY(x)                                          \</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">      case SIB_INDEX_##x:                                 \</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">        indexReg = MCOperand::createReg(X86::x); break;</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>      <a class="code hl_define" href="X86DisassemblerDecoder_8h.html#aa49626340dd008810da4c2f48358f4e5">EA_BASES_32BIT</a></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>      <a class="code hl_define" href="X86DisassemblerDecoder_8h.html#a67e6e1688bcff4c9ea17a36f5cd8b8b0">EA_BASES_64BIT</a></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>      <a class="code hl_define" href="X86DisassemblerDecoder_8h.html#a7c194da583ffb0dd2fab50331e4cbc41">REGS_XMM</a></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>      <a class="code hl_define" href="X86DisassemblerDecoder_8h.html#a6fc6928518e9a8c348d985bec97d382e">REGS_YMM</a></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>      <a class="code hl_define" href="X86DisassemblerDecoder_8h.html#acffec50bf53b6bde81c96e0951d577eb">REGS_ZMM</a></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="preprocessor">#undef ENTRY</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>      }</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>      <span class="comment">// Use EIZ/RIZ for a few ambiguous cases where the SIB byte is present,</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>      <span class="comment">// but no index is used and modrm alone should have been enough.</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>      <span class="comment">// -No base register in 32-bit mode. In 64-bit mode this is used to</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>      <span class="comment">//  avoid rip-relative addressing.</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>      <span class="comment">// -Any base register used other than ESP/RSP/R12D/R12. Using these as a</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>      <span class="comment">//  base always requires a SIB byte.</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>      <span class="comment">// -A scale other than 1 is used.</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>      <span class="keywordflow">if</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a85eb1bfec569b970d44a12aad0488634">sibScale</a> != 1 ||</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>          (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">SIB_BASE_NONE</a> &amp;&amp; insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> != <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>) ||</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>          (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">SIB_BASE_NONE</a> &amp;&amp;</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>           insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != SIB_BASE_ESP &amp;&amp; insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != SIB_BASE_RSP &amp;&amp;</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>           insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != SIB_BASE_R12D &amp;&amp; insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != SIB_BASE_R12)) {</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>        indexReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> == 4 ? X86::EIZ :</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>                                                                X86::RIZ);</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>      } <span class="keywordflow">else</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>        indexReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::NoRegister);</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>    }</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span> </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>    scaleAmount = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a85eb1bfec569b970d44a12aad0488634">sibScale</a>);</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>    <span class="keywordflow">switch</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a>) {</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">EA_BASE_NONE</a>:</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>      <span class="keywordflow">if</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">EA_DISP_NONE</a>) {</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>        <a class="code hl_define" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;EA_BASE_NONE and EA_DISP_NONE for ModR/M base&quot;</span>);</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>      }</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>      <span class="keywordflow">if</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>){</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>        pcrel = insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a> +</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>                insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">displacementOffset</a> + insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a>;</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>        <a class="code hl_function" href="ARMDisassembler_8cpp.html#ac5392de8899b46f47319eef81232925b">tryAddingPcLoadReferenceComment</a>(insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a> +</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>                                        insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">displacementOffset</a>,</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>                                        insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> + pcrel, Dis);</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>        <span class="comment">// Section 2.2.1.6</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>        baseReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> == 4 ? X86::EIP :</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>                                                               X86::RIP);</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>      }</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>        baseReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::NoRegister);</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>      indexReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::NoRegister);</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>    <span class="keywordflow">case</span> EA_BASE_BX_SI:</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>      baseReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::BX);</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>      indexReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::SI);</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>    <span class="keywordflow">case</span> EA_BASE_BX_DI:</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>      baseReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::BX);</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>      indexReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::DI);</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>    <span class="keywordflow">case</span> EA_BASE_BP_SI:</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>      baseReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::BP);</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>      indexReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::SI);</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>    <span class="keywordflow">case</span> EA_BASE_BP_DI:</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>      baseReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::BP);</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>      indexReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::DI);</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>      indexReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::NoRegister);</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>      <span class="keywordflow">switch</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a>) {</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>        <a class="code hl_define" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected eaBase&quot;</span>);</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>        <span class="comment">// Here, we will use the fill-ins defined above.  However,</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>        <span class="comment">//   BX_SI, BX_DI, BP_SI, and BP_DI are all handled above and</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>        <span class="comment">//   sib and sib64 were handled in the top-level if, so they&#39;re only</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>        <span class="comment">//   placeholders to keep the compiler happy.</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">#define ENTRY(x)                                        \</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">      case EA_BASE_##x:                                 \</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">        baseReg = MCOperand::createReg(X86::x); break;</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>      <a class="code hl_define" href="X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">#undef ENTRY</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">#define ENTRY(x) case EA_REG_##x:</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>      <a class="code hl_define" href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#undef ENTRY</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>        <a class="code hl_define" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;A R/M memory operand may not be a register; &quot;</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>              <span class="stringliteral">&quot;the base field must be a base.&quot;</span>);</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>      }</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>    }</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>    scaleAmount = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(1);</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  }</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  displacement = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a>);</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span> </div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  segmentReg = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code hl_variable" href="X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a>[insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a>]);</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(baseReg);</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(scaleAmount);</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(indexReg);</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  <span class="keywordflow">if</span>(!<a class="code hl_function" href="ARMDisassembler_8cpp.html#a611b0470d1d9bc52de512a9f8a7a9945">tryAddingSymbolicOperand</a>(insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> + pcrel, <span class="keyword">false</span>,</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>                               insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a>, insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">displacementOffset</a>,</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>                               insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a>, mcInst, Dis))</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>    mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(displacement);</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(segmentReg);</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>}</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"></span> </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">/// translateRM - Translates an operand stored in the R/M (and possibly SIB)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">///   byte of an instruction to LLVM form, and appends it to an MCInst.</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">///</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">/// @param mcInst       - The MCInst to append to.</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">/// @param operand      - The operand, as stored in the descriptor table.</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">/// @param insn         - The instruction to extract Mod, R/M, and SIB fields</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">///                       from.</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">/// @return             - 0 on success; nonzero otherwise</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aace6b74b8ffb4a67a94c8720813f18c2">  682</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#aace6b74b8ffb4a67a94c8720813f18c2">translateRM</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html">OperandSpecifier</a> &amp;operand,</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>                        <a class="code hl_struct" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  <span class="keywordflow">switch</span> (operand.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ac8faf439db1a327881e373130e4fcd4d">type</a>) {</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>    <a class="code hl_define" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected type for a R/M operand&quot;</span>);</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  <span class="keywordflow">case</span> TYPE_R8:</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <span class="keywordflow">case</span> TYPE_R16:</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  <span class="keywordflow">case</span> TYPE_R32:</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  <span class="keywordflow">case</span> TYPE_R64:</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  <span class="keywordflow">case</span> TYPE_Rv:</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  <span class="keywordflow">case</span> TYPE_MM64:</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  <span class="keywordflow">case</span> TYPE_XMM:</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  <span class="keywordflow">case</span> TYPE_YMM:</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  <span class="keywordflow">case</span> TYPE_ZMM:</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  <span class="keywordflow">case</span> TYPE_VK_PAIR:</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>  <span class="keywordflow">case</span> TYPE_VK:</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  <span class="keywordflow">case</span> TYPE_DEBUGREG:</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  <span class="keywordflow">case</span> TYPE_CONTROLREG:</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  <span class="keywordflow">case</span> TYPE_BNDR:</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#aea1e232218bf327acf353b1f07db2f86">translateRMRegister</a>(mcInst, insn);</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  <span class="keywordflow">case</span> TYPE_M:</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  <span class="keywordflow">case</span> TYPE_MVSIBX:</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  <span class="keywordflow">case</span> TYPE_MVSIBY:</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <span class="keywordflow">case</span> TYPE_MVSIBZ:</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#ad1c30e097c62d7d189050daf0e6cbe7b">translateRMMemory</a>(mcInst, insn, Dis);</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  }</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>}</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"></span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">/// translateFPRegister - Translates a stack position on the FPU stack to its</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">///   LLVM form, and appends it to an MCInst.</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">///</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">/// @param mcInst       - The MCInst to append to.</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">/// @param stackPos     - The stack position to translate.</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a4baeecd8498cfd4ba890951058393621">  716</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#a4baeecd8498cfd4ba890951058393621">translateFPRegister</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst,</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>                                uint8_t stackPos) {</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::ST0 + stackPos));</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>}</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"></span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">/// translateMaskRegister - Translates a 3-bit mask register number to</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">///   LLVM form, and appends it to an MCInst.</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">///</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">/// @param mcInst       - The MCInst to append to.</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">/// @param maskRegNum   - Number of mask register from 0 to 7.</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">/// @return             - false on success; true otherwise.</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a39a264ff5629dff4dc2a278f3848b4df">  727</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#a39a264ff5629dff4dc2a278f3848b4df">translateMaskRegister</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst,</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>                                uint8_t maskRegNum) {</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>  <span class="keywordflow">if</span> (maskRegNum &gt;= 8) {</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>    <a class="code hl_define" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Invalid mask register number&quot;</span>);</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>  }</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(X86::K0 + maskRegNum));</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>}</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"></span> </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">/// translateOperand - Translates an operand stored in an internal instruction</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">///   to LLVM&#39;s format and appends it to an MCInst.</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment">///</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment">/// @param mcInst       - The MCInst to append to.</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">/// @param operand      - The operand, as stored in the descriptor table.</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">/// @param insn         - The internal instruction.</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">/// @return             - false on success; true otherwise.</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">  745</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html">OperandSpecifier</a> &amp;operand,</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>                             <a class="code hl_struct" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn,</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <span class="keywordflow">switch</span> (operand.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ab0367c642b33d93facb7e1df39b5f9e5">encoding</a>) {</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>    <a class="code hl_define" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unhandled operand encoding during translation&quot;</span>);</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  <span class="keywordflow">case</span> ENCODING_REG:</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>    <a class="code hl_function" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0869d511c69dbc7ca0d257b16c93b0c6">reg</a>);</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  <span class="keywordflow">case</span> ENCODING_WRITEMASK:</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#a39a264ff5629dff4dc2a278f3848b4df">translateMaskRegister</a>(mcInst, insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a470c2d5240e9910df12140a2a4e78b73">writemask</a>);</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>  <a class="code hl_define" href="X86DisassemblerDecoderCommon_8h.html#a3fd192bea7092fa66a95e4ca0cf236fe">CASE_ENCODING_RM</a>:</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  <a class="code hl_define" href="X86DisassemblerDecoderCommon_8h.html#a2a7d2bc3ef8e759126222de6b4d440fe">CASE_ENCODING_VSIB</a>:</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#aace6b74b8ffb4a67a94c8720813f18c2">translateRM</a>(mcInst, operand, insn, Dis);</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  <span class="keywordflow">case</span> ENCODING_IB:</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  <span class="keywordflow">case</span> ENCODING_IW:</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  <span class="keywordflow">case</span> ENCODING_ID:</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  <span class="keywordflow">case</span> ENCODING_IO:</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  <span class="keywordflow">case</span> ENCODING_Iv:</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  <span class="keywordflow">case</span> ENCODING_Ia:</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>    <a class="code hl_function" href="X86Disassembler_8cpp.html#a409baefdf6be89e38deebefb129c1978">translateImmediate</a>(mcInst,</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>                       insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">immediates</a>[insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a868d56868e1ef47e4232797924657b46">numImmediatesTranslated</a>++],</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>                       operand,</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>                       insn,</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>                       Dis);</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  <span class="keywordflow">case</span> ENCODING_IRC:</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>    mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a1fb6f49de943aa22baa9a9ce75cbcf35">RC</a>));</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  <span class="keywordflow">case</span> ENCODING_SI:</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#a972b23f3658215b06333703a6099eeb1">translateSrcIndex</a>(mcInst, insn);</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  <span class="keywordflow">case</span> ENCODING_DI:</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#a4094775b51be5196cd6a6a5254530d6c">translateDstIndex</a>(mcInst, insn);</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  <span class="keywordflow">case</span> ENCODING_RB:</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  <span class="keywordflow">case</span> ENCODING_RW:</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>  <span class="keywordflow">case</span> ENCODING_RD:</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  <span class="keywordflow">case</span> ENCODING_RO:</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  <span class="keywordflow">case</span> ENCODING_Rv:</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>    <a class="code hl_function" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a>);</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  <span class="keywordflow">case</span> ENCODING_CC:</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>    mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">immediates</a>[1]));</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>  <span class="keywordflow">case</span> ENCODING_FP:</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>    <a class="code hl_function" href="X86Disassembler_8cpp.html#a4baeecd8498cfd4ba890951058393621">translateFPRegister</a>(mcInst, insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a> &amp; 7);</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>  <span class="keywordflow">case</span> ENCODING_VVVV:</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>    <a class="code hl_function" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aef9fa9afc0f128a5541cdc1944ebc076">vvvv</a>);</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>  <span class="keywordflow">case</span> ENCODING_DUP:</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a>(mcInst, insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a363bc8e0050d89c461be91e81229edef">operands</a>[operand.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ac8faf439db1a327881e373130e4fcd4d">type</a> - TYPE_DUP0],</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>                            insn, Dis);</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>  }</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>}</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"></span> </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">/// translateInstruction - Translates an internal instruction and all its</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment">///   operands to an MCInst.</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">///</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">/// @param mcInst       - The MCInst to populate with the instruction&#39;s data.</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">/// @param insn         - The internal instruction.</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">/// @return             - false on success; true otherwise.</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ae99d82425a463a5dd5413112fda5ed17">  807</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#ae99d82425a463a5dd5413112fda5ed17">translateInstruction</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst,</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>                                <a class="code hl_struct" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn,</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>  <span class="keywordflow">if</span> (!insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">spec</a>) {</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>    <a class="code hl_define" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Instruction has no specification&quot;</span>);</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>  }</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#aecd4e9369c30b88c8e528489f69e0c8e">clear</a>();</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>  mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">instructionID</a>);</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  <span class="comment">// If when reading the prefix bytes we determined the overlapping 0xf2 or 0xf3</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>  <span class="comment">// prefix bytes should be disassembled as xrelease and xacquire then set the</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>  <span class="comment">// opcode to those instead of the rep and repne opcodes.</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>  <span class="keywordflow">if</span> (insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74edea7cfe143661776a30d6767598af">xAcquireRelease</a>) {</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>    <span class="keywordflow">if</span>(mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == X86::REP_PREFIX)</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>      mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(X86::XRELEASE_PREFIX);</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == X86::REPNE_PREFIX)</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>      mcInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(X86::XACQUIRE_PREFIX);</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  }</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span> </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>  insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a868d56868e1ef47e4232797924657b46">numImmediatesTranslated</a> = 0;</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span> </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Op : insn.<a class="code hl_variable" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a363bc8e0050d89c461be91e81229edef">operands</a>) {</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>    <span class="keywordflow">if</span> (Op.encoding != ENCODING_NONE) {</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a>(mcInst, Op, insn, Dis)) {</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>      }</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>    }</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>  }</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>}</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span> </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a299465c500c452a6ee8ec8f87fec4200">  840</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *<a class="code hl_function" href="X86Disassembler_8cpp.html#a299465c500c452a6ee8ec8f87fec4200">createX86Disassembler</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code hl_class" href="classT.html">T</a>,</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>                                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>                                             <a class="code hl_class" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  std::unique_ptr&lt;const MCInstrInfo&gt; MII(<a class="code hl_class" href="classT.html">T</a>.createMCInstrInfo());</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> X86GenericDisassembler(STI, Ctx, std::move(MII));</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>}</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a646881a4b5b28cd1d0a52a42642c8f49">  847</a></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <span class="keywordtype">void</span> <a class="code hl_function" href="X86Disassembler_8cpp.html#a646881a4b5b28cd1d0a52a42642c8f49">LLVMInitializeX86Disassembler</a>() {</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>  <span class="comment">// Register the disassembler.</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>  <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code hl_function" href="namespacellvm.html#a35832c1b6a34093b01da33c2501a22ed">getTheX86_32Target</a>(),</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>                                         <a class="code hl_function" href="X86Disassembler_8cpp.html#a299465c500c452a6ee8ec8f87fec4200">createX86Disassembler</a>);</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>  <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code hl_function" href="namespacellvm.html#ae6431492d4966df0bafe4680216f76b7">getTheX86_64Target</a>(),</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>                                         <a class="code hl_function" href="X86Disassembler_8cpp.html#a299465c500c452a6ee8ec8f87fec4200">createX86Disassembler</a>);</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>}</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_af411b1dc5e26d5cc2fc0ec5829d00f34"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#af411b1dc5e26d5cc2fc0ec5829d00f34">if</a></div><div class="ttdeci">if(TargetRegisterInfo::isVirtualRegister(Reg)) return MRI -&gt; getRegClass(Reg) -&gt;hasSuperClassEq(&amp;AArch64::GPR64RegClass)</div></div>
<div class="ttc" id="aAArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00242">AArch64Disassembler.cpp:242</a></div></div>
<div class="ttc" id="aAArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00241">AArch64Disassembler.cpp:241</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00230">AMDGPULibCalls.cpp:230</a></div></div>
<div class="ttc" id="aARMDisassembler_8cpp_html_a611b0470d1d9bc52de512a9f8a7a9945"><div class="ttname"><a href="ARMDisassembler_8cpp.html#a611b0470d1d9bc52de512a9f8a7a9945">tryAddingSymbolicOperand</a></div><div class="ttdeci">static bool tryAddingSymbolicOperand(uint64_t Address, int32_t Value, bool isBranch, uint64_t InstSize, MCInst &amp;MI, const void *Decoder)</div><div class="ttdoc">tryAddingSymbolicOperand - trys to add a symbolic operand in place of the immediate Value in the MCIn...</div><div class="ttdef"><b>Definition:</b> <a href="ARMDisassembler_8cpp_source.html#l00699">ARMDisassembler.cpp:699</a></div></div>
<div class="ttc" id="aARMDisassembler_8cpp_html_ac5392de8899b46f47319eef81232925b"><div class="ttname"><a href="ARMDisassembler_8cpp.html#ac5392de8899b46f47319eef81232925b">tryAddingPcLoadReferenceComment</a></div><div class="ttdeci">static void tryAddingPcLoadReferenceComment(uint64_t Address, int Value, const void *Decoder)</div><div class="ttdoc">tryAddingPcLoadReferenceComment - trys to add a comment as to what is being referenced by a load inst...</div><div class="ttdef"><b>Definition:</b> <a href="ARMDisassembler_8cpp_source.html#l00717">ARMDisassembler.cpp:717</a></div></div>
<div class="ttc" id="aDebug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="aGraphWriter_8h_html_ad62b5ad4352d8d92273fbd506ea803cd"><div class="ttname"><a href="GraphWriter_8h.html#ad62b5ad4352d8d92273fbd506ea803cd">file</a></div><div class="ttdeci">*ViewGraph Emit a dot run run gv on the postscript file</div><div class="ttdef"><b>Definition:</b> <a href="GraphWriter_8h_source.html#l00362">GraphWriter.h:362</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aMCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="aMCDisassembler_8h_html"><div class="ttname"><a href="MCDisassembler_8h.html">MCDisassembler.h</a></div></div>
<div class="ttc" id="aMCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="aMCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="aMCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="aMCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aR600InstrInfo_8cpp_html_a54d7439b3555f2971b6fe775ae65fc13"><div class="ttname"><a href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a></div><div class="ttdeci">static bool isBranch(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00670">R600InstrInfo.cpp:670</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aTargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="aX86BaseInfo_8h_html"><div class="ttname"><a href="X86BaseInfo_8h.html">X86BaseInfo.h</a></div></div>
<div class="ttc" id="aX86DisassemblerDecoderCommon_8h_html_a2a7d2bc3ef8e759126222de6b4d440fe"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a2a7d2bc3ef8e759126222de6b4d440fe">CASE_ENCODING_VSIB</a></div><div class="ttdeci">#define CASE_ENCODING_VSIB</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00344">X86DisassemblerDecoderCommon.h:344</a></div></div>
<div class="ttc" id="aX86DisassemblerDecoderCommon_8h_html_a3fd192bea7092fa66a95e4ca0cf236fe"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a3fd192bea7092fa66a95e4ca0cf236fe">CASE_ENCODING_RM</a></div><div class="ttdeci">#define CASE_ENCODING_RM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00335">X86DisassemblerDecoderCommon.h:335</a></div></div>
<div class="ttc" id="aX86DisassemblerDecoder_8h_html"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html">X86DisassemblerDecoder.h</a></div></div>
<div class="ttc" id="aX86DisassemblerDecoder_8h_html_a67e6e1688bcff4c9ea17a36f5cd8b8b0"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a67e6e1688bcff4c9ea17a36f5cd8b8b0">EA_BASES_64BIT</a></div><div class="ttdeci">#define EA_BASES_64BIT</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00169">X86DisassemblerDecoder.h:169</a></div></div>
<div class="ttc" id="aX86DisassemblerDecoder_8h_html_a6fc6928518e9a8c348d985bec97d382e"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a6fc6928518e9a8c348d985bec97d382e">REGS_YMM</a></div><div class="ttdeci">#define REGS_YMM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00249">X86DisassemblerDecoder.h:249</a></div></div>
<div class="ttc" id="aX86DisassemblerDecoder_8h_html_a7c194da583ffb0dd2fab50331e4cbc41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a7c194da583ffb0dd2fab50331e4cbc41">REGS_XMM</a></div><div class="ttdeci">#define REGS_XMM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00215">X86DisassemblerDecoder.h:215</a></div></div>
<div class="ttc" id="aX86DisassemblerDecoder_8h_html_a8f4c518929a964ae54a9d42780670cd2"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div><div class="ttdeci">#define ALL_REGS</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00392">X86DisassemblerDecoder.h:392</a></div></div>
<div class="ttc" id="aX86DisassemblerDecoder_8h_html_a967004f254ec4b0e36dca9b2db27f139"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a967004f254ec4b0e36dca9b2db27f139">ALL_SIB_BASES</a></div><div class="ttdeci">#define ALL_SIB_BASES</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00388">X86DisassemblerDecoder.h:388</a></div></div>
<div class="ttc" id="aX86DisassemblerDecoder_8h_html_aa49626340dd008810da4c2f48358f4e5"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#aa49626340dd008810da4c2f48358f4e5">EA_BASES_32BIT</a></div><div class="ttdeci">#define EA_BASES_32BIT</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00133">X86DisassemblerDecoder.h:133</a></div></div>
<div class="ttc" id="aX86DisassemblerDecoder_8h_html_acffec50bf53b6bde81c96e0951d577eb"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#acffec50bf53b6bde81c96e0951d577eb">REGS_ZMM</a></div><div class="ttdeci">#define REGS_ZMM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00283">X86DisassemblerDecoder.h:283</a></div></div>
<div class="ttc" id="aX86DisassemblerDecoder_8h_html_ae1c2d19d6110a95f79a5e8cbe1f6e007"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div><div class="ttdeci">#define ALL_EA_BASES</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00383">X86DisassemblerDecoder.h:383</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_a06e3b1499180a2b92acc66f9203ac920"><div class="ttname"><a href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a></div><div class="ttdeci">static void translateRegister(MCInst &amp;mcInst, Reg reg)</div><div class="ttdoc">translateRegister - Translates an internal register to the appropriate LLVM register,...</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00268">X86Disassembler.cpp:268</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_a299465c500c452a6ee8ec8f87fec4200"><div class="ttname"><a href="X86Disassembler_8cpp.html#a299465c500c452a6ee8ec8f87fec4200">createX86Disassembler</a></div><div class="ttdeci">static MCDisassembler * createX86Disassembler(const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00840">X86Disassembler.cpp:840</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_a39a264ff5629dff4dc2a278f3848b4df"><div class="ttname"><a href="X86Disassembler_8cpp.html#a39a264ff5629dff4dc2a278f3848b4df">translateMaskRegister</a></div><div class="ttdeci">static bool translateMaskRegister(MCInst &amp;mcInst, uint8_t maskRegNum)</div><div class="ttdoc">translateMaskRegister - Translates a 3-bit mask register number to LLVM form, and appends it to an MC...</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00727">X86Disassembler.cpp:727</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_a4094775b51be5196cd6a6a5254530d6c"><div class="ttname"><a href="X86Disassembler_8cpp.html#a4094775b51be5196cd6a6a5254530d6c">translateDstIndex</a></div><div class="ttdeci">static bool translateDstIndex(MCInst &amp;mcInst, InternalInstruction &amp;insn)</div><div class="ttdoc">translateDstIndex - Appends a destination index operand to an MCInst.</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00356">X86Disassembler.cpp:356</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_a409baefdf6be89e38deebefb129c1978"><div class="ttname"><a href="X86Disassembler_8cpp.html#a409baefdf6be89e38deebefb129c1978">translateImmediate</a></div><div class="ttdeci">static void translateImmediate(MCInst &amp;mcInst, uint64_t immediate, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdoc">translateImmediate - Appends an immediate operand to an MCInst.</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00378">X86Disassembler.cpp:378</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_a4baeecd8498cfd4ba890951058393621"><div class="ttname"><a href="X86Disassembler_8cpp.html#a4baeecd8498cfd4ba890951058393621">translateFPRegister</a></div><div class="ttdeci">static void translateFPRegister(MCInst &amp;mcInst, uint8_t stackPos)</div><div class="ttdoc">translateFPRegister - Translates a stack position on the FPU stack to its LLVM form,...</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00716">X86Disassembler.cpp:716</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_a646881a4b5b28cd1d0a52a42642c8f49"><div class="ttname"><a href="X86Disassembler_8cpp.html#a646881a4b5b28cd1d0a52a42642c8f49">LLVMInitializeX86Disassembler</a></div><div class="ttdeci">void LLVMInitializeX86Disassembler()</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00847">X86Disassembler.cpp:847</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_a698bcd15212d3270393b6e3912b874f1"><div class="ttname"><a href="X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a></div><div class="ttdeci">static const uint8_t segmentRegnums[SEG_OVERRIDE_max]</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00317">X86Disassembler.cpp:317</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_a85ffa74598d2bba7be4ff0007f108f37"><div class="ttname"><a href="X86Disassembler_8cpp.html#a85ffa74598d2bba7be4ff0007f108f37">regionReader</a></div><div class="ttdeci">static int regionReader(const void *Arg, uint8_t *Byte, uint64_t Address)</div><div class="ttdoc">A callback function that wraps the readByte method from Region.</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00186">X86Disassembler.cpp:186</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_a8b039b49b0328a216cb2e7704d330873"><div class="ttname"><a href="X86Disassembler_8cpp.html#a8b039b49b0328a216cb2e7704d330873">logger</a></div><div class="ttdeci">static void logger(void *arg, const char *log)</div><div class="ttdoc">logger - a callback function that wraps the operator&lt;&lt; method from raw_ostream.</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00202">X86Disassembler.cpp:202</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_a972b23f3658215b06333703a6099eeb1"><div class="ttname"><a href="X86Disassembler_8cpp.html#a972b23f3658215b06333703a6099eeb1">translateSrcIndex</a></div><div class="ttdeci">static bool translateSrcIndex(MCInst &amp;mcInst, InternalInstruction &amp;insn)</div><div class="ttdoc">translateSrcIndex - Appends a source index operand to an MCInst.</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00331">X86Disassembler.cpp:331</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_aace6b74b8ffb4a67a94c8720813f18c2"><div class="ttname"><a href="X86Disassembler_8cpp.html#aace6b74b8ffb4a67a94c8720813f18c2">translateRM</a></div><div class="ttdeci">static bool translateRM(MCInst &amp;mcInst, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdoc">translateRM - Translates an operand stored in the R/M (and possibly SIB) byte of an instruction to LL...</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00682">X86Disassembler.cpp:682</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_ad1c30e097c62d7d189050daf0e6cbe7b"><div class="ttname"><a href="X86Disassembler_8cpp.html#ad1c30e097c62d7d189050daf0e6cbe7b">translateRMMemory</a></div><div class="ttdeci">static bool translateRMMemory(MCInst &amp;mcInst, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdoc">translateRMMemory - Translates a memory operand stored in the Mod and R/M fields of an internal instr...</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00522">X86Disassembler.cpp:522</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_ae0228f36529f75f692753ef96d725012"><div class="ttname"><a href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a></div><div class="ttdeci">#define debug(s)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00106">X86Disassembler.cpp:106</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_ae99d82425a463a5dd5413112fda5ed17"><div class="ttname"><a href="X86Disassembler_8cpp.html#ae99d82425a463a5dd5413112fda5ed17">translateInstruction</a></div><div class="ttdeci">static bool translateInstruction(MCInst &amp;target, InternalInstruction &amp;source, const MCDisassembler *Dis)</div><div class="ttdoc">translateInstruction - Translates an internal instruction and all its operands to an MCInst.</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00807">X86Disassembler.cpp:807</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_aea1e232218bf327acf353b1f07db2f86"><div class="ttname"><a href="X86Disassembler_8cpp.html#aea1e232218bf327acf353b1f07db2f86">translateRMRegister</a></div><div class="ttdeci">static bool translateRMRegister(MCInst &amp;mcInst, InternalInstruction &amp;insn)</div><div class="ttdoc">translateRMRegister - Translates a register stored in the R/M field of the ModR/M byte to its LLVM eq...</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00484">X86Disassembler.cpp:484</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_aeb806eaaca65c1a593f5af3078798819"><div class="ttname"><a href="X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a></div><div class="ttdeci">static bool translateOperand(MCInst &amp;mcInst, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdoc">translateOperand - Translates an operand stored in an internal instruction to LLVM's format and appen...</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00745">X86Disassembler.cpp:745</a></div></div>
<div class="ttc" id="aX86MCTargetDesc_8h_html"><div class="ttname"><a href="X86MCTargetDesc_8h.html">X86MCTargetDesc.h</a></div></div>
<div class="ttc" id="aX86TargetInfo_8h_html"><div class="ttname"><a href="X86TargetInfo_8h.html">X86TargetInfo.h</a></div></div>
<div class="ttc" id="aclassT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00148">ArrayRef.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallSiteBase_html_a798d27f13f173e0bebae43bfe6a17474"><div class="ttname"><a href="classllvm_1_1CallSiteBase.html#a798d27f13f173e0bebae43bfe6a17474">llvm::CallSiteBase::getInstruction</a></div><div class="ttdeci">InstrTy * getInstruction() const</div><div class="ttdef"><b>Definition:</b> <a href="CallSite_8h_source.html#l00096">CallSite.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1FeatureBitset_html"><div class="ttname"><a href="classllvm_1_1FeatureBitset.html">llvm::FeatureBitset</a></div><div class="ttdoc">Container class for subtarget features.</div><div class="ttdef"><b>Definition:</b> <a href="SubtargetFeature_8h_source.html#l00038">SubtargetFeature.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00064">MCContext.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdoc">Superclass for all disassemblers.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00027">MCDisassembler.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a3571c37527457c42b5c3f1c4ea2ee8dc"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a3571c37527457c42b5c3f1c4ea2ee8dc">llvm::MCDisassembler::getInstruction</a></div><div class="ttdeci">virtual DecodeStatus getInstruction(MCInst &amp;Instr, uint64_t &amp;Size, ArrayRef&lt; uint8_t &gt; Bytes, uint64_t Address, raw_ostream &amp;VStream, raw_ostream &amp;CStream) const =0</div><div class="ttdoc">Returns the disassembly of a single instruction.</div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a7b3f2feec2e2452107a197b7e0d2907b"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a7b3f2feec2e2452107a197b7e0d2907b">llvm::MCDisassembler::tryAddingPcLoadReferenceComment</a></div><div class="ttdeci">void tryAddingPcLoadReferenceComment(int64_t Value, uint64_t Address) const</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8cpp_source.html#l00037">MCDisassembler.cpp:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6a"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></div><div class="ttdeci">DecodeStatus</div><div class="ttdoc">Ternary decode status.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00051">MCDisassembler.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_ab1131899a9514fb8e626f3b23719d05e"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#ab1131899a9514fb8e626f3b23719d05e">llvm::MCDisassembler::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t InstSize) const</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8cpp_source.html#l00026">MCDisassembler.cpp:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00171">MCInst.h:171</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_a80636f9f710d053d06c8de4f755255a3"><div class="ttname"><a href="classllvm_1_1MCInst.html#a80636f9f710d053d06c8de4f755255a3">llvm::MCInst::setFlags</a></div><div class="ttdeci">void setFlags(unsigned F)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00173">MCInst.h:173</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_ae844d6ff99f067e6672e004ed7613c24"><div class="ttname"><a href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">llvm::MCInst::setOpcode</a></div><div class="ttdeci">void setOpcode(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00170">MCInst.h:170</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_aecd4e9369c30b88c8e528489f69e0c8e"><div class="ttname"><a href="classllvm_1_1MCInst.html#aecd4e9369c30b88c8e528489f69e0c8e">llvm::MCInst::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00188">MCInst.h:188</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00183">MCInst.h:183</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html_abdbb44946a6951b5d90dd5313023156f"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#abdbb44946a6951b5d90dd5313023156f">llvm::MCInstrInfo::getName</a></div><div class="ttdeci">StringRef getName(unsigned Opcode) const</div><div class="ttdoc">Returns the name for the instructions with the given opcode.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00050">MCInstrInfo.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00034">MCInst.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a1005b6b527af4d982305f28b559b709d"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">llvm::MCOperand::createReg</a></div><div class="ttdeci">static MCOperand createReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00115">MCInst.h:115</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a595e70d3c4ee2ed95ece67a1957167a4"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">llvm::MCOperand::createImm</a></div><div class="ttdeci">static MCOperand createImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00122">MCInst.h:122</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_a53afee158973a8af8c60263ddb5b2d07"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00107">MCSubtargetInfo.h:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1Region_html"><div class="ttname"><a href="classllvm_1_1Region.html">llvm::Region</a></div><div class="ttdef"><b>Definition:</b> <a href="RegionInfo_8h_source.html#l00893">RegionInfo.h:893</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00048">StringRef.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00072">Value.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00045">raw_ostream.h:45</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">llvm::MipsISD::Ret</a></div><div class="ttdeci">@ Ret</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00118">MipsISelLowering.h:118</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">llvm::RISCVFenceField::R</a></div><div class="ttdeci">@ R</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00071">RISCVBaseInfo.h:71</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html">llvm::X86Disassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00022">X86DisassemblerDecoderCommon.h:22</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">llvm::X86Disassembler::EA_BASE_NONE</a></div><div class="ttdeci">@ EA_BASE_NONE</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00414">X86DisassemblerDecoder.h:414</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00457">X86DisassemblerDecoder.h:457</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1eccb1a3408b03d74f4e5db80ae30fc0"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1eccb1a3408b03d74f4e5db80ae30fc0">llvm::X86Disassembler::dlog_t</a></div><div class="ttdeci">void(* dlog_t)(void *arg, const char *log)</div><div class="ttdoc">Type for the logging function that the consumer can provide to get debugging output from the decoder.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00522">X86DisassemblerDecoder.h:522</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8">llvm::X86Disassembler::DisassemblerMode</a></div><div class="ttdeci">DisassemblerMode</div><div class="ttdoc">Decoding mode for the Intel disassembler.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00458">X86DisassemblerDecoderCommon.h:458</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">llvm::X86Disassembler::MODE_64BIT</a></div><div class="ttdeci">@ MODE_64BIT</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00462">X86DisassemblerDecoderCommon.h:461</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">llvm::X86Disassembler::MODE_16BIT</a></div><div class="ttdeci">@ MODE_16BIT</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00459">X86DisassemblerDecoderCommon.h:459</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">llvm::X86Disassembler::MODE_32BIT</a></div><div class="ttdeci">@ MODE_32BIT</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00460">X86DisassemblerDecoderCommon.h:460</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a292dd20fe22be69bbc6caf4e1470c3e0"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a292dd20fe22be69bbc6caf4e1470c3e0">llvm::X86Disassembler::Debug</a></div><div class="ttdeci">void Debug(const char *file, unsigned line, const char *s)</div><div class="ttdoc">Print a message to debugs()</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00095">X86Disassembler.cpp:95</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a65372c271bfdee54051a7f1a762e8078"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a65372c271bfdee54051a7f1a762e8078">llvm::X86Disassembler::GetInstrName</a></div><div class="ttdeci">StringRef GetInstrName(unsigned Opcode, const void *mii)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00100">X86Disassembler.cpp:100</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a6be980fe626a504329e5727e92c3744b"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a6be980fe626a504329e5727e92c3744b">llvm::X86Disassembler::decodeInstruction</a></div><div class="ttdeci">int decodeInstruction(InternalInstruction *insn, byteReader_t reader, const void *readerArg, dlog_t logger, void *loggerArg, const void *miiArg, uint64_t startLoc, DisassemblerMode mode)</div><div class="ttdoc">Decode one instruction and store the decoding results in a buffer provided by the consumer.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8cpp_source.html#l01904">X86DisassemblerDecoder.cpp:1904</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_aab366fca16308a4d6a59305aec58b6f8"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aab366fca16308a4d6a59305aec58b6f8">llvm::X86Disassembler::OperandType</a></div><div class="ttdeci">OperandType</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00441">X86DisassemblerDecoderCommon.h:441</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">llvm::X86Disassembler::SIB_BASE_NONE</a></div><div class="ttdeci">@ SIB_BASE_NONE</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00441">X86DisassemblerDecoder.h:441</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">llvm::X86Disassembler::EA_DISP_NONE</a></div><div class="ttdeci">@ EA_DISP_NONE</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00450">X86DisassemblerDecoder.h:450</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee">llvm::X86Disassembler::SIB_INDEX_NONE</a></div><div class="ttdeci">@ SIB_INDEX_NONE</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_afcacc827be10451e9900946844350afea3bd55b352ef9e15d7d40e21fbe3fdb39"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#afcacc827be10451e9900946844350afea3bd55b352ef9e15d7d40e21fbe3fdb39">llvm::X86Disassembler::SEG_OVERRIDE_max</a></div><div class="ttdeci">@ SEG_OVERRIDE_max</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00474">X86DisassemblerDecoder.h:473</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a5aff54804caf1c59bbdd643c246772f9a054eabdfa18b90440948ed7de90566f6"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9a054eabdfa18b90440948ed7de90566f6">llvm::X86::BX_SI</a></div><div class="ttdeci">@ BX_SI</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00115">X86Disassembler.cpp:115</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a5aff54804caf1c59bbdd643c246772f9a08bf612dd15d4704289288f0e2467158"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9a08bf612dd15d4704289288f0e2467158">llvm::X86::BP_DI</a></div><div class="ttdeci">@ BP_DI</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00118">X86Disassembler.cpp:118</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a5aff54804caf1c59bbdd643c246772f9a3988fbb34b7d4089448cf3bf2c2e21d2"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9a3988fbb34b7d4089448cf3bf2c2e21d2">llvm::X86::sib64</a></div><div class="ttdeci">@ sib64</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00121">X86Disassembler.cpp:120</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a5aff54804caf1c59bbdd643c246772f9a479de3ea37ad5b24dd2965b879747f6b"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9a479de3ea37ad5b24dd2965b879747f6b">llvm::X86::BX_DI</a></div><div class="ttdeci">@ BX_DI</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00116">X86Disassembler.cpp:116</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a5aff54804caf1c59bbdd643c246772f9a9ab738e845db4698317ac000ef40e1fa"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9a9ab738e845db4698317ac000ef40e1fa">llvm::X86::BP_SI</a></div><div class="ttdeci">@ BP_SI</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00117">X86Disassembler.cpp:117</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a5aff54804caf1c59bbdd643c246772f9ac3848eebb47273fc0d103aa6e8f2b792"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5aff54804caf1c59bbdd643c246772f9ac3848eebb47273fc0d103aa6e8f2b792">llvm::X86::sib</a></div><div class="ttdeci">@ sib</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00119">X86Disassembler.cpp:119</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350a21f6d8d4fc6a58587a2b022eb048a3bc"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a21f6d8d4fc6a58587a2b022eb048a3bc">llvm::X86::IP_HAS_LOCK</a></div><div class="ttdeci">@ IP_HAS_LOCK</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00062">X86BaseInfo.h:62</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350a67cfccc16f5e2e2e69d3f20804774ff9"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a67cfccc16f5e2e2e69d3f20804774ff9">llvm::X86::IP_HAS_AD_SIZE</a></div><div class="ttdeci">@ IP_HAS_AD_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00059">X86BaseInfo.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350a6afdb4f34129d1756d5983acde2125ea"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a6afdb4f34129d1756d5983acde2125ea">llvm::X86::IP_HAS_REPEAT</a></div><div class="ttdeci">@ IP_HAS_REPEAT</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00061">X86BaseInfo.h:61</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350a823f82d1e68539ba7da81b79246d2ae0"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a823f82d1e68539ba7da81b79246d2ae0">llvm::X86::IP_HAS_OP_SIZE</a></div><div class="ttdeci">@ IP_HAS_OP_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00058">X86BaseInfo.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350aec5df73a7c3497a61671eda217adc7ab"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350aec5df73a7c3497a61671eda217adc7ab">llvm::X86::IP_NO_PREFIX</a></div><div class="ttdeci">@ IP_NO_PREFIX</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00057">X86BaseInfo.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350aecd65b1d4484960a4b47c1ec3fbe5e75"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350aecd65b1d4484960a4b47c1ec3fbe5e75">llvm::X86::IP_HAS_REPEAT_NE</a></div><div class="ttdeci">@ IP_HAS_REPEAT_NE</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00060">X86BaseInfo.h:60</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a35832c1b6a34093b01da33c2501a22ed"><div class="ttname"><a href="namespacellvm.html#a35832c1b6a34093b01da33c2501a22ed">llvm::getTheX86_32Target</a></div><div class="ttdeci">Target &amp; getTheX86_32Target()</div><div class="ttdef"><b>Definition:</b> <a href="X86TargetInfo_8cpp_source.html#l00013">X86TargetInfo.cpp:13</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8ad4ae565ad87db4c534952e2c88f310"><div class="ttname"><a href="namespacellvm.html#a8ad4ae565ad87db4c534952e2c88f310">llvm::nulls</a></div><div class="ttdeci">raw_ostream &amp; nulls()</div><div class="ttdoc">This returns a reference to a raw_ostream which simply discards output.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8cpp_source.html#l00860">raw_ostream.cpp:860</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27"><div class="ttname"><a href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">llvm::HighlightColor::Address</a></div><div class="ttdeci">@ Address</div></div>
<div class="ttc" id="anamespacellvm_html_ae6431492d4966df0bafe4680216f76b7"><div class="ttname"><a href="namespacellvm.html#ae6431492d4966df0bafe4680216f76b7">llvm::getTheX86_64Target</a></div><div class="ttdeci">Target &amp; getTheX86_64Target()</div><div class="ttdef"><b>Definition:</b> <a href="X86TargetInfo_8cpp_source.html#l00017">X86TargetInfo.cpp:17</a></div></div>
<div class="ttc" id="anamespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00937">BitVector.h:937</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_a8d3c3e977776517a7c1a82060b16da9f"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">llvm::TargetRegistry::RegisterMCDisassembler</a></div><div class="ttdeci">static void RegisterMCDisassembler(Target &amp;T, Target::MCDisassemblerCtorTy Fn)</div><div class="ttdoc">RegisterMCDisassembler - Register a MCDisassembler implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00816">TargetRegistry.h:816</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html">llvm::X86Disassembler::InternalInstruction</a></div><div class="ttdoc">The x86 internal instruction, which is produced by the decoder.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00531">X86DisassemblerDecoder.h:531</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a0869d511c69dbc7ca0d257b16c93b0c6"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0869d511c69dbc7ca0d257b16c93b0c6">llvm::X86Disassembler::InternalInstruction::reg</a></div><div class="ttdeci">Reg reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00646">X86DisassemblerDecoder.h:646</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a0f2fd34bb6c71514e8e82cdbd6c1db8b"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">llvm::X86Disassembler::InternalInstruction::eaBase</a></div><div class="ttdeci">EABase eaBase</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00643">X86DisassemblerDecoder.h:643</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a10db75d3ff8f4c4f1d6ac8bcf960a585"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a10db75d3ff8f4c4f1d6ac8bcf960a585">llvm::X86Disassembler::InternalInstruction::modRM</a></div><div class="ttdeci">uint8_t modRM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00616">X86DisassemblerDecoder.h:616</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a11bba4757345c8248aa05c3526779d50"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">llvm::X86Disassembler::InternalInstruction::opcodeRegister</a></div><div class="ttdeci">Reg opcodeRegister</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00632">X86DisassemblerDecoder.h:632</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a1fb6f49de943aa22baa9a9ce75cbcf35"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a1fb6f49de943aa22baa9a9ce75cbcf35">llvm::X86Disassembler::InternalInstruction::RC</a></div><div class="ttdeci">uint8_t RC</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00655">X86DisassemblerDecoder.h:655</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a363bc8e0050d89c461be91e81229edef"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a363bc8e0050d89c461be91e81229edef">llvm::X86Disassembler::InternalInstruction::operands</a></div><div class="ttdeci">ArrayRef&lt; OperandSpecifier &gt; operands</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00657">X86DisassemblerDecoder.h:657</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a3ef5968bc28801c57bcf2d34b37c560e"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">llvm::X86Disassembler::InternalInstruction::eaDisplacement</a></div><div class="ttdeci">EADisplacement eaDisplacement</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00644">X86DisassemblerDecoder.h:644</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a470c2d5240e9910df12140a2a4e78b73"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a470c2d5240e9910df12140a2a4e78b73">llvm::X86Disassembler::InternalInstruction::writemask</a></div><div class="ttdeci">Reg writemask</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00611">X86DisassemblerDecoder.h:611</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a48eaa97ba6df31c9e0d5b60057b26cb3"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a48eaa97ba6df31c9e0d5b60057b26cb3">llvm::X86Disassembler::InternalInstruction::opcode</a></div><div class="ttdeci">uint8_t opcode</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00591">X86DisassemblerDecoder.h:591</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a502d8f02d88de14dd4630514d487c4b7"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">llvm::X86Disassembler::InternalInstruction::segmentOverride</a></div><div class="ttdeci">SegmentOverride segmentOverride</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00564">X86DisassemblerDecoder.h:564</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a55c7491f7bf1d1c1ad3693eb7d169164"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">llvm::X86Disassembler::InternalInstruction::immediateSize</a></div><div class="ttdeci">uint8_t immediateSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00581">X86DisassemblerDecoder.h:581</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a55cba166daaaf8da5569f173c900d5aa"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55cba166daaaf8da5569f173c900d5aa">llvm::X86Disassembler::InternalInstruction::hasAdSize</a></div><div class="ttdeci">bool hasAdSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00569">X86DisassemblerDecoder.h:569</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a55fd804164f59f102d9cf3bec2bdec5c"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55fd804164f59f102d9cf3bec2bdec5c">llvm::X86Disassembler::InternalInstruction::hasOpSize</a></div><div class="ttdeci">bool hasOpSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00571">X86DisassemblerDecoder.h:571</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a57c6d8557589bdf4eb27c7cd616b5250"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">llvm::X86Disassembler::InternalInstruction::addressSize</a></div><div class="ttdeci">uint8_t addressSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00579">X86DisassemblerDecoder.h:579</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a74edea7cfe143661776a30d6767598af"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74edea7cfe143661776a30d6767598af">llvm::X86Disassembler::InternalInstruction::xAcquireRelease</a></div><div class="ttdeci">bool xAcquireRelease</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00566">X86DisassemblerDecoder.h:566</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a7ebbb42b8992130aeeeb050a8c53f41e"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">llvm::X86Disassembler::InternalInstruction::displacement</a></div><div class="ttdeci">int32_t displacement</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00624">X86DisassemblerDecoder.h:624</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a85eb1bfec569b970d44a12aad0488634"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a85eb1bfec569b970d44a12aad0488634">llvm::X86Disassembler::InternalInstruction::sibScale</a></div><div class="ttdeci">uint8_t sibScale</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00651">X86DisassemblerDecoder.h:651</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a868d56868e1ef47e4232797924657b46"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a868d56868e1ef47e4232797924657b46">llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated</a></div><div class="ttdeci">uint8_t numImmediatesTranslated</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00628">X86DisassemblerDecoder.h:628</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a8e637fa4393e9c7d4cc2a52147d82893"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a8e637fa4393e9c7d4cc2a52147d82893">llvm::X86Disassembler::InternalInstruction::hasLockPrefix</a></div><div class="ttdeci">bool hasLockPrefix</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00573">X86DisassemblerDecoder.h:573</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_a9c4b81107e8000eb718b029773322245"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">llvm::X86Disassembler::InternalInstruction::startLocation</a></div><div class="ttdeci">uint64_t startLocation</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00549">X86DisassemblerDecoder.h:549</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_aa3b2f84ae751780dd417d7d59f235f3f"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">llvm::X86Disassembler::InternalInstruction::readerCursor</a></div><div class="ttdeci">uint64_t readerCursor</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00537">X86DisassemblerDecoder.h:537</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_aa4e016b484881a9be4576ae14b12481e"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">llvm::X86Disassembler::InternalInstruction::sibIndex</a></div><div class="ttdeci">SIBIndex sibIndex</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00650">X86DisassemblerDecoder.h:650</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_aac2dea60075f209cbef6ccf11f9829ba"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">llvm::X86Disassembler::InternalInstruction::spec</a></div><div class="ttdeci">const InstructionSpecifier * spec</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00600">X86DisassemblerDecoder.h:600</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_abc567fd2f4900dd81032863b0a5736ba"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">llvm::X86Disassembler::InternalInstruction::displacementSize</a></div><div class="ttdeci">uint8_t displacementSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00580">X86DisassemblerDecoder.h:580</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_acc4b989b9e4750eeb9787809e0159054"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">llvm::X86Disassembler::InternalInstruction::instructionID</a></div><div class="ttdeci">uint16_t instructionID</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00598">X86DisassemblerDecoder.h:598</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_acec6e7f968f004123e55e6b2c04859f7"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">llvm::X86Disassembler::InternalInstruction::mode</a></div><div class="ttdeci">DisassemblerMode mode</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00547">X86DisassemblerDecoder.h:547</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_ad0d7a34add9ff161d0c10f219a890bfc"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">llvm::X86Disassembler::InternalInstruction::sibBase</a></div><div class="ttdeci">SIBBase sibBase</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00652">X86DisassemblerDecoder.h:652</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_adc143cf4b45ac2f3084ad2481cd7856a"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#adc143cf4b45ac2f3084ad2481cd7856a">llvm::X86Disassembler::InternalInstruction::repeatPrefix</a></div><div class="ttdeci">uint8_t repeatPrefix</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00575">X86DisassemblerDecoder.h:575</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_ae7b89d6897d22c8dcdcc55f36422476a"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">llvm::X86Disassembler::InternalInstruction::immediates</a></div><div class="ttdeci">uint64_t immediates[2]</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00629">X86DisassemblerDecoder.h:629</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_aef9fa9afc0f128a5541cdc1944ebc076"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aef9fa9afc0f128a5541cdc1944ebc076">llvm::X86Disassembler::InternalInstruction::vvvv</a></div><div class="ttdeci">Reg vvvv</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00608">X86DisassemblerDecoder.h:608</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_afa82013a499392699bc9999514fb6977"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">llvm::X86Disassembler::InternalInstruction::displacementOffset</a></div><div class="ttdeci">uint8_t displacementOffset</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00585">X86DisassemblerDecoder.h:585</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_afc5dad7cd1e49271d0a0436b4fec0ab1"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afc5dad7cd1e49271d0a0436b4fec0ab1">llvm::X86Disassembler::InternalInstruction::mandatoryPrefix</a></div><div class="ttdeci">uint8_t mandatoryPrefix</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00556">X86DisassemblerDecoder.h:556</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_afca447a485e325201cd7d0716787f52b"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afca447a485e325201cd7d0716787f52b">llvm::X86Disassembler::InternalInstruction::immediateOffset</a></div><div class="ttdeci">uint8_t immediateOffset</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00586">X86DisassemblerDecoder.h:586</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1InternalInstruction_html_afd1103179df17f2e9eee0d79997cf1fc"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afd1103179df17f2e9eee0d79997cf1fc">llvm::X86Disassembler::InternalInstruction::length</a></div><div class="ttdeci">size_t length</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00551">X86DisassemblerDecoder.h:551</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1OperandSpecifier_html"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html">llvm::X86Disassembler::OperandSpecifier</a></div><div class="ttdoc">The specification for how to extract and interpret one operand.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00448">X86DisassemblerDecoderCommon.h:448</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1OperandSpecifier_html_ab0367c642b33d93facb7e1df39b5f9e5"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ab0367c642b33d93facb7e1df39b5f9e5">llvm::X86Disassembler::OperandSpecifier::encoding</a></div><div class="ttdeci">uint8_t encoding</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00449">X86DisassemblerDecoderCommon.h:449</a></div></div>
<div class="ttc" id="astructllvm_1_1X86Disassembler_1_1OperandSpecifier_html_ac8faf439db1a327881e373130e4fcd4d"><div class="ttname"><a href="structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ac8faf439db1a327881e373130e4fcd4d">llvm::X86Disassembler::OperandSpecifier::type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00450">X86DisassemblerDecoderCommon.h:450</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:24:21 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
