
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/zeusmp_300B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2814860 heartbeat IPC: 3.55257 cumulative IPC: 3.55257 (Simulation time: 0 hr 0 min 27 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2814863 (Simulation time: 0 hr 0 min 27 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 8466963 heartbeat IPC: 1.76925 cumulative IPC: 1.76925 (Simulation time: 0 hr 1 min 10 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 14122484 heartbeat IPC: 1.76818 cumulative IPC: 1.76872 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19762700 heartbeat IPC: 1.77298 cumulative IPC: 1.77014 (Simulation time: 0 hr 2 min 35 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 25448154 heartbeat IPC: 1.75887 cumulative IPC: 1.76731 (Simulation time: 0 hr 3 min 18 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 31132720 heartbeat IPC: 1.75915 cumulative IPC: 1.76567 (Simulation time: 0 hr 3 min 59 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 36785246 heartbeat IPC: 1.76912 cumulative IPC: 1.76624 (Simulation time: 0 hr 4 min 41 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 42431928 heartbeat IPC: 1.77095 cumulative IPC: 1.76692 (Simulation time: 0 hr 5 min 23 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 48094547 heartbeat IPC: 1.76597 cumulative IPC: 1.7668 (Simulation time: 0 hr 6 min 5 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 53712878 heartbeat IPC: 1.77989 cumulative IPC: 1.76824 (Simulation time: 0 hr 6 min 48 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 59290749 heartbeat IPC: 1.7928 cumulative IPC: 1.77067 (Simulation time: 0 hr 7 min 30 sec) 
Finished CPU 0 instructions: 100000003 cycles: 56475887 cumulative IPC: 1.77067 (Simulation time: 0 hr 7 min 30 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77067 instructions: 100000003 cycles: 56475887
cpu0_DTLB TOTAL     ACCESS:   16103514  HIT:   15020449  MISS:    1083065
cpu0_DTLB LOAD      ACCESS:   10876669  HIT:    9811362  MISS:    1065307
cpu0_DTLB RFO       ACCESS:    5226845  HIT:    5209087  MISS:      17758
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.4511 cycles
cpu0_ITLB TOTAL     ACCESS:    1801903  HIT:    1801903  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1801903  HIT:    1801903  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    2749893  HIT:    2749893  MISS:          0
cpu0_L1I LOAD      ACCESS:    2749893  HIT:    2749893  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1083065  HIT:    1076096  MISS:       6969
cpu0_STLB LOAD      ACCESS:    1065307  HIT:    1060391  MISS:       4916
cpu0_STLB RFO       ACCESS:      17758  HIT:      15705  MISS:       2053
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 200.732 cycles
cpu0_L1D TOTAL     ACCESS:   18600762  HIT:   17939966  MISS:     660796
cpu0_L1D LOAD      ACCESS:   10915232  HIT:   10434492  MISS:     480740
cpu0_L1D RFO       ACCESS:    7678876  HIT:    7503457  MISS:     175419
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       6654  HIT:       2017  MISS:       4637
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 139.694 cycles
cpu0_L2C TOTAL     ACCESS:     838865  HIT:     409943  MISS:     428922
cpu0_L2C LOAD      ACCESS:     480710  HIT:     197417  MISS:     283293
cpu0_L2C RFO       ACCESS:     175372  HIT:      34909  MISS:     140463
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     178146  HIT:     173214  MISS:       4932
cpu0_L2C TRANSLATION ACCESS:       4637  HIT:       4403  MISS:        234
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 198.249 cycles
LLC TOTAL     ACCESS:     580541  HIT:     234924  MISS:     345617
LLC LOAD      ACCESS:     283293  HIT:      84658  MISS:     198635
LLC RFO       ACCESS:     140463  HIT:      64273  MISS:      76190
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     156551  HIT:      85759  MISS:      70792
LLC TRANSLATION ACCESS:        234  HIT:        234  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 220.271 cycles
Insertion Distribution: 
	LOAD 15349 0 34378 171113 
	RFO 515 0 9045 77032 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 70906 
	 0 0 24 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      21479  ROW_BUFFER_MISS:     253346
 DBUS AVG_CONGESTED_CYCLE:    3.98246
 WQ ROW_BUFFER_HIT:       5681  ROW_BUFFER_MISS:      73550  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.8423% MPKI: 0.45019 Average ROB Occupancy at Mispredict: 206.92
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.45019
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

