L 1 "..\..\..\Platform\Common\Cortex-M3\STM32F2xx\STM32F2xx_Drv\system_stm32f2xx.c"
N/**
N  ******************************************************************************
N  * @file    system_stm32f2xx.c
N  * @author  MCD Application Team
N  * @version V1.0.2
N  * @date    06-June-2011
N  * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
N  *          This file contains the system clock configuration for STM32F2xx devices,
N  *          and is generated by the clock configuration tool
N  *          "STM32f2xx_Clock_Configuration_V1.0.0.xls"
N  *             
N  * 1.  This file provides two functions and one global variable to be called from 
N  *     user application:
N  *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
N  *                      and Divider factors, AHB/APBx prescalers and Flash settings),
N  *                      depending on the configuration made in the clock xls tool. 
N  *                      This function is called at startup just after reset and 
N  *                      before branch to main program. This call is made inside
N  *                      the "startup_stm32f2xx.s" file.
N  *
N  *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
N  *                                  by the user application to setup the SysTick 
N  *                                  timer or configure other parameters.
N  *                                     
N  *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
N  *                                 be called whenever the core clock is changed
N  *                                 during program execution.
N  *
N  * 2. After each device reset the HSI (16 MHz) is used as system clock source.
N  *    Then SystemInit() function is called, in "startup_stm32f2xx.s" file, to
N  *    configure the system clock before to branch to main program.
N  *
N  * 3. If the system clock source selected by user fails to startup, the SystemInit()
N  *    function will do nothing and HSI still used as system clock source. User can 
N  *    add some code to deal with this issue inside the SetSysClock() function.
N  *
N  * 4. The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define
N  *    in "stm32f2xx.h" file. When HSE is used as system clock source, directly or
N  *    through PLL, and you are using different crystal you have to adapt the HSE
N  *    value to your own configuration.
N  *
N  * 5. This file configures the system clock as follows:
N  *=============================================================================
N  *=============================================================================
N  *        Supported STM32F2xx device revision    | Rev B and Y
N  *-----------------------------------------------------------------------------
N  *        System Clock source                    | PLL (HSE)
N  *-----------------------------------------------------------------------------
N  *        SYSCLK(Hz)                             | 120000000
N  *-----------------------------------------------------------------------------
N  *        HCLK(Hz)                               | 120000000
N  *-----------------------------------------------------------------------------
N  *        AHB Prescaler                          | 1
N  *-----------------------------------------------------------------------------
N  *        APB1 Prescaler                         | 4
N  *-----------------------------------------------------------------------------
N  *        APB2 Prescaler                         | 2
N  *-----------------------------------------------------------------------------
N  *        HSE Frequency(Hz)                      | 25000000
N  *-----------------------------------------------------------------------------
N  *        PLL_M                                  | 25
N  *-----------------------------------------------------------------------------
N  *        PLL_N                                  | 240
N  *-----------------------------------------------------------------------------
N  *        PLL_P                                  | 2
N  *-----------------------------------------------------------------------------
N  *        PLL_Q                                  | 5
N  *-----------------------------------------------------------------------------
N  *        PLLI2S_N                               | NA
N  *-----------------------------------------------------------------------------
N  *        PLLI2S_R                               | NA
N  *-----------------------------------------------------------------------------
N  *        I2S input clock                        | NA
N  *-----------------------------------------------------------------------------
N  *        VDD(V)                                 | 3.3
N  *-----------------------------------------------------------------------------
N  *        Flash Latency(WS)                      | 3
N  *-----------------------------------------------------------------------------
N  *        Prefetch Buffer                        | ON
N  *-----------------------------------------------------------------------------
N  *        Instruction cache                      | ON
N  *-----------------------------------------------------------------------------
N  *        Data cache                             | ON
N  *-----------------------------------------------------------------------------
N  *        Require 48MHz for USB OTG FS,          | Enabled
N  *        SDIO and RNG clock                     |
N  *-----------------------------------------------------------------------------
N  *=============================================================================
N  ****************************************************************************** 
N  * @attention
N  *
N  * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N  * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
N  * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
N  * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
N  * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
N  * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N  *
N  * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
N  ******************************************************************************  
N  */
N
N/** @addtogroup CMSIS
N  * @{
N  */
N
N/** @addtogroup stm32f2xx_system
N  * @{
N  */  
N  
N/** @addtogroup STM32F2xx_System_Private_Includes
N  * @{
N  */
N
C "..\..\..\Platform\Common\Cortex-M3\STM32F2xx\STM32F2xx_Drv\system_stm32f2xx.c" 115 23 cannot open source input file "stm32f2xx.h": No such file or directory
N#include "stm32f2xx.h"
