
*** Running vivado
    with args -log Lab_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_0_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Lab_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 304.797 ; gain = 61.148
Command: synth_design -top Lab_0_wrapper -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14956 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 413.801 ; gain = 102.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab_0_wrapper' [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/hdl/Lab_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Lab_0' [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'Lab_0_axi_iic_0_0' [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Lab_0_axi_iic_0_0' (1#1) [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_axi_iic_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_iic_0' of module 'Lab_0_axi_iic_0_0' requires 27 connections, but only 25 given [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:144]
INFO: [Synth 8-6157] synthesizing module 'Lab_0_axi_uartlite_0_0' [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Lab_0_axi_uartlite_0_0' (2#1) [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'Lab_0_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:170]
INFO: [Synth 8-6157] synthesizing module 'Lab_0_clk_wiz_0_0' [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Lab_0_clk_wiz_0_0' (3#1) [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Lab_0_mdm_1_0' [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Lab_0_mdm_1_0' (4#1) [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Lab_0_microblaze_0_0' [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Lab_0_microblaze_0_0' (5#1) [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'Lab_0_microblaze_0_0' requires 52 connections, but only 51 given [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:209]
INFO: [Synth 8-6157] synthesizing module 'Lab_0_microblaze_0_axi_periph_0' [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:357]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_AH477A' [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:819]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_AH477A' (6#1) [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:819]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_17CJ99A' [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:951]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_17CJ99A' (7#1) [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:951]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_W3QSV1' [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:1317]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_W3QSV1' (8#1) [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:1317]
INFO: [Synth 8-6157] synthesizing module 'Lab_0_xbar_0' [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Lab_0_xbar_0' (9#1) [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'Lab_0_xbar_0' requires 40 connections, but only 38 given [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:778]
INFO: [Synth 8-6155] done synthesizing module 'Lab_0_microblaze_0_axi_periph_0' (10#1) [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:357]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_102QSCK' [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:1083]
INFO: [Synth 8-6157] synthesizing module 'Lab_0_dlmb_bram_if_cntlr_0' [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Lab_0_dlmb_bram_if_cntlr_0' (11#1) [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Lab_0_dlmb_v10_0' [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Lab_0_dlmb_v10_0' (12#1) [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'Lab_0_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:1229]
INFO: [Synth 8-6157] synthesizing module 'Lab_0_ilmb_bram_if_cntlr_0' [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Lab_0_ilmb_bram_if_cntlr_0' (13#1) [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Lab_0_ilmb_v10_0' [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Lab_0_ilmb_v10_0' (14#1) [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'Lab_0_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:1275]
INFO: [Synth 8-6157] synthesizing module 'Lab_0_lmb_bram_0' [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Lab_0_lmb_bram_0' (15#1) [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'Lab_0_lmb_bram_0' requires 16 connections, but only 14 given [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:1300]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_102QSCK' (16#1) [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:1083]
INFO: [Synth 8-6157] synthesizing module 'Lab_0_rst_clk_wiz_0_100M_0' [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Lab_0_rst_clk_wiz_0_100M_0' (17#1) [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/.Xil/Vivado-12084-PC-20191005ZRBW/realtime/Lab_0_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'Lab_0_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:345]
INFO: [Synth 8-6155] done synthesizing module 'Lab_0' (18#1) [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/synth/Lab_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (19#1) [D:/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6155] done synthesizing module 'Lab_0_wrapper' (20#1) [C:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/hdl/Lab_0_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_W3QSV1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_W3QSV1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_W3QSV1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_W3QSV1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_17CJ99A has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_17CJ99A has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_17CJ99A has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_17CJ99A has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_AH477A has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_AH477A has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_AH477A has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_AH477A has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 468.758 ; gain = 157.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 468.758 ; gain = 157.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 468.758 ; gain = 157.043
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_microblaze_0_0/Lab_0_microblaze_0_0/Lab_0_microblaze_0_0_in_context.xdc] for cell 'Lab_0_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_microblaze_0_0/Lab_0_microblaze_0_0/Lab_0_microblaze_0_0_in_context.xdc] for cell 'Lab_0_i/microblaze_0'
Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_axi_iic_0_0/Lab_0_axi_iic_0_0/Lab_0_axi_iic_0_0_in_context.xdc] for cell 'Lab_0_i/axi_iic_0'
Finished Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_axi_iic_0_0/Lab_0_axi_iic_0_0/Lab_0_axi_iic_0_0_in_context.xdc] for cell 'Lab_0_i/axi_iic_0'
Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_axi_uartlite_0_0/Lab_0_axi_uartlite_0_0/Lab_0_axi_uartlite_0_0_in_context.xdc] for cell 'Lab_0_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_axi_uartlite_0_0/Lab_0_axi_uartlite_0_0/Lab_0_axi_uartlite_0_0_in_context.xdc] for cell 'Lab_0_i/axi_uartlite_0'
Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_clk_wiz_0_0/Lab_0_clk_wiz_0_0/Lab_0_clk_wiz_0_0_in_context.xdc] for cell 'Lab_0_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_clk_wiz_0_0/Lab_0_clk_wiz_0_0/Lab_0_clk_wiz_0_0_in_context.xdc] for cell 'Lab_0_i/clk_wiz_0'
Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_mdm_1_0/Lab_0_mdm_1_0/Lab_0_mdm_1_0_in_context.xdc] for cell 'Lab_0_i/mdm_1'
Finished Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_mdm_1_0/Lab_0_mdm_1_0/Lab_0_mdm_1_0_in_context.xdc] for cell 'Lab_0_i/mdm_1'
Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_rst_clk_wiz_0_100M_0/Lab_0_rst_clk_wiz_0_100M_0/Lab_0_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'Lab_0_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_rst_clk_wiz_0_100M_0/Lab_0_rst_clk_wiz_0_100M_0/Lab_0_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'Lab_0_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_xbar_0/Lab_0_xbar_0/Lab_0_xbar_0_in_context.xdc] for cell 'Lab_0_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_xbar_0/Lab_0_xbar_0/Lab_0_xbar_0_in_context.xdc] for cell 'Lab_0_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_dlmb_v10_0/Lab_0_dlmb_v10_0/Lab_0_dlmb_v10_0_in_context.xdc] for cell 'Lab_0_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_dlmb_v10_0/Lab_0_dlmb_v10_0/Lab_0_dlmb_v10_0_in_context.xdc] for cell 'Lab_0_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_ilmb_v10_0/Lab_0_ilmb_v10_0/Lab_0_dlmb_v10_0_in_context.xdc] for cell 'Lab_0_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_ilmb_v10_0/Lab_0_ilmb_v10_0/Lab_0_dlmb_v10_0_in_context.xdc] for cell 'Lab_0_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_dlmb_bram_if_cntlr_0/Lab_0_dlmb_bram_if_cntlr_0/Lab_0_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'Lab_0_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_dlmb_bram_if_cntlr_0/Lab_0_dlmb_bram_if_cntlr_0/Lab_0_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'Lab_0_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_ilmb_bram_if_cntlr_0/Lab_0_ilmb_bram_if_cntlr_0/Lab_0_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Lab_0_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_ilmb_bram_if_cntlr_0/Lab_0_ilmb_bram_if_cntlr_0/Lab_0_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Lab_0_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_lmb_bram_0/Lab_0_lmb_bram_0/Lab_0_lmb_bram_0_in_context.xdc] for cell 'Lab_0_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_lmb_bram_0/Lab_0_lmb_bram_0/Lab_0_lmb_bram_0_in_context.xdc] for cell 'Lab_0_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/Administrator/Lab_0/Lab_0.srcs/constrs_1/new/system.xdc]
CRITICAL WARNING: [Common 17-170] Unknown option '-dict{', please type 'set_property -help' for usage info. [C:/Users/Administrator/Lab_0/Lab_0.srcs/constrs_1/new/system.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'uart_rt1_0_rxd'. [C:/Users/Administrator/Lab_0/Lab_0.srcs/constrs_1/new/system.xdc:5]
CRITICAL WARNING: [Common 17-170] Unknown option '-dict{', please type 'set_property -help' for usage info. [C:/Users/Administrator/Lab_0/Lab_0.srcs/constrs_1/new/system.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rt1_0_rxd'. [C:/Users/Administrator/Lab_0/Lab_0.srcs/constrs_1/new/system.xdc:6]
CRITICAL WARNING: [Common 17-170] Unknown option '-dict{', please type 'set_property -help' for usage info. [C:/Users/Administrator/Lab_0/Lab_0.srcs/constrs_1/new/system.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'iic_trl_0_scl_io'. [C:/Users/Administrator/Lab_0/Lab_0.srcs/constrs_1/new/system.xdc:8]
CRITICAL WARNING: [Common 17-170] Unknown option '-dict{', please type 'set_property -help' for usage info. [C:/Users/Administrator/Lab_0/Lab_0.srcs/constrs_1/new/system.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'iic_trl_0_scl_io'. [C:/Users/Administrator/Lab_0/Lab_0.srcs/constrs_1/new/system.xdc:9]
CRITICAL WARNING: [Common 17-170] Unknown option '-dict{', please type 'set_property -help' for usage info. [C:/Users/Administrator/Lab_0/Lab_0.srcs/constrs_1/new/system.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'rest_rtl_0'. [C:/Users/Administrator/Lab_0/Lab_0.srcs/constrs_1/new/system.xdc:14]
Finished Parsing XDC File [C:/Users/Administrator/Lab_0/Lab_0.srcs/constrs_1/new/system.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Administrator/Lab_0/Lab_0.srcs/constrs_1/new/system.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Lab_0_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 733.652 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Lab_0_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 733.652 ; gain = 421.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 733.652 ; gain = 421.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_clk_wiz_0_0/Lab_0_clk_wiz_0_0/Lab_0_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/Administrator/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_clk_wiz_0_0/Lab_0_clk_wiz_0_0/Lab_0_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Lab_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_0_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_0_i/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_0_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_0_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_0_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_0_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_0_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_0_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_0_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_0_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_0_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_0_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_0_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 733.652 ; gain = 421.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 733.652 ; gain = 421.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Lab_0_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Lab_0_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Lab_0_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design Lab_0_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design Lab_0_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design Lab_0_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 733.652 ; gain = 421.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Lab_0_i/clk_wiz_0/clk_out1' to pin 'Lab_0_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Lab_0_i/mdm_1/Dbg_Clk_0' to pin 'Lab_0_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Lab_0_i/mdm_1/Dbg_Update_0' to pin 'Lab_0_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Lab_0_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'Lab_0_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Lab_0_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'Lab_0_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 752.367 ; gain = 440.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 752.441 ; gain = 440.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 753.406 ; gain = 441.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 753.781 ; gain = 442.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 753.781 ; gain = 442.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 753.781 ; gain = 442.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 753.781 ; gain = 442.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 753.781 ; gain = 442.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 753.781 ; gain = 442.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |Lab_0_xbar_0               |         1|
|2     |Lab_0_axi_iic_0_0          |         1|
|3     |Lab_0_axi_uartlite_0_0     |         1|
|4     |Lab_0_clk_wiz_0_0          |         1|
|5     |Lab_0_mdm_1_0              |         1|
|6     |Lab_0_microblaze_0_0       |         1|
|7     |Lab_0_rst_clk_wiz_0_100M_0 |         1|
|8     |Lab_0_dlmb_bram_if_cntlr_0 |         1|
|9     |Lab_0_dlmb_v10_0           |         1|
|10    |Lab_0_ilmb_bram_if_cntlr_0 |         1|
|11    |Lab_0_ilmb_v10_0           |         1|
|12    |Lab_0_lmb_bram_0           |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |Lab_0_axi_iic_0_0          |     1|
|2     |Lab_0_axi_uartlite_0_0     |     1|
|3     |Lab_0_clk_wiz_0_0          |     1|
|4     |Lab_0_dlmb_bram_if_cntlr_0 |     1|
|5     |Lab_0_dlmb_v10_0           |     1|
|6     |Lab_0_ilmb_bram_if_cntlr_0 |     1|
|7     |Lab_0_ilmb_v10_0           |     1|
|8     |Lab_0_lmb_bram_0           |     1|
|9     |Lab_0_mdm_1_0              |     1|
|10    |Lab_0_microblaze_0_0       |     1|
|11    |Lab_0_rst_clk_wiz_0_100M_0 |     1|
|12    |Lab_0_xbar_0               |     1|
|13    |IBUF                       |     2|
|14    |IOBUF                      |     2|
|15    |OBUF                       |     1|
+------+---------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1096|
|2     |  Lab_0_i                     |Lab_0                                 |  1091|
|3     |    microblaze_0_axi_periph   |Lab_0_microblaze_0_axi_periph_0       |   263|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_102QSCK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 753.781 ; gain = 442.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 753.781 ; gain = 177.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:09 . Memory (MB): peak = 753.781 ; gain = 442.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 33 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 773.461 ; gain = 468.664
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Lab_0/Lab_0.runs/synth_1/Lab_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab_0_wrapper_utilization_synth.rpt -pb Lab_0_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 773.461 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 29 16:09:55 2020...
