

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 19 02:29:49 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        cv2d
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  490|  490|  490|  490|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- conv2d_label0         |  489|  489|       163|          -|          -|     3|    no    |
        | + conv2d_label0.1      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.2      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.3      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.4      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.5      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.6      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.7      |   42|   42|        14|          -|          -|     3|    no    |
        |  ++ conv2d_label0.7.1  |   12|   12|         4|          -|          -|     3|    no    |
        | + conv2d_label0.8      |   42|   42|        14|          -|          -|     3|    no    |
        |  ++ conv2d_label0.8.1  |   12|   12|         4|          -|          -|     3|    no    |
        | + conv2d_label0.9      |   42|   42|        14|          -|          -|     3|    no    |
        |  ++ conv2d_label0.9.1  |   12|   12|         4|          -|          -|     3|    no    |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8 & !tmp)
	9  / (!exitcond8 & tmp)
3 --> 
	4  / (!exitcond4)
	5  / (exitcond4)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond4_1)
	7  / (exitcond4_1)
6 --> 
	5  / true
7 --> 
	8  / (!tmp & !exitcond3)
	13  / (tmp & !exitcond6_2)
	14  / (tmp & exitcond6_2) | (!tmp & exitcond3)
8 --> 
	7  / true
9 --> 
	10  / (!exitcond6)
	11  / (exitcond6)
10 --> 
	9  / true
11 --> 
	12  / (!exitcond6_1)
	7  / (exitcond6_1)
12 --> 
	11  / true
13 --> 
	7  / true
14 --> 
	15  / (!exitcond1)
	19  / (exitcond1)
15 --> 
	16  / (!exitcond)
	14  / (exitcond)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	15  / true
19 --> 
	20  / (!exitcond1_1)
	24  / (exitcond1_1)
20 --> 
	21  / (!exitcond_1)
	19  / (exitcond_1)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	20  / true
24 --> 
	25  / (!exitcond1_2)
	2  / (exitcond1_2)
25 --> 
	26  / (!exitcond_2)
	24  / (exitcond_2)
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	25  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %input_r) nounwind, !map !7"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !13"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r) nounwind, !map !19"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%line_buffer_0 = alloca [5 x i32], align 4" [conv2D.c:9]   --->   Operation 33 'alloca' 'line_buffer_0' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%line_buffer_1 = alloca [5 x i32], align 4" [conv2D.c:9]   --->   Operation 34 'alloca' 'line_buffer_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%line_buffer_2 = alloca [5 x i32], align 4" [conv2D.c:9]   --->   Operation 35 'alloca' 'line_buffer_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([25 x i32]* %input_r, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [conv2D.c:7]   --->   Operation 36 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([25 x i32]* %input_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:7]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i32]* %kernel, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind" [conv2D.c:7]   --->   Operation 38 'specmemcore' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i32]* %kernel, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:7]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i32]* %output_r, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind" [conv2D.c:7]   --->   Operation 40 'specmemcore' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i32]* %output_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:7]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv2D.c:7]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "br label %1" [conv2D.c:17]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%x = phi i2 [ 0, %0 ], [ %x_1, %18 ]"   --->   Operation 44 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%x_cast = zext i2 %x to i3" [conv2D.c:17]   --->   Operation 45 'zext' 'x_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.95ns)   --->   "%exitcond8 = icmp eq i2 %x, -1" [conv2D.c:17]   --->   Operation 46 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 47 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.56ns)   --->   "%x_1 = add i2 %x, 1" [conv2D.c:17]   --->   Operation 48 'add' 'x_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %20, label %2" [conv2D.c:17]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [conv2D.c:17]   --->   Operation 50 'specloopname' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind" [conv2D.c:17]   --->   Operation 51 'specregionbegin' 'tmp_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %x, 0" [conv2D.c:23]   --->   Operation 52 'icmp' 'tmp' <Predicate = (!exitcond8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader11.0, label %.preheader10.0" [conv2D.c:23]   --->   Operation 53 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6) nounwind" [conv2D.c:33]   --->   Operation 54 'specregionbegin' 'tmp_5' <Predicate = (!exitcond8 & !tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "br label %3" [conv2D.c:35]   --->   Operation 55 'br' <Predicate = (!exitcond8 & !tmp)> <Delay = 1.76>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind" [conv2D.c:25]   --->   Operation 56 'specregionbegin' 'tmp_4' <Predicate = (!exitcond8 & tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "br label %8" [conv2D.c:27]   --->   Operation 57 'br' <Predicate = (!exitcond8 & tmp)> <Delay = 1.76>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [conv2D.c:62]   --->   Operation 58 'ret' <Predicate = (exitcond8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%j2 = phi i3 [ 0, %.preheader10.0 ], [ %j_3, %4 ]" [conv2D.c:35]   --->   Operation 59 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %j2, -3" [conv2D.c:35]   --->   Operation 60 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 61 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.65ns)   --->   "%j_3 = add i3 %j2, 1" [conv2D.c:35]   --->   Operation 62 'add' 'j_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader10.1, label %4" [conv2D.c:35]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3 = zext i3 %j2 to i64" [conv2D.c:36]   --->   Operation 64 'zext' 'tmp_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_3" [conv2D.c:36]   --->   Operation 65 'getelementptr' 'line_buffer_1_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (2.32ns)   --->   "%line_buffer_1_load = load i32* %line_buffer_1_addr, align 4" [conv2D.c:36]   --->   Operation 66 'load' 'line_buffer_1_load' <Predicate = (!exitcond4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp_5) nounwind" [conv2D.c:38]   --->   Operation 67 'specregionend' 'empty_6' <Predicate = (exitcond4)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6) nounwind" [conv2D.c:33]   --->   Operation 68 'specregionbegin' 'tmp_7' <Predicate = (exitcond4)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.76ns)   --->   "br label %5" [conv2D.c:35]   --->   Operation 69 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 70 [1/2] (2.32ns)   --->   "%line_buffer_1_load = load i32* %line_buffer_1_addr, align 4" [conv2D.c:36]   --->   Operation 70 'load' 'line_buffer_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%line_buffer_0_addr_1 = getelementptr [5 x i32]* %line_buffer_0, i64 0, i64 %tmp_3" [conv2D.c:36]   --->   Operation 71 'getelementptr' 'line_buffer_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.32ns)   --->   "store i32 %line_buffer_1_load, i32* %line_buffer_0_addr_1, align 4" [conv2D.c:36]   --->   Operation 72 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %3" [conv2D.c:35]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.43>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%j2_1 = phi i3 [ 0, %.preheader10.1 ], [ %j_3_1, %6 ]" [conv2D.c:35]   --->   Operation 74 'phi' 'j2_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.13ns)   --->   "%exitcond4_1 = icmp eq i3 %j2_1, -3" [conv2D.c:35]   --->   Operation 75 'icmp' 'exitcond4_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 76 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.65ns)   --->   "%j_3_1 = add i3 %j2_1, 1" [conv2D.c:35]   --->   Operation 77 'add' 'j_3_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %exitcond4_1, label %.preheader10.2, label %6" [conv2D.c:35]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_7_1 = zext i3 %j2_1 to i64" [conv2D.c:36]   --->   Operation 79 'zext' 'tmp_7_1' <Predicate = (!exitcond4_1)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%line_buffer_2_addr = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_7_1" [conv2D.c:36]   --->   Operation 80 'getelementptr' 'line_buffer_2_addr' <Predicate = (!exitcond4_1)> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (2.32ns)   --->   "%line_buffer_2_load = load i32* %line_buffer_2_addr, align 4" [conv2D.c:36]   --->   Operation 81 'load' 'line_buffer_2_load' <Predicate = (!exitcond4_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp_7) nounwind" [conv2D.c:38]   --->   Operation 82 'specregionend' 'empty_8' <Predicate = (exitcond4_1)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.65ns)   --->   "%tmp_2 = add i3 %x_cast, 2" [conv2D.c:41]   --->   Operation 83 'add' 'tmp_2' <Predicate = (exitcond4_1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i3 %tmp_2 to i6" [conv2D.c:41]   --->   Operation 84 'zext' 'tmp_3_cast' <Predicate = (exitcond4_1)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_2, i2 0)" [conv2D.c:41]   --->   Operation 85 'bitconcatenate' 'tmp_14' <Predicate = (exitcond4_1)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %tmp_14 to i6" [conv2D.c:41]   --->   Operation 86 'zext' 'p_shl_cast' <Predicate = (exitcond4_1)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.78ns)   --->   "%tmp_16 = add i6 %tmp_3_cast, %p_shl_cast" [conv2D.c:41]   --->   Operation 87 'add' 'tmp_16' <Predicate = (exitcond4_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.76ns)   --->   "br label %.preheader9" [conv2D.c:40]   --->   Operation 88 'br' <Predicate = (exitcond4_1)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 4.64>
ST_6 : Operation 89 [1/2] (2.32ns)   --->   "%line_buffer_2_load = load i32* %line_buffer_2_addr, align 4" [conv2D.c:36]   --->   Operation 89 'load' 'line_buffer_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_2 = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_7_1" [conv2D.c:36]   --->   Operation 90 'getelementptr' 'line_buffer_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (2.32ns)   --->   "store i32 %line_buffer_2_load, i32* %line_buffer_1_addr_2, align 4" [conv2D.c:36]   --->   Operation 91 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "br label %5" [conv2D.c:35]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.14>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%j3 = phi i3 [ %j_2, %7 ], [ 0, %.preheader10.2 ]"   --->   Operation 93 'phi' 'j3' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %j3, -3" [conv2D.c:40]   --->   Operation 94 'icmp' 'exitcond3' <Predicate = (!tmp)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 95 'speclooptripcount' 'empty_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.65ns)   --->   "%j_2 = add i3 %j3, 1" [conv2D.c:40]   --->   Operation 96 'add' 'j_2' <Predicate = (!tmp)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %7" [conv2D.c:40]   --->   Operation 97 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %j3 to i6" [conv2D.c:41]   --->   Operation 98 'zext' 'tmp_cast' <Predicate = (!tmp & !exitcond3)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.82ns)   --->   "%tmp_22 = add i6 %tmp_16, %tmp_cast" [conv2D.c:41]   --->   Operation 99 'add' 'tmp_22' <Predicate = (!tmp & !exitcond3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i6 %tmp_22 to i64" [conv2D.c:41]   --->   Operation 100 'zext' 'tmp_25_cast' <Predicate = (!tmp & !exitcond3)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_25_cast" [conv2D.c:41]   --->   Operation 101 'getelementptr' 'input_addr_3' <Predicate = (!tmp & !exitcond3)> <Delay = 0.00>
ST_7 : Operation 102 [2/2] (2.32ns)   --->   "%input_load_1 = load i32* %input_addr_3, align 4" [conv2D.c:41]   --->   Operation 102 'load' 'input_load_1' <Predicate = (!tmp & !exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 103 'br' <Predicate = (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%j_4 = phi i3 [ 0, %.preheader11.2 ], [ %j_1_2, %13 ]" [conv2D.c:27]   --->   Operation 104 'phi' 'j_4' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.13ns)   --->   "%exitcond6_2 = icmp eq i3 %j_4, -3" [conv2D.c:27]   --->   Operation 105 'icmp' 'exitcond6_2' <Predicate = (tmp)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 106 'speclooptripcount' 'empty_16' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.65ns)   --->   "%j_1_2 = add i3 %j_4, 1" [conv2D.c:27]   --->   Operation 107 'add' 'j_1_2' <Predicate = (tmp)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %exitcond6_2, label %.preheader11.3, label %13" [conv2D.c:27]   --->   Operation 108 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_8_2_cast = zext i3 %j_4 to i4" [conv2D.c:28]   --->   Operation 109 'zext' 'tmp_8_2_cast' <Predicate = (tmp & !exitcond6_2)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.73ns)   --->   "%tmp_21 = add i4 %tmp_8_2_cast, -6" [conv2D.c:28]   --->   Operation 110 'add' 'tmp_21' <Predicate = (tmp & !exitcond6_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i4 %tmp_21 to i64" [conv2D.c:28]   --->   Operation 111 'zext' 'tmp_24_cast' <Predicate = (tmp & !exitcond6_2)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_24_cast" [conv2D.c:28]   --->   Operation 112 'getelementptr' 'input_addr_2' <Predicate = (tmp & !exitcond6_2)> <Delay = 0.00>
ST_7 : Operation 113 [2/2] (2.32ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [conv2D.c:28]   --->   Operation 113 'load' 'input_load_2' <Predicate = (tmp & !exitcond6_2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_9) nounwind" [conv2D.c:30]   --->   Operation 114 'specregionend' 'empty_15' <Predicate = (tmp & exitcond6_2)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 115 'br' <Predicate = (tmp & exitcond6_2)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i2 %x to i5" [conv2D.c:17]   --->   Operation 116 'zext' 'tmp_9_cast' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_23 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %x, i2 0)" [conv2D.c:17]   --->   Operation 117 'bitconcatenate' 'tmp_23' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_23 to i5" [conv2D.c:59]   --->   Operation 118 'zext' 'p_shl1_cast' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (1.73ns)   --->   "%tmp_24 = sub i5 %p_shl1_cast, %tmp_9_cast" [conv2D.c:59]   --->   Operation 119 'sub' 'tmp_24' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i5 %tmp_24 to i64" [conv2D.c:59]   --->   Operation 120 'sext' 'tmp_27_cast' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_27_cast" [conv2D.c:59]   --->   Operation 121 'getelementptr' 'output_addr' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (1.78ns)   --->   "%tmp_25 = add i5 %tmp_24, 1" [conv2D.c:59]   --->   Operation 122 'add' 'tmp_25' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i5 %tmp_25 to i64" [conv2D.c:59]   --->   Operation 123 'sext' 'tmp_28_cast' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_28_cast" [conv2D.c:59]   --->   Operation 124 'getelementptr' 'output_addr_1' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.78ns)   --->   "%tmp_26 = add i5 %tmp_24, 2" [conv2D.c:59]   --->   Operation 125 'add' 'tmp_26' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_29_cast = sext i5 %tmp_26 to i64" [conv2D.c:59]   --->   Operation 126 'sext' 'tmp_29_cast' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_29_cast" [conv2D.c:59]   --->   Operation 127 'getelementptr' 'output_addr_2' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str7) nounwind" [conv2D.c:46]   --->   Operation 128 'specregionbegin' 'tmp_11' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.76ns)   --->   "br label %.loopexit7" [conv2D.c:52]   --->   Operation 129 'br' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 1.76>

State 8 <SV = 5> <Delay = 4.64>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_s = zext i3 %j3 to i64" [conv2D.c:41]   --->   Operation 130 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/2] (2.32ns)   --->   "%input_load_1 = load i32* %input_addr_3, align 4" [conv2D.c:41]   --->   Operation 131 'load' 'input_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_2 = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_s" [conv2D.c:41]   --->   Operation 132 'getelementptr' 'line_buffer_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (2.32ns)   --->   "store i32 %input_load_1, i32* %line_buffer_2_addr_2, align 4" [conv2D.c:41]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "br label %.preheader9" [conv2D.c:40]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 2.32>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %.preheader11.0 ], [ %j_1, %9 ]" [conv2D.c:27]   --->   Operation 135 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (1.13ns)   --->   "%exitcond6 = icmp eq i3 %j, -3" [conv2D.c:27]   --->   Operation 136 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 137 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j, 1" [conv2D.c:27]   --->   Operation 138 'add' 'j_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader11.1, label %9" [conv2D.c:27]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_8 = zext i3 %j to i64" [conv2D.c:28]   --->   Operation 140 'zext' 'tmp_8' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_8" [conv2D.c:28]   --->   Operation 141 'getelementptr' 'input_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_9 : Operation 142 [2/2] (2.32ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.c:28]   --->   Operation 142 'load' 'input_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_4) nounwind" [conv2D.c:30]   --->   Operation 143 'specregionend' 'empty_11' <Predicate = (exitcond6)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind" [conv2D.c:25]   --->   Operation 144 'specregionbegin' 'tmp_6' <Predicate = (exitcond6)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.76ns)   --->   "br label %10" [conv2D.c:27]   --->   Operation 145 'br' <Predicate = (exitcond6)> <Delay = 1.76>

State 10 <SV = 3> <Delay = 4.64>
ST_10 : Operation 146 [1/2] (2.32ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.c:28]   --->   Operation 146 'load' 'input_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%line_buffer_0_addr = getelementptr [5 x i32]* %line_buffer_0, i64 0, i64 %tmp_8" [conv2D.c:28]   --->   Operation 147 'getelementptr' 'line_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (2.32ns)   --->   "store i32 %input_load, i32* %line_buffer_0_addr, align 4" [conv2D.c:28]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "br label %8" [conv2D.c:27]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 4.05>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%j_s = phi i3 [ 0, %.preheader11.1 ], [ %j_1_1, %11 ]" [conv2D.c:27]   --->   Operation 150 'phi' 'j_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (1.13ns)   --->   "%exitcond6_1 = icmp eq i3 %j_s, -3" [conv2D.c:27]   --->   Operation 151 'icmp' 'exitcond6_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 152 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (1.65ns)   --->   "%j_1_1 = add i3 %j_s, 1" [conv2D.c:27]   --->   Operation 153 'add' 'j_1_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %exitcond6_1, label %.preheader11.2, label %11" [conv2D.c:27]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_8_1_cast = zext i3 %j_s to i4" [conv2D.c:28]   --->   Operation 155 'zext' 'tmp_8_1_cast' <Predicate = (!exitcond6_1)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (1.73ns)   --->   "%tmp_10 = add i4 %tmp_8_1_cast, 5" [conv2D.c:28]   --->   Operation 156 'add' 'tmp_10' <Predicate = (!exitcond6_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i4 %tmp_10 to i64" [conv2D.c:28]   --->   Operation 157 'zext' 'tmp_21_cast' <Predicate = (!exitcond6_1)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_21_cast" [conv2D.c:28]   --->   Operation 158 'getelementptr' 'input_addr_1' <Predicate = (!exitcond6_1)> <Delay = 0.00>
ST_11 : Operation 159 [2/2] (2.32ns)   --->   "%input_load_3 = load i32* %input_addr_1, align 4" [conv2D.c:28]   --->   Operation 159 'load' 'input_load_3' <Predicate = (!exitcond6_1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_6) nounwind" [conv2D.c:30]   --->   Operation 160 'specregionend' 'empty_13' <Predicate = (exitcond6_1)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind" [conv2D.c:25]   --->   Operation 161 'specregionbegin' 'tmp_9' <Predicate = (exitcond6_1)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (1.76ns)   --->   "br label %12" [conv2D.c:27]   --->   Operation 162 'br' <Predicate = (exitcond6_1)> <Delay = 1.76>

State 12 <SV = 4> <Delay = 4.64>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_8_1 = zext i3 %j_s to i64" [conv2D.c:28]   --->   Operation 163 'zext' 'tmp_8_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/2] (2.32ns)   --->   "%input_load_3 = load i32* %input_addr_1, align 4" [conv2D.c:28]   --->   Operation 164 'load' 'input_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_1 = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_8_1" [conv2D.c:28]   --->   Operation 165 'getelementptr' 'line_buffer_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (2.32ns)   --->   "store i32 %input_load_3, i32* %line_buffer_1_addr_1, align 4" [conv2D.c:28]   --->   Operation 166 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "br label %10" [conv2D.c:27]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 4.64>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_8_2 = zext i3 %j_4 to i64" [conv2D.c:28]   --->   Operation 168 'zext' 'tmp_8_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/2] (2.32ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [conv2D.c:28]   --->   Operation 169 'load' 'input_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_1 = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_8_2" [conv2D.c:28]   --->   Operation 170 'getelementptr' 'line_buffer_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (2.32ns)   --->   "store i32 %input_load_2, i32* %line_buffer_2_addr_1, align 4" [conv2D.c:28]   --->   Operation 171 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "br label %12" [conv2D.c:27]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 2.32>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%sum = phi i32 [ 0, %.loopexit ], [ %sum_1, %.loopexit7.loopexit ]" [conv2D.c:54]   --->   Operation 173 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%i4 = phi i2 [ 0, %.loopexit ], [ %i_3, %.loopexit7.loopexit ]" [conv2D.c:52]   --->   Operation 174 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %i4, -1" [conv2D.c:52]   --->   Operation 175 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 176 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (1.56ns)   --->   "%i_3 = add i2 %i4, 1" [conv2D.c:52]   --->   Operation 177 'add' 'i_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %14, label %.preheader.preheader.0" [conv2D.c:52]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i2 %i4 to i5" [conv2D.c:52]   --->   Operation 179 'zext' 'tmp_16_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_27 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i4, i2 0)" [conv2D.c:52]   --->   Operation 180 'bitconcatenate' 'tmp_27' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp_27 to i5" [conv2D.c:54]   --->   Operation 181 'zext' 'p_shl2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (1.73ns)   --->   "%tmp_28 = sub i5 %p_shl2_cast, %tmp_16_cast" [conv2D.c:54]   --->   Operation 182 'sub' 'tmp_28' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (1.76ns)   --->   "br label %.preheader.0" [conv2D.c:53]   --->   Operation 183 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_14 : Operation 184 [1/1] (2.32ns)   --->   "store i32 %sum, i32* %output_addr, align 4" [conv2D.c:59]   --->   Operation 184 'store' <Predicate = (exitcond1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str7, i32 %tmp_11) nounwind" [conv2D.c:60]   --->   Operation 185 'specregionend' 'empty_17' <Predicate = (exitcond1)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str7) nounwind" [conv2D.c:46]   --->   Operation 186 'specregionbegin' 'tmp_12' <Predicate = (exitcond1)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (1.76ns)   --->   "br label %.loopexit6" [conv2D.c:52]   --->   Operation 187 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 15 <SV = 6> <Delay = 4.10>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%sum_1 = phi i32 [ %sum_2, %15 ], [ %sum, %.preheader.preheader.0 ]" [conv2D.c:54]   --->   Operation 188 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%j5 = phi i2 [ %j_5, %15 ], [ 0, %.preheader.preheader.0 ]" [conv2D.c:53]   --->   Operation 189 'phi' 'j5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %j5, -1" [conv2D.c:53]   --->   Operation 190 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 191 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (1.56ns)   --->   "%j_5 = add i2 %j5, 1" [conv2D.c:53]   --->   Operation 192 'add' 'j_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit7.loopexit, label %15" [conv2D.c:53]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_17 = zext i2 %j5 to i64" [conv2D.c:54]   --->   Operation 194 'zext' 'tmp_17' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i2 %j5 to i5" [conv2D.c:54]   --->   Operation 195 'zext' 'tmp_17_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (1.78ns)   --->   "%tmp_31 = add i5 %tmp_28, %tmp_17_cast" [conv2D.c:54]   --->   Operation 196 'add' 'tmp_31' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_34_cast = sext i5 %tmp_31 to i64" [conv2D.c:54]   --->   Operation 197 'sext' 'tmp_34_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_34_cast" [conv2D.c:54]   --->   Operation 198 'getelementptr' 'kernel_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%line_buffer_0_addr_2 = getelementptr [5 x i32]* %line_buffer_0, i64 0, i64 %tmp_17" [conv2D.c:54]   --->   Operation 199 'getelementptr' 'line_buffer_0_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 200 [2/2] (2.32ns)   --->   "%line_buffer_0_load = load i32* %line_buffer_0_addr_2, align 4" [conv2D.c:54]   --->   Operation 200 'load' 'line_buffer_0_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_3 = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_17" [conv2D.c:54]   --->   Operation 201 'getelementptr' 'line_buffer_1_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 202 [2/2] (2.32ns)   --->   "%line_buffer_1_load_1 = load i32* %line_buffer_1_addr_3, align 4" [conv2D.c:54]   --->   Operation 202 'load' 'line_buffer_1_load_1' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_3 = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_17" [conv2D.c:54]   --->   Operation 203 'getelementptr' 'line_buffer_2_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 204 [2/2] (2.32ns)   --->   "%line_buffer_2_load_1 = load i32* %line_buffer_2_addr_3, align 4" [conv2D.c:54]   --->   Operation 204 'load' 'line_buffer_2_load_1' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_15 : Operation 205 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:54]   --->   Operation 205 'load' 'kernel_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "br label %.loopexit7"   --->   Operation 206 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 4.09>
ST_16 : Operation 207 [1/2] (2.32ns)   --->   "%line_buffer_0_load = load i32* %line_buffer_0_addr_2, align 4" [conv2D.c:54]   --->   Operation 207 'load' 'line_buffer_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_16 : Operation 208 [1/2] (2.32ns)   --->   "%line_buffer_1_load_1 = load i32* %line_buffer_1_addr_3, align 4" [conv2D.c:54]   --->   Operation 208 'load' 'line_buffer_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_16 : Operation 209 [1/2] (2.32ns)   --->   "%line_buffer_2_load_1 = load i32* %line_buffer_2_addr_3, align 4" [conv2D.c:54]   --->   Operation 209 'load' 'line_buffer_2_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_16 : Operation 210 [1/1] (1.77ns)   --->   "%tmp_18 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %line_buffer_0_load, i32 %line_buffer_1_load_1, i32 %line_buffer_2_load_1, i2 %i4) nounwind" [conv2D.c:54]   --->   Operation 210 'mux' 'tmp_18' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:54]   --->   Operation 211 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 17 <SV = 8> <Delay = 8.51>
ST_17 : Operation 212 [1/1] (8.51ns)   --->   "%tmp_15 = mul nsw i32 %tmp_18, %kernel_load" [conv2D.c:54]   --->   Operation 212 'mul' 'tmp_15' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 2.55>
ST_18 : Operation 213 [1/1] (2.55ns)   --->   "%sum_2 = add nsw i32 %sum_1, %tmp_15" [conv2D.c:54]   --->   Operation 213 'add' 'sum_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "br label %.preheader.0" [conv2D.c:53]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 6> <Delay = 2.32>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%sum_s = phi i32 [ 0, %14 ], [ %sum_1_1, %.loopexit6.loopexit ]" [conv2D.c:54]   --->   Operation 215 'phi' 'sum_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%i4_1 = phi i2 [ 0, %14 ], [ %i_3_1, %.loopexit6.loopexit ]" [conv2D.c:52]   --->   Operation 216 'phi' 'i4_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.95ns)   --->   "%exitcond1_1 = icmp eq i2 %i4_1, -1" [conv2D.c:52]   --->   Operation 217 'icmp' 'exitcond1_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 218 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (1.56ns)   --->   "%i_3_1 = add i2 %i4_1, 1" [conv2D.c:52]   --->   Operation 219 'add' 'i_3_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %exitcond1_1, label %16, label %.preheader.preheader.1" [conv2D.c:52]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_11_1_cast = zext i2 %i4_1 to i5" [conv2D.c:52]   --->   Operation 221 'zext' 'tmp_11_1_cast' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_29 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i4_1, i2 0)" [conv2D.c:52]   --->   Operation 222 'bitconcatenate' 'tmp_29' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %tmp_29 to i5" [conv2D.c:54]   --->   Operation 223 'zext' 'p_shl3_cast' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (1.73ns)   --->   "%tmp_30 = sub i5 %p_shl3_cast, %tmp_11_1_cast" [conv2D.c:54]   --->   Operation 224 'sub' 'tmp_30' <Predicate = (!exitcond1_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [1/1] (1.76ns)   --->   "br label %.preheader.1" [conv2D.c:53]   --->   Operation 225 'br' <Predicate = (!exitcond1_1)> <Delay = 1.76>
ST_19 : Operation 226 [1/1] (2.32ns)   --->   "store i32 %sum_s, i32* %output_addr_1, align 4" [conv2D.c:59]   --->   Operation 226 'store' <Predicate = (exitcond1_1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str7, i32 %tmp_12) nounwind" [conv2D.c:60]   --->   Operation 227 'specregionend' 'empty_20' <Predicate = (exitcond1_1)> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str7) nounwind" [conv2D.c:46]   --->   Operation 228 'specregionbegin' 'tmp_13' <Predicate = (exitcond1_1)> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (1.76ns)   --->   "br label %.loopexit5" [conv2D.c:52]   --->   Operation 229 'br' <Predicate = (exitcond1_1)> <Delay = 1.76>

State 20 <SV = 7> <Delay = 4.10>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%sum_1_1 = phi i32 [ %sum_2_1, %17 ], [ %sum_s, %.preheader.preheader.1 ]" [conv2D.c:54]   --->   Operation 230 'phi' 'sum_1_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (0.00ns)   --->   "%j5_1 = phi i2 [ %tmp_12_1, %17 ], [ 0, %.preheader.preheader.1 ]" [conv2D.c:54]   --->   Operation 231 'phi' 'j5_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 232 [1/1] (0.95ns)   --->   "%exitcond_1 = icmp eq i2 %j5_1, -1" [conv2D.c:53]   --->   Operation 232 'icmp' 'exitcond_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 233 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 234 [1/1] (1.56ns)   --->   "%tmp_12_1 = add i2 %j5_1, 1" [conv2D.c:54]   --->   Operation 234 'add' 'tmp_12_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %exitcond_1, label %.loopexit6.loopexit, label %17" [conv2D.c:53]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_13_1 = zext i2 %tmp_12_1 to i64" [conv2D.c:54]   --->   Operation 236 'zext' 'tmp_13_1' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%line_buffer_0_addr_3 = getelementptr [5 x i32]* %line_buffer_0, i64 0, i64 %tmp_13_1" [conv2D.c:54]   --->   Operation 237 'getelementptr' 'line_buffer_0_addr_3' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_20 : Operation 238 [2/2] (2.32ns)   --->   "%line_buffer_0_load_1 = load i32* %line_buffer_0_addr_3, align 4" [conv2D.c:54]   --->   Operation 238 'load' 'line_buffer_0_load_1' <Predicate = (!exitcond_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_4 = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_13_1" [conv2D.c:54]   --->   Operation 239 'getelementptr' 'line_buffer_1_addr_4' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_20 : Operation 240 [2/2] (2.32ns)   --->   "%line_buffer_1_load_2 = load i32* %line_buffer_1_addr_4, align 4" [conv2D.c:54]   --->   Operation 240 'load' 'line_buffer_1_load_2' <Predicate = (!exitcond_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_4 = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_13_1" [conv2D.c:54]   --->   Operation 241 'getelementptr' 'line_buffer_2_addr_4' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_20 : Operation 242 [2/2] (2.32ns)   --->   "%line_buffer_2_load_2 = load i32* %line_buffer_2_addr_4, align 4" [conv2D.c:54]   --->   Operation 242 'load' 'line_buffer_2_load_2' <Predicate = (!exitcond_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_14_1_cast = zext i2 %j5_1 to i5" [conv2D.c:54]   --->   Operation 243 'zext' 'tmp_14_1_cast' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_20 : Operation 244 [1/1] (1.78ns)   --->   "%tmp_34 = add i5 %tmp_30, %tmp_14_1_cast" [conv2D.c:54]   --->   Operation 244 'add' 'tmp_34' <Predicate = (!exitcond_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i5 %tmp_34 to i64" [conv2D.c:54]   --->   Operation 245 'sext' 'tmp_37_cast' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_37_cast" [conv2D.c:54]   --->   Operation 246 'getelementptr' 'kernel_addr_1' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_20 : Operation 247 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.c:54]   --->   Operation 247 'load' 'kernel_load_1' <Predicate = (!exitcond_1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "br label %.loopexit6"   --->   Operation 248 'br' <Predicate = (exitcond_1)> <Delay = 0.00>

State 21 <SV = 8> <Delay = 4.09>
ST_21 : Operation 249 [1/2] (2.32ns)   --->   "%line_buffer_0_load_1 = load i32* %line_buffer_0_addr_3, align 4" [conv2D.c:54]   --->   Operation 249 'load' 'line_buffer_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_21 : Operation 250 [1/2] (2.32ns)   --->   "%line_buffer_1_load_2 = load i32* %line_buffer_1_addr_4, align 4" [conv2D.c:54]   --->   Operation 250 'load' 'line_buffer_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_21 : Operation 251 [1/2] (2.32ns)   --->   "%line_buffer_2_load_2 = load i32* %line_buffer_2_addr_4, align 4" [conv2D.c:54]   --->   Operation 251 'load' 'line_buffer_2_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_21 : Operation 252 [1/1] (1.77ns)   --->   "%tmp_19 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %line_buffer_0_load_1, i32 %line_buffer_1_load_2, i32 %line_buffer_2_load_2, i2 %i4_1) nounwind" [conv2D.c:54]   --->   Operation 252 'mux' 'tmp_19' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 253 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.c:54]   --->   Operation 253 'load' 'kernel_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 22 <SV = 9> <Delay = 8.51>
ST_22 : Operation 254 [1/1] (8.51ns)   --->   "%tmp_15_1 = mul nsw i32 %tmp_19, %kernel_load_1" [conv2D.c:54]   --->   Operation 254 'mul' 'tmp_15_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 2.55>
ST_23 : Operation 255 [1/1] (2.55ns)   --->   "%sum_2_1 = add nsw i32 %sum_1_1, %tmp_15_1" [conv2D.c:54]   --->   Operation 255 'add' 'sum_2_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "br label %.preheader.1" [conv2D.c:53]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 7> <Delay = 2.32>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%sum_3 = phi i32 [ 0, %16 ], [ %sum_1_2, %.loopexit5.loopexit ]" [conv2D.c:54]   --->   Operation 257 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%i4_2 = phi i2 [ 0, %16 ], [ %i_3_2, %.loopexit5.loopexit ]" [conv2D.c:52]   --->   Operation 258 'phi' 'i4_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 259 [1/1] (0.95ns)   --->   "%exitcond1_2 = icmp eq i2 %i4_2, -1" [conv2D.c:52]   --->   Operation 259 'icmp' 'exitcond1_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 260 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 261 [1/1] (1.56ns)   --->   "%i_3_2 = add i2 %i4_2, 1" [conv2D.c:52]   --->   Operation 261 'add' 'i_3_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 262 [1/1] (0.00ns)   --->   "br i1 %exitcond1_2, label %18, label %.preheader.preheader.2" [conv2D.c:52]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_11_2_cast = zext i2 %i4_2 to i5" [conv2D.c:52]   --->   Operation 263 'zext' 'tmp_11_2_cast' <Predicate = (!exitcond1_2)> <Delay = 0.00>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_32 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i4_2, i2 0)" [conv2D.c:52]   --->   Operation 264 'bitconcatenate' 'tmp_32' <Predicate = (!exitcond1_2)> <Delay = 0.00>
ST_24 : Operation 265 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i4 %tmp_32 to i5" [conv2D.c:54]   --->   Operation 265 'zext' 'p_shl4_cast' <Predicate = (!exitcond1_2)> <Delay = 0.00>
ST_24 : Operation 266 [1/1] (1.73ns)   --->   "%tmp_33 = sub i5 %p_shl4_cast, %tmp_11_2_cast" [conv2D.c:54]   --->   Operation 266 'sub' 'tmp_33' <Predicate = (!exitcond1_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 267 [1/1] (1.76ns)   --->   "br label %.preheader.2" [conv2D.c:53]   --->   Operation 267 'br' <Predicate = (!exitcond1_2)> <Delay = 1.76>
ST_24 : Operation 268 [1/1] (2.32ns)   --->   "store i32 %sum_3, i32* %output_addr_2, align 4" [conv2D.c:59]   --->   Operation 268 'store' <Predicate = (exitcond1_2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str7, i32 %tmp_13) nounwind" [conv2D.c:60]   --->   Operation 269 'specregionend' 'empty_23' <Predicate = (exitcond1_2)> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_1) nounwind" [conv2D.c:61]   --->   Operation 270 'specregionend' 'empty_24' <Predicate = (exitcond1_2)> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (0.00ns)   --->   "br label %1" [conv2D.c:17]   --->   Operation 271 'br' <Predicate = (exitcond1_2)> <Delay = 0.00>

State 25 <SV = 8> <Delay = 4.10>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%sum_1_2 = phi i32 [ %sum_2_2, %19 ], [ %sum_3, %.preheader.preheader.2 ]" [conv2D.c:54]   --->   Operation 272 'phi' 'sum_1_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%j5_2 = phi i2 [ %j_4_2, %19 ], [ 0, %.preheader.preheader.2 ]" [conv2D.c:53]   --->   Operation 273 'phi' 'j5_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%j5_2_cast = zext i2 %j5_2 to i3" [conv2D.c:53]   --->   Operation 274 'zext' 'j5_2_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 275 [1/1] (0.95ns)   --->   "%exitcond_2 = icmp eq i2 %j5_2, -1" [conv2D.c:53]   --->   Operation 275 'icmp' 'exitcond_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 276 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 277 [1/1] (1.56ns)   --->   "%j_4_2 = add i2 %j5_2, 1" [conv2D.c:53]   --->   Operation 277 'add' 'j_4_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %exitcond_2, label %.loopexit5.loopexit, label %19" [conv2D.c:53]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 279 [1/1] (1.65ns)   --->   "%tmp_12_2 = add i3 %j5_2_cast, 2" [conv2D.c:54]   --->   Operation 279 'add' 'tmp_12_2' <Predicate = (!exitcond_2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_13_2 = zext i3 %tmp_12_2 to i64" [conv2D.c:54]   --->   Operation 280 'zext' 'tmp_13_2' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_25 : Operation 281 [1/1] (0.00ns)   --->   "%line_buffer_0_addr_4 = getelementptr [5 x i32]* %line_buffer_0, i64 0, i64 %tmp_13_2" [conv2D.c:54]   --->   Operation 281 'getelementptr' 'line_buffer_0_addr_4' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_25 : Operation 282 [2/2] (2.32ns)   --->   "%line_buffer_0_load_2 = load i32* %line_buffer_0_addr_4, align 4" [conv2D.c:54]   --->   Operation 282 'load' 'line_buffer_0_load_2' <Predicate = (!exitcond_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_25 : Operation 283 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_5 = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_13_2" [conv2D.c:54]   --->   Operation 283 'getelementptr' 'line_buffer_1_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_25 : Operation 284 [2/2] (2.32ns)   --->   "%line_buffer_1_load_3 = load i32* %line_buffer_1_addr_5, align 4" [conv2D.c:54]   --->   Operation 284 'load' 'line_buffer_1_load_3' <Predicate = (!exitcond_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_25 : Operation 285 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_5 = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_13_2" [conv2D.c:54]   --->   Operation 285 'getelementptr' 'line_buffer_2_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_25 : Operation 286 [2/2] (2.32ns)   --->   "%line_buffer_2_load_3 = load i32* %line_buffer_2_addr_5, align 4" [conv2D.c:54]   --->   Operation 286 'load' 'line_buffer_2_load_3' <Predicate = (!exitcond_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_25 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_14_2_cast = zext i2 %j5_2 to i5" [conv2D.c:54]   --->   Operation 287 'zext' 'tmp_14_2_cast' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_25 : Operation 288 [1/1] (1.78ns)   --->   "%tmp_35 = add i5 %tmp_33, %tmp_14_2_cast" [conv2D.c:54]   --->   Operation 288 'add' 'tmp_35' <Predicate = (!exitcond_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_38_cast = sext i5 %tmp_35 to i64" [conv2D.c:54]   --->   Operation 289 'sext' 'tmp_38_cast' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_25 : Operation 290 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_38_cast" [conv2D.c:54]   --->   Operation 290 'getelementptr' 'kernel_addr_2' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_25 : Operation 291 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.c:54]   --->   Operation 291 'load' 'kernel_load_2' <Predicate = (!exitcond_2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "br label %.loopexit5"   --->   Operation 292 'br' <Predicate = (exitcond_2)> <Delay = 0.00>

State 26 <SV = 9> <Delay = 4.09>
ST_26 : Operation 293 [1/2] (2.32ns)   --->   "%line_buffer_0_load_2 = load i32* %line_buffer_0_addr_4, align 4" [conv2D.c:54]   --->   Operation 293 'load' 'line_buffer_0_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_26 : Operation 294 [1/2] (2.32ns)   --->   "%line_buffer_1_load_3 = load i32* %line_buffer_1_addr_5, align 4" [conv2D.c:54]   --->   Operation 294 'load' 'line_buffer_1_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_26 : Operation 295 [1/2] (2.32ns)   --->   "%line_buffer_2_load_3 = load i32* %line_buffer_2_addr_5, align 4" [conv2D.c:54]   --->   Operation 295 'load' 'line_buffer_2_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_26 : Operation 296 [1/1] (1.77ns)   --->   "%tmp_20 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %line_buffer_0_load_2, i32 %line_buffer_1_load_3, i32 %line_buffer_2_load_3, i2 %i4_2) nounwind" [conv2D.c:54]   --->   Operation 296 'mux' 'tmp_20' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 297 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.c:54]   --->   Operation 297 'load' 'kernel_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 27 <SV = 10> <Delay = 8.51>
ST_27 : Operation 298 [1/1] (8.51ns)   --->   "%tmp_15_2 = mul nsw i32 %tmp_20, %kernel_load_2" [conv2D.c:54]   --->   Operation 298 'mul' 'tmp_15_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 11> <Delay = 2.55>
ST_28 : Operation 299 [1/1] (2.55ns)   --->   "%sum_2_2 = add nsw i32 %sum_1_2, %tmp_15_2" [conv2D.c:54]   --->   Operation 299 'add' 'sum_2_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 300 [1/1] (0.00ns)   --->   "br label %.preheader.2" [conv2D.c:53]   --->   Operation 300 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_29          (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_30          (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_31          (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_32          (spectopmodule    ) [ 00000000000000000000000000000]
line_buffer_0        (alloca           ) [ 00111111111111111111111111111]
line_buffer_1        (alloca           ) [ 00111111111111111111111111111]
line_buffer_2        (alloca           ) [ 00111111111111111111111111111]
empty                (specmemcore      ) [ 00000000000000000000000000000]
StgValue_37          (specinterface    ) [ 00000000000000000000000000000]
empty_3              (specmemcore      ) [ 00000000000000000000000000000]
StgValue_39          (specinterface    ) [ 00000000000000000000000000000]
empty_4              (specmemcore      ) [ 00000000000000000000000000000]
StgValue_41          (specinterface    ) [ 00000000000000000000000000000]
StgValue_42          (specinterface    ) [ 00000000000000000000000000000]
StgValue_43          (br               ) [ 01111111111111111111111111111]
x                    (phi              ) [ 00111111111111000000000000000]
x_cast               (zext             ) [ 00011110000000000000000000000]
exitcond8            (icmp             ) [ 00111111111111111111111111111]
empty_5              (speclooptripcount) [ 00000000000000000000000000000]
x_1                  (add              ) [ 01111111111111111111111111111]
StgValue_49          (br               ) [ 00000000000000000000000000000]
StgValue_50          (specloopname     ) [ 00000000000000000000000000000]
tmp_1                (specregionbegin  ) [ 00011111111111111111111111111]
tmp                  (icmp             ) [ 00111111111111111111111111111]
StgValue_53          (br               ) [ 00000000000000000000000000000]
tmp_5                (specregionbegin  ) [ 00011000000000000000000000000]
StgValue_55          (br               ) [ 00111111111111111111111111111]
tmp_4                (specregionbegin  ) [ 00000000011000000000000000000]
StgValue_57          (br               ) [ 00111111111111111111111111111]
StgValue_58          (ret              ) [ 00000000000000000000000000000]
j2                   (phi              ) [ 00010000000000000000000000000]
exitcond4            (icmp             ) [ 00111111111111111111111111111]
empty_7              (speclooptripcount) [ 00000000000000000000000000000]
j_3                  (add              ) [ 00111111111111111111111111111]
StgValue_63          (br               ) [ 00000000000000000000000000000]
tmp_3                (zext             ) [ 00001000000000000000000000000]
line_buffer_1_addr   (getelementptr    ) [ 00001000000000000000000000000]
empty_6              (specregionend    ) [ 00000000000000000000000000000]
tmp_7                (specregionbegin  ) [ 00000110000000000000000000000]
StgValue_69          (br               ) [ 00111111111111111111111111111]
line_buffer_1_load   (load             ) [ 00000000000000000000000000000]
line_buffer_0_addr_1 (getelementptr    ) [ 00000000000000000000000000000]
StgValue_72          (store            ) [ 00000000000000000000000000000]
StgValue_73          (br               ) [ 00111111111111111111111111111]
j2_1                 (phi              ) [ 00000100000000000000000000000]
exitcond4_1          (icmp             ) [ 00111111111111111111111111111]
empty_9              (speclooptripcount) [ 00000000000000000000000000000]
j_3_1                (add              ) [ 00111111111111111111111111111]
StgValue_78          (br               ) [ 00000000000000000000000000000]
tmp_7_1              (zext             ) [ 00000010000000000000000000000]
line_buffer_2_addr   (getelementptr    ) [ 00000010000000000000000000000]
empty_8              (specregionend    ) [ 00000000000000000000000000000]
tmp_2                (add              ) [ 00000000000000000000000000000]
tmp_3_cast           (zext             ) [ 00000000000000000000000000000]
tmp_14               (bitconcatenate   ) [ 00000000000000000000000000000]
p_shl_cast           (zext             ) [ 00000000000000000000000000000]
tmp_16               (add              ) [ 00100001111111111111111111111]
StgValue_88          (br               ) [ 00111111111111111111111111111]
line_buffer_2_load   (load             ) [ 00000000000000000000000000000]
line_buffer_1_addr_2 (getelementptr    ) [ 00000000000000000000000000000]
StgValue_91          (store            ) [ 00000000000000000000000000000]
StgValue_92          (br               ) [ 00111111111111111111111111111]
j3                   (phi              ) [ 00100001111111111111111111111]
exitcond3            (icmp             ) [ 00111111111111111111111111111]
empty_10             (speclooptripcount) [ 00000000000000000000000000000]
j_2                  (add              ) [ 00111111111111111111111111111]
StgValue_97          (br               ) [ 00000000000000000000000000000]
tmp_cast             (zext             ) [ 00000000000000000000000000000]
tmp_22               (add              ) [ 00000000000000000000000000000]
tmp_25_cast          (zext             ) [ 00000000000000000000000000000]
input_addr_3         (getelementptr    ) [ 00000000100000000000000000000]
StgValue_103         (br               ) [ 00000000000000000000000000000]
j_4                  (phi              ) [ 00111111100001111111111111111]
exitcond6_2          (icmp             ) [ 00111111111111111111111111111]
empty_16             (speclooptripcount) [ 00000000000000000000000000000]
j_1_2                (add              ) [ 00111111111111111111111111111]
StgValue_108         (br               ) [ 00000000000000000000000000000]
tmp_8_2_cast         (zext             ) [ 00000000000000000000000000000]
tmp_21               (add              ) [ 00000000000000000000000000000]
tmp_24_cast          (zext             ) [ 00000000000000000000000000000]
input_addr_2         (getelementptr    ) [ 00000000000001000000000000000]
empty_15             (specregionend    ) [ 00000000000000000000000000000]
StgValue_115         (br               ) [ 00000000000000000000000000000]
tmp_9_cast           (zext             ) [ 00000000000000000000000000000]
tmp_23               (bitconcatenate   ) [ 00000000000000000000000000000]
p_shl1_cast          (zext             ) [ 00000000000000000000000000000]
tmp_24               (sub              ) [ 00000000000000000000000000000]
tmp_27_cast          (sext             ) [ 00000000000000000000000000000]
output_addr          (getelementptr    ) [ 00000000000000111110000000000]
tmp_25               (add              ) [ 00000000000000000000000000000]
tmp_28_cast          (sext             ) [ 00000000000000000000000000000]
output_addr_1        (getelementptr    ) [ 00000000000000111111111100000]
tmp_26               (add              ) [ 00000000000000000000000000000]
tmp_29_cast          (sext             ) [ 00000000000000000000000000000]
output_addr_2        (getelementptr    ) [ 00000000000000111111111111111]
tmp_11               (specregionbegin  ) [ 00000000000000111110000000000]
StgValue_129         (br               ) [ 00111111111111111111111111111]
tmp_s                (zext             ) [ 00000000000000000000000000000]
input_load_1         (load             ) [ 00000000000000000000000000000]
line_buffer_2_addr_2 (getelementptr    ) [ 00000000000000000000000000000]
StgValue_133         (store            ) [ 00000000000000000000000000000]
StgValue_134         (br               ) [ 00111111111111111111111111111]
j                    (phi              ) [ 00000000010000000000000000000]
exitcond6            (icmp             ) [ 00111111111111111111111111111]
empty_12             (speclooptripcount) [ 00000000000000000000000000000]
j_1                  (add              ) [ 00111111111111111111111111111]
StgValue_139         (br               ) [ 00000000000000000000000000000]
tmp_8                (zext             ) [ 00000000001000000000000000000]
input_addr           (getelementptr    ) [ 00000000001000000000000000000]
empty_11             (specregionend    ) [ 00000000000000000000000000000]
tmp_6                (specregionbegin  ) [ 00000000000110000000000000000]
StgValue_145         (br               ) [ 00111111111111111111111111111]
input_load           (load             ) [ 00000000000000000000000000000]
line_buffer_0_addr   (getelementptr    ) [ 00000000000000000000000000000]
StgValue_148         (store            ) [ 00000000000000000000000000000]
StgValue_149         (br               ) [ 00111111111111111111111111111]
j_s                  (phi              ) [ 00000000000110000000000000000]
exitcond6_1          (icmp             ) [ 00111111111111111111111111111]
empty_14             (speclooptripcount) [ 00000000000000000000000000000]
j_1_1                (add              ) [ 00111111111111111111111111111]
StgValue_154         (br               ) [ 00000000000000000000000000000]
tmp_8_1_cast         (zext             ) [ 00000000000000000000000000000]
tmp_10               (add              ) [ 00000000000000000000000000000]
tmp_21_cast          (zext             ) [ 00000000000000000000000000000]
input_addr_1         (getelementptr    ) [ 00000000000010000000000000000]
empty_13             (specregionend    ) [ 00000000000000000000000000000]
tmp_9                (specregionbegin  ) [ 00111111100001111111111111111]
StgValue_162         (br               ) [ 00111111111111111111111111111]
tmp_8_1              (zext             ) [ 00000000000000000000000000000]
input_load_3         (load             ) [ 00000000000000000000000000000]
line_buffer_1_addr_1 (getelementptr    ) [ 00000000000000000000000000000]
StgValue_166         (store            ) [ 00000000000000000000000000000]
StgValue_167         (br               ) [ 00111111111111111111111111111]
tmp_8_2              (zext             ) [ 00000000000000000000000000000]
input_load_2         (load             ) [ 00000000000000000000000000000]
line_buffer_2_addr_1 (getelementptr    ) [ 00000000000000000000000000000]
StgValue_171         (store            ) [ 00000000000000000000000000000]
StgValue_172         (br               ) [ 00111111111111111111111111111]
sum                  (phi              ) [ 00000000000000111110000000000]
i4                   (phi              ) [ 00000000000000101000000000000]
exitcond1            (icmp             ) [ 00111111111111111111111111111]
empty_18             (speclooptripcount) [ 00000000000000000000000000000]
i_3                  (add              ) [ 00111111111111111111111111111]
StgValue_178         (br               ) [ 00000000000000000000000000000]
tmp_16_cast          (zext             ) [ 00000000000000000000000000000]
tmp_27               (bitconcatenate   ) [ 00000000000000000000000000000]
p_shl2_cast          (zext             ) [ 00000000000000000000000000000]
tmp_28               (sub              ) [ 00000000000000011110000000000]
StgValue_183         (br               ) [ 00111111111111111111111111111]
StgValue_184         (store            ) [ 00000000000000000000000000000]
empty_17             (specregionend    ) [ 00000000000000000000000000000]
tmp_12               (specregionbegin  ) [ 00000000000000000001111100000]
StgValue_187         (br               ) [ 00111111111111111111111111111]
sum_1                (phi              ) [ 00111111111111111111111111111]
j5                   (phi              ) [ 00000000000000010000000000000]
exitcond             (icmp             ) [ 00111111111111111111111111111]
empty_19             (speclooptripcount) [ 00000000000000000000000000000]
j_5                  (add              ) [ 00111111111111111111111111111]
StgValue_193         (br               ) [ 00000000000000000000000000000]
tmp_17               (zext             ) [ 00000000000000000000000000000]
tmp_17_cast          (zext             ) [ 00000000000000000000000000000]
tmp_31               (add              ) [ 00000000000000000000000000000]
tmp_34_cast          (sext             ) [ 00000000000000000000000000000]
kernel_addr          (getelementptr    ) [ 00000000000000001000000000000]
line_buffer_0_addr_2 (getelementptr    ) [ 00000000000000001000000000000]
line_buffer_1_addr_3 (getelementptr    ) [ 00000000000000001000000000000]
line_buffer_2_addr_3 (getelementptr    ) [ 00000000000000001000000000000]
StgValue_206         (br               ) [ 00111111111111111111111111111]
line_buffer_0_load   (load             ) [ 00000000000000000000000000000]
line_buffer_1_load_1 (load             ) [ 00000000000000000000000000000]
line_buffer_2_load_1 (load             ) [ 00000000000000000000000000000]
tmp_18               (mux              ) [ 00000000000000000100000000000]
kernel_load          (load             ) [ 00000000000000000100000000000]
tmp_15               (mul              ) [ 00000000000000000010000000000]
sum_2                (add              ) [ 00111111111111111111111111111]
StgValue_214         (br               ) [ 00111111111111111111111111111]
sum_s                (phi              ) [ 00000000000000000001111100000]
i4_1                 (phi              ) [ 00000000000000000001010000000]
exitcond1_1          (icmp             ) [ 00111111111111111111111111111]
empty_21             (speclooptripcount) [ 00000000000000000000000000000]
i_3_1                (add              ) [ 00111111111111111111111111111]
StgValue_220         (br               ) [ 00000000000000000000000000000]
tmp_11_1_cast        (zext             ) [ 00000000000000000000000000000]
tmp_29               (bitconcatenate   ) [ 00000000000000000000000000000]
p_shl3_cast          (zext             ) [ 00000000000000000000000000000]
tmp_30               (sub              ) [ 00000000000000000000111100000]
StgValue_225         (br               ) [ 00111111111111111111111111111]
StgValue_226         (store            ) [ 00000000000000000000000000000]
empty_20             (specregionend    ) [ 00000000000000000000000000000]
tmp_13               (specregionbegin  ) [ 00000000000000000000000011111]
StgValue_229         (br               ) [ 00111111111111111111111111111]
sum_1_1              (phi              ) [ 00111111111111111111111111111]
j5_1                 (phi              ) [ 00000000000000000000100000000]
exitcond_1           (icmp             ) [ 00111111111111111111111111111]
empty_22             (speclooptripcount) [ 00000000000000000000000000000]
tmp_12_1             (add              ) [ 00111111111111111111111111111]
StgValue_235         (br               ) [ 00000000000000000000000000000]
tmp_13_1             (zext             ) [ 00000000000000000000000000000]
line_buffer_0_addr_3 (getelementptr    ) [ 00000000000000000000010000000]
line_buffer_1_addr_4 (getelementptr    ) [ 00000000000000000000010000000]
line_buffer_2_addr_4 (getelementptr    ) [ 00000000000000000000010000000]
tmp_14_1_cast        (zext             ) [ 00000000000000000000000000000]
tmp_34               (add              ) [ 00000000000000000000000000000]
tmp_37_cast          (sext             ) [ 00000000000000000000000000000]
kernel_addr_1        (getelementptr    ) [ 00000000000000000000010000000]
StgValue_248         (br               ) [ 00111111111111111111111111111]
line_buffer_0_load_1 (load             ) [ 00000000000000000000000000000]
line_buffer_1_load_2 (load             ) [ 00000000000000000000000000000]
line_buffer_2_load_2 (load             ) [ 00000000000000000000000000000]
tmp_19               (mux              ) [ 00000000000000000000001000000]
kernel_load_1        (load             ) [ 00000000000000000000001000000]
tmp_15_1             (mul              ) [ 00000000000000000000000100000]
sum_2_1              (add              ) [ 00111111111111111111111111111]
StgValue_256         (br               ) [ 00111111111111111111111111111]
sum_3                (phi              ) [ 00000000000000000000000011111]
i4_2                 (phi              ) [ 00000000000000000000000010100]
exitcond1_2          (icmp             ) [ 00111111111111111111111111111]
empty_25             (speclooptripcount) [ 00000000000000000000000000000]
i_3_2                (add              ) [ 00111111111111111111111111111]
StgValue_262         (br               ) [ 00000000000000000000000000000]
tmp_11_2_cast        (zext             ) [ 00000000000000000000000000000]
tmp_32               (bitconcatenate   ) [ 00000000000000000000000000000]
p_shl4_cast          (zext             ) [ 00000000000000000000000000000]
tmp_33               (sub              ) [ 00000000000000000000000001111]
StgValue_267         (br               ) [ 00111111111111111111111111111]
StgValue_268         (store            ) [ 00000000000000000000000000000]
empty_23             (specregionend    ) [ 00000000000000000000000000000]
empty_24             (specregionend    ) [ 00000000000000000000000000000]
StgValue_271         (br               ) [ 01111111111111111111111111111]
sum_1_2              (phi              ) [ 00111111111111111111111111111]
j5_2                 (phi              ) [ 00000000000000000000000001000]
j5_2_cast            (zext             ) [ 00000000000000000000000000000]
exitcond_2           (icmp             ) [ 00111111111111111111111111111]
empty_26             (speclooptripcount) [ 00000000000000000000000000000]
j_4_2                (add              ) [ 00111111111111111111111111111]
StgValue_278         (br               ) [ 00000000000000000000000000000]
tmp_12_2             (add              ) [ 00000000000000000000000000000]
tmp_13_2             (zext             ) [ 00000000000000000000000000000]
line_buffer_0_addr_4 (getelementptr    ) [ 00000000000000000000000000100]
line_buffer_1_addr_5 (getelementptr    ) [ 00000000000000000000000000100]
line_buffer_2_addr_5 (getelementptr    ) [ 00000000000000000000000000100]
tmp_14_2_cast        (zext             ) [ 00000000000000000000000000000]
tmp_35               (add              ) [ 00000000000000000000000000000]
tmp_38_cast          (sext             ) [ 00000000000000000000000000000]
kernel_addr_2        (getelementptr    ) [ 00000000000000000000000000100]
StgValue_292         (br               ) [ 00111111111111111111111111111]
line_buffer_0_load_2 (load             ) [ 00000000000000000000000000000]
line_buffer_1_load_3 (load             ) [ 00000000000000000000000000000]
line_buffer_2_load_3 (load             ) [ 00000000000000000000000000000]
tmp_20               (mux              ) [ 00000000000000000000000000010]
kernel_load_2        (load             ) [ 00000000000000000000000000010]
tmp_15_2             (mul              ) [ 00000000000000000000000000001]
sum_2_2              (add              ) [ 00111111111111111111111111111]
StgValue_300         (br               ) [ 00111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="line_buffer_0_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="line_buffer_1_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="line_buffer_2_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="line_buffer_1_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_addr/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="line_buffer_1_load/3 StgValue_91/6 StgValue_166/12 line_buffer_1_load_1/15 line_buffer_1_load_2/20 line_buffer_1_load_3/25 "/>
</bind>
</comp>

<comp id="110" class="1004" name="line_buffer_0_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="3" slack="1"/>
<pin id="114" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_0_addr_1/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_72/4 StgValue_148/10 line_buffer_0_load/15 line_buffer_0_load_1/20 line_buffer_0_load_2/25 "/>
</bind>
</comp>

<comp id="123" class="1004" name="line_buffer_2_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_2_addr/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="line_buffer_2_load/5 StgValue_133/8 StgValue_171/13 line_buffer_2_load_1/15 line_buffer_2_load_2/20 line_buffer_2_load_3/25 "/>
</bind>
</comp>

<comp id="135" class="1004" name="line_buffer_1_addr_2_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="3" slack="1"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_addr_2/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="input_addr_3_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load_1/7 input_load_2/7 input_load/9 input_load_3/11 "/>
</bind>
</comp>

<comp id="156" class="1004" name="input_addr_2_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="output_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="output_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="5" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/7 "/>
</bind>
</comp>

<comp id="178" class="1004" name="output_addr_2_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="line_buffer_2_addr_2_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_2_addr_2/8 "/>
</bind>
</comp>

<comp id="193" class="1004" name="input_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="3" slack="0"/>
<pin id="197" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="line_buffer_0_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="3" slack="1"/>
<pin id="205" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_0_addr/10 "/>
</bind>
</comp>

<comp id="209" class="1004" name="input_addr_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/11 "/>
</bind>
</comp>

<comp id="217" class="1004" name="line_buffer_1_addr_1_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_addr_1/12 "/>
</bind>
</comp>

<comp id="225" class="1004" name="line_buffer_2_addr_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_2_addr_1/13 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_184/14 StgValue_226/19 StgValue_268/24 "/>
</bind>
</comp>

<comp id="237" class="1004" name="kernel_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="line_buffer_0_addr_2_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="2" slack="0"/>
<pin id="248" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_0_addr_2/15 "/>
</bind>
</comp>

<comp id="251" class="1004" name="line_buffer_1_addr_3_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="2" slack="0"/>
<pin id="255" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_addr_3/15 "/>
</bind>
</comp>

<comp id="258" class="1004" name="line_buffer_2_addr_3_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="2" slack="0"/>
<pin id="262" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_2_addr_3/15 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/15 kernel_load_1/20 kernel_load_2/25 "/>
</bind>
</comp>

<comp id="271" class="1004" name="line_buffer_0_addr_3_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="2" slack="0"/>
<pin id="275" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_0_addr_3/20 "/>
</bind>
</comp>

<comp id="278" class="1004" name="line_buffer_1_addr_4_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="2" slack="0"/>
<pin id="282" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_addr_4/20 "/>
</bind>
</comp>

<comp id="285" class="1004" name="line_buffer_2_addr_4_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="2" slack="0"/>
<pin id="289" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_2_addr_4/20 "/>
</bind>
</comp>

<comp id="292" class="1004" name="kernel_addr_1_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/20 "/>
</bind>
</comp>

<comp id="300" class="1004" name="line_buffer_0_addr_4_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="3" slack="0"/>
<pin id="304" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_0_addr_4/25 "/>
</bind>
</comp>

<comp id="307" class="1004" name="line_buffer_1_addr_5_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="3" slack="0"/>
<pin id="311" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_addr_5/25 "/>
</bind>
</comp>

<comp id="314" class="1004" name="line_buffer_2_addr_5_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="3" slack="0"/>
<pin id="318" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_2_addr_5/25 "/>
</bind>
</comp>

<comp id="321" class="1004" name="kernel_addr_2_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="5" slack="0"/>
<pin id="325" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/25 "/>
</bind>
</comp>

<comp id="329" class="1005" name="x_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="1"/>
<pin id="331" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="x_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="2" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="j2_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="1"/>
<pin id="343" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="j2_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="3" slack="0"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/3 "/>
</bind>
</comp>

<comp id="352" class="1005" name="j2_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="1"/>
<pin id="354" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j2_1 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="j2_1_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="3" slack="0"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_1/5 "/>
</bind>
</comp>

<comp id="363" class="1005" name="j3_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="1"/>
<pin id="365" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j3 (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="j3_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="1" slack="1"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3/7 "/>
</bind>
</comp>

<comp id="375" class="1005" name="j_4_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="1"/>
<pin id="377" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_4 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="j_4_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="3" slack="0"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_4/7 "/>
</bind>
</comp>

<comp id="387" class="1005" name="j_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="1"/>
<pin id="389" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="j_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="3" slack="0"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/9 "/>
</bind>
</comp>

<comp id="398" class="1005" name="j_s_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="1"/>
<pin id="400" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_s (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="j_s_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="3" slack="0"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_s/11 "/>
</bind>
</comp>

<comp id="410" class="1005" name="sum_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="sum_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="32" slack="1"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/14 "/>
</bind>
</comp>

<comp id="423" class="1005" name="i4_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="1"/>
<pin id="425" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="i4_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="2" slack="0"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/14 "/>
</bind>
</comp>

<comp id="435" class="1005" name="sum_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="439" class="1004" name="sum_1_phi_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="32" slack="1"/>
<pin id="443" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/15 "/>
</bind>
</comp>

<comp id="447" class="1005" name="j5_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="1"/>
<pin id="449" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j5 (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="j5_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="1" slack="1"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j5/15 "/>
</bind>
</comp>

<comp id="458" class="1005" name="sum_s_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_s (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="sum_s_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="32" slack="1"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_s/19 "/>
</bind>
</comp>

<comp id="471" class="1005" name="i4_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="1"/>
<pin id="473" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i4_1 (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="i4_1_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="2" slack="0"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_1/19 "/>
</bind>
</comp>

<comp id="483" class="1005" name="sum_1_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_1 (phireg) "/>
</bind>
</comp>

<comp id="487" class="1004" name="sum_1_1_phi_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="32" slack="1"/>
<pin id="491" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1_1/20 "/>
</bind>
</comp>

<comp id="495" class="1005" name="j5_1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="2" slack="1"/>
<pin id="497" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j5_1 (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="j5_1_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="0"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="1" slack="1"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j5_1/20 "/>
</bind>
</comp>

<comp id="506" class="1005" name="sum_3_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="sum_3_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="32" slack="1"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_3/24 "/>
</bind>
</comp>

<comp id="519" class="1005" name="i4_2_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="1"/>
<pin id="521" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i4_2 (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="i4_2_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="2" slack="0"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_2/24 "/>
</bind>
</comp>

<comp id="531" class="1005" name="sum_1_2_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_2 (phireg) "/>
</bind>
</comp>

<comp id="535" class="1004" name="sum_1_2_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="32" slack="1"/>
<pin id="539" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1_2/25 "/>
</bind>
</comp>

<comp id="543" class="1005" name="j5_2_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="2" slack="1"/>
<pin id="545" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j5_2 (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="j5_2_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="1" slack="1"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j5_2/25 "/>
</bind>
</comp>

<comp id="554" class="1005" name="reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load kernel_load_1 kernel_load_2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="x_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="0"/>
<pin id="560" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="exitcond8_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="x_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="exitcond4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="0"/>
<pin id="582" dir="0" index="1" bw="3" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="j_3_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_3_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="exitcond4_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="3" slack="0"/>
<pin id="599" dir="0" index="1" bw="3" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_1/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="j_3_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3_1/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_7_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_1/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="2"/>
<pin id="616" dir="0" index="1" bw="3" slack="0"/>
<pin id="617" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_3_cast_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="0"/>
<pin id="621" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_14_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="0"/>
<pin id="625" dir="0" index="1" bw="3" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="p_shl_cast_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="0"/>
<pin id="633" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_16_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="0"/>
<pin id="637" dir="0" index="1" bw="5" slack="0"/>
<pin id="638" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="exitcond3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="0"/>
<pin id="643" dir="0" index="1" bw="3" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="j_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="3" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/7 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_cast_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="3" slack="0"/>
<pin id="655" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/7 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_22_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="1"/>
<pin id="659" dir="0" index="1" bw="3" slack="0"/>
<pin id="660" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_25_cast_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/7 "/>
</bind>
</comp>

<comp id="667" class="1004" name="exitcond6_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="0"/>
<pin id="669" dir="0" index="1" bw="3" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6_2/7 "/>
</bind>
</comp>

<comp id="673" class="1004" name="j_1_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1_2/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_8_2_cast_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="3" slack="0"/>
<pin id="681" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_2_cast/7 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_21_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="3" slack="0"/>
<pin id="685" dir="0" index="1" bw="4" slack="0"/>
<pin id="686" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_24_cast_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="4" slack="0"/>
<pin id="691" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/7 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_9_cast_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="2" slack="3"/>
<pin id="696" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/7 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_23_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="4" slack="0"/>
<pin id="700" dir="0" index="1" bw="2" slack="3"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_shl1_cast_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="0"/>
<pin id="708" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/7 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_24_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="4" slack="0"/>
<pin id="712" dir="0" index="1" bw="2" slack="0"/>
<pin id="713" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24/7 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_27_cast_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="5" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast/7 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_25_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/7 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_28_cast_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="5" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_cast/7 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_26_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="0"/>
<pin id="734" dir="0" index="1" bw="3" slack="0"/>
<pin id="735" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_29_cast_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_cast/7 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_s_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="3" slack="1"/>
<pin id="745" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="748" class="1004" name="exitcond6_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="3" slack="0"/>
<pin id="750" dir="0" index="1" bw="3" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/9 "/>
</bind>
</comp>

<comp id="754" class="1004" name="j_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="3" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_8_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="3" slack="0"/>
<pin id="762" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="765" class="1004" name="exitcond6_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="3" slack="0"/>
<pin id="767" dir="0" index="1" bw="3" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6_1/11 "/>
</bind>
</comp>

<comp id="771" class="1004" name="j_1_1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="3" slack="0"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1_1/11 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_8_1_cast_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="0"/>
<pin id="779" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_1_cast/11 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_10_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="3" slack="0"/>
<pin id="783" dir="0" index="1" bw="4" slack="0"/>
<pin id="784" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_21_cast_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="4" slack="0"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/11 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_8_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="3" slack="1"/>
<pin id="794" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_1/12 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_8_2_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="3" slack="1"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_2/13 "/>
</bind>
</comp>

<comp id="802" class="1004" name="exitcond1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="2" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/14 "/>
</bind>
</comp>

<comp id="808" class="1004" name="i_3_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="2" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/14 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_16_cast_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="2" slack="0"/>
<pin id="816" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/14 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_27_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="4" slack="0"/>
<pin id="820" dir="0" index="1" bw="2" slack="0"/>
<pin id="821" dir="0" index="2" bw="1" slack="0"/>
<pin id="822" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/14 "/>
</bind>
</comp>

<comp id="826" class="1004" name="p_shl2_cast_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="4" slack="0"/>
<pin id="828" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/14 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_28_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="4" slack="0"/>
<pin id="832" dir="0" index="1" bw="2" slack="0"/>
<pin id="833" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_28/14 "/>
</bind>
</comp>

<comp id="836" class="1004" name="exitcond_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="2" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/15 "/>
</bind>
</comp>

<comp id="842" class="1004" name="j_5_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="2" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/15 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_17_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="2" slack="0"/>
<pin id="850" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/15 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_17_cast_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="2" slack="0"/>
<pin id="857" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/15 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_31_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="5" slack="1"/>
<pin id="861" dir="0" index="1" bw="2" slack="0"/>
<pin id="862" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/15 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_34_cast_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="5" slack="0"/>
<pin id="866" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_34_cast/15 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_18_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="0" index="1" bw="32" slack="0"/>
<pin id="872" dir="0" index="2" bw="32" slack="0"/>
<pin id="873" dir="0" index="3" bw="32" slack="0"/>
<pin id="874" dir="0" index="4" bw="2" slack="2"/>
<pin id="875" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_18/16 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_15_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="0" index="1" bw="32" slack="1"/>
<pin id="884" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_15/17 "/>
</bind>
</comp>

<comp id="886" class="1004" name="sum_2_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="3"/>
<pin id="888" dir="0" index="1" bw="32" slack="1"/>
<pin id="889" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2/18 "/>
</bind>
</comp>

<comp id="891" class="1004" name="exitcond1_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="2" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_1/19 "/>
</bind>
</comp>

<comp id="897" class="1004" name="i_3_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="2" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3_1/19 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_11_1_cast_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="2" slack="0"/>
<pin id="905" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_1_cast/19 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_29_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="4" slack="0"/>
<pin id="909" dir="0" index="1" bw="2" slack="0"/>
<pin id="910" dir="0" index="2" bw="1" slack="0"/>
<pin id="911" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/19 "/>
</bind>
</comp>

<comp id="915" class="1004" name="p_shl3_cast_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="4" slack="0"/>
<pin id="917" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/19 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_30_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="4" slack="0"/>
<pin id="921" dir="0" index="1" bw="2" slack="0"/>
<pin id="922" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_30/19 "/>
</bind>
</comp>

<comp id="925" class="1004" name="exitcond_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="2" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_1/20 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_12_1_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="2" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12_1/20 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_13_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="2" slack="0"/>
<pin id="939" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_1/20 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_14_1_cast_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="2" slack="0"/>
<pin id="946" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_1_cast/20 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_34_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="5" slack="1"/>
<pin id="950" dir="0" index="1" bw="2" slack="0"/>
<pin id="951" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/20 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_37_cast_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="5" slack="0"/>
<pin id="955" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_cast/20 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_19_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="0"/>
<pin id="960" dir="0" index="1" bw="32" slack="0"/>
<pin id="961" dir="0" index="2" bw="32" slack="0"/>
<pin id="962" dir="0" index="3" bw="32" slack="0"/>
<pin id="963" dir="0" index="4" bw="2" slack="2"/>
<pin id="964" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_19/21 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_15_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="1"/>
<pin id="972" dir="0" index="1" bw="32" slack="1"/>
<pin id="973" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_15_1/22 "/>
</bind>
</comp>

<comp id="975" class="1004" name="sum_2_1_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="3"/>
<pin id="977" dir="0" index="1" bw="32" slack="1"/>
<pin id="978" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_1/23 "/>
</bind>
</comp>

<comp id="980" class="1004" name="exitcond1_2_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="2" slack="0"/>
<pin id="982" dir="0" index="1" bw="1" slack="0"/>
<pin id="983" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_2/24 "/>
</bind>
</comp>

<comp id="986" class="1004" name="i_3_2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="2" slack="0"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3_2/24 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_11_2_cast_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="2" slack="0"/>
<pin id="994" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_2_cast/24 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_32_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="4" slack="0"/>
<pin id="998" dir="0" index="1" bw="2" slack="0"/>
<pin id="999" dir="0" index="2" bw="1" slack="0"/>
<pin id="1000" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/24 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="p_shl4_cast_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="4" slack="0"/>
<pin id="1006" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/24 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="tmp_33_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="4" slack="0"/>
<pin id="1010" dir="0" index="1" bw="2" slack="0"/>
<pin id="1011" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_33/24 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="j5_2_cast_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="2" slack="0"/>
<pin id="1016" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j5_2_cast/25 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="exitcond_2_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="2" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_2/25 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="j_4_2_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="2" slack="0"/>
<pin id="1026" dir="0" index="1" bw="1" slack="0"/>
<pin id="1027" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4_2/25 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp_12_2_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="2" slack="0"/>
<pin id="1032" dir="0" index="1" bw="3" slack="0"/>
<pin id="1033" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12_2/25 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_13_2_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="3" slack="0"/>
<pin id="1038" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_2/25 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp_14_2_cast_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="2" slack="0"/>
<pin id="1045" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_2_cast/25 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_35_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="5" slack="1"/>
<pin id="1049" dir="0" index="1" bw="2" slack="0"/>
<pin id="1050" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/25 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_38_cast_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="5" slack="0"/>
<pin id="1054" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38_cast/25 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_20_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="0"/>
<pin id="1059" dir="0" index="1" bw="32" slack="0"/>
<pin id="1060" dir="0" index="2" bw="32" slack="0"/>
<pin id="1061" dir="0" index="3" bw="32" slack="0"/>
<pin id="1062" dir="0" index="4" bw="2" slack="2"/>
<pin id="1063" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_20/26 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_15_2_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="1"/>
<pin id="1071" dir="0" index="1" bw="32" slack="1"/>
<pin id="1072" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_15_2/27 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="sum_2_2_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="3"/>
<pin id="1076" dir="0" index="1" bw="32" slack="1"/>
<pin id="1077" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_2/28 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="x_cast_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="3" slack="2"/>
<pin id="1081" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="x_cast "/>
</bind>
</comp>

<comp id="1087" class="1005" name="x_1_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="2" slack="0"/>
<pin id="1089" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="tmp_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="3"/>
<pin id="1094" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1099" class="1005" name="j_3_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="3" slack="0"/>
<pin id="1101" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="tmp_3_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="64" slack="1"/>
<pin id="1106" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="line_buffer_1_addr_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="3" slack="1"/>
<pin id="1111" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_addr "/>
</bind>
</comp>

<comp id="1117" class="1005" name="j_3_1_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="3" slack="0"/>
<pin id="1119" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_3_1 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="tmp_7_1_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="64" slack="1"/>
<pin id="1124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_1 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="line_buffer_2_addr_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="3" slack="1"/>
<pin id="1129" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_2_addr "/>
</bind>
</comp>

<comp id="1132" class="1005" name="tmp_16_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="6" slack="1"/>
<pin id="1134" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="j_2_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="3" slack="0"/>
<pin id="1142" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="input_addr_3_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="5" slack="1"/>
<pin id="1147" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="j_1_2_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="3" slack="0"/>
<pin id="1155" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1_2 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="input_addr_2_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="5" slack="1"/>
<pin id="1160" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="output_addr_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="4" slack="1"/>
<pin id="1165" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="1168" class="1005" name="output_addr_1_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="4" slack="2"/>
<pin id="1170" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="output_addr_1 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="output_addr_2_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="4" slack="3"/>
<pin id="1175" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="output_addr_2 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="j_1_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="3" slack="0"/>
<pin id="1183" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="tmp_8_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="64" slack="1"/>
<pin id="1188" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="input_addr_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="5" slack="1"/>
<pin id="1193" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1199" class="1005" name="j_1_1_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="3" slack="0"/>
<pin id="1201" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1_1 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="input_addr_1_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="5" slack="1"/>
<pin id="1206" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="i_3_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="2" slack="0"/>
<pin id="1214" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="tmp_28_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="5" slack="1"/>
<pin id="1219" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="j_5_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="2" slack="0"/>
<pin id="1227" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="kernel_addr_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="4" slack="1"/>
<pin id="1232" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1235" class="1005" name="line_buffer_0_addr_2_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="3" slack="1"/>
<pin id="1237" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_0_addr_2 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="line_buffer_1_addr_3_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="3" slack="1"/>
<pin id="1242" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_addr_3 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="line_buffer_2_addr_3_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="3" slack="1"/>
<pin id="1247" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_2_addr_3 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="tmp_18_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="1"/>
<pin id="1252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="tmp_15_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="1"/>
<pin id="1257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="sum_2_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="i_3_1_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="2" slack="0"/>
<pin id="1270" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3_1 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="tmp_30_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="5" slack="1"/>
<pin id="1275" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="tmp_12_1_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="2" slack="0"/>
<pin id="1283" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_12_1 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="line_buffer_0_addr_3_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="3" slack="1"/>
<pin id="1288" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_0_addr_3 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="line_buffer_1_addr_4_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="3" slack="1"/>
<pin id="1293" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_addr_4 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="line_buffer_2_addr_4_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="3" slack="1"/>
<pin id="1298" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_2_addr_4 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="kernel_addr_1_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="4" slack="1"/>
<pin id="1303" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="tmp_19_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="1"/>
<pin id="1308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="tmp_15_1_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="1"/>
<pin id="1313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_1 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="sum_2_1_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="1"/>
<pin id="1318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_1 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="i_3_2_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="2" slack="0"/>
<pin id="1326" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3_2 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="tmp_33_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="5" slack="1"/>
<pin id="1331" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="j_4_2_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="2" slack="0"/>
<pin id="1339" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_4_2 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="line_buffer_0_addr_4_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="3" slack="1"/>
<pin id="1344" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_0_addr_4 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="line_buffer_1_addr_5_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="3" slack="1"/>
<pin id="1349" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_addr_5 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="line_buffer_2_addr_5_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="3" slack="1"/>
<pin id="1354" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_2_addr_5 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="kernel_addr_2_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="4" slack="1"/>
<pin id="1359" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="tmp_20_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="1"/>
<pin id="1364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="tmp_15_2_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="32" slack="1"/>
<pin id="1369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_2 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="sum_2_2_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="32" slack="1"/>
<pin id="1374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="64" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="64" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="104" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="64" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="64" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="104" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="64" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="64" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="64" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="64" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="64" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="64" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="150" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="64" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="206"><net_src comp="64" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="150" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="214"><net_src comp="0" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="64" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="222"><net_src comp="64" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="150" pin="3"/><net_sink comp="104" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="225" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="64" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="244" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="256"><net_src comp="64" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="251" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="263"><net_src comp="64" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="258" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="270"><net_src comp="237" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="271" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="278" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="290"><net_src comp="64" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="285" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="297"><net_src comp="2" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="64" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="305"><net_src comp="64" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="300" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="313"><net_src comp="307" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="314" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="326"><net_src comp="2" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="64" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="321" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="333" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="344"><net_src comp="56" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="56" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="56" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="374"><net_src comp="367" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="378"><net_src comp="56" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="379" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="390"><net_src comp="56" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="402" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="413"><net_src comp="26" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="414" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="422"><net_src comp="414" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="426"><net_src comp="36" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="427" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="438"><net_src comp="435" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="445"><net_src comp="410" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="446"><net_src comp="439" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="450"><net_src comp="36" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="461"><net_src comp="26" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="462" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="470"><net_src comp="462" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="474"><net_src comp="36" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="475" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="486"><net_src comp="483" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="493"><net_src comp="458" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="494"><net_src comp="487" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="498"><net_src comp="36" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="509"><net_src comp="26" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="506" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="510" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="518"><net_src comp="510" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="522"><net_src comp="36" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="519" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="523" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="534"><net_src comp="531" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="541"><net_src comp="506" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="542"><net_src comp="535" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="546"><net_src comp="36" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="557"><net_src comp="265" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="333" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="333" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="38" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="333" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="44" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="333" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="36" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="345" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="58" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="345" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="62" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="345" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="601"><net_src comp="356" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="58" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="356" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="62" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="356" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="618"><net_src comp="68" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="614" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="70" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="614" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="36" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="623" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="619" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="631" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="367" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="58" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="367" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="62" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="367" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="653" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="671"><net_src comp="379" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="58" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="379" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="62" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="379" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="679" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="72" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="697"><net_src comp="329" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="74" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="329" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="36" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="698" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="694" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="725"><net_src comp="710" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="76" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="736"><net_src comp="710" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="78" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="746"><net_src comp="363" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="752"><net_src comp="391" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="58" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="391" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="62" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="391" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="769"><net_src comp="402" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="58" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="402" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="62" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="780"><net_src comp="402" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="777" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="82" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="781" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="795"><net_src comp="398" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="800"><net_src comp="375" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="806"><net_src comp="427" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="38" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="427" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="44" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="427" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="823"><net_src comp="74" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="427" pin="4"/><net_sink comp="818" pin=1"/></net>

<net id="825"><net_src comp="36" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="829"><net_src comp="818" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="834"><net_src comp="826" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="814" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="451" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="38" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="451" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="44" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="451" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="858"><net_src comp="451" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="855" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="867"><net_src comp="859" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="876"><net_src comp="84" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="116" pin="3"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="104" pin="3"/><net_sink comp="869" pin=2"/></net>

<net id="879"><net_src comp="129" pin="3"/><net_sink comp="869" pin=3"/></net>

<net id="880"><net_src comp="423" pin="1"/><net_sink comp="869" pin=4"/></net>

<net id="885"><net_src comp="554" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="890"><net_src comp="435" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="475" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="38" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="475" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="44" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="475" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="74" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="475" pin="4"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="36" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="918"><net_src comp="907" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="915" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="903" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="499" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="38" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="499" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="44" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="940"><net_src comp="931" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="943"><net_src comp="937" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="947"><net_src comp="499" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="952"><net_src comp="944" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="956"><net_src comp="948" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="965"><net_src comp="84" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="116" pin="3"/><net_sink comp="958" pin=1"/></net>

<net id="967"><net_src comp="104" pin="3"/><net_sink comp="958" pin=2"/></net>

<net id="968"><net_src comp="129" pin="3"/><net_sink comp="958" pin=3"/></net>

<net id="969"><net_src comp="471" pin="1"/><net_sink comp="958" pin=4"/></net>

<net id="974"><net_src comp="554" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="979"><net_src comp="483" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="984"><net_src comp="523" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="38" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="990"><net_src comp="523" pin="4"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="44" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="995"><net_src comp="523" pin="4"/><net_sink comp="992" pin=0"/></net>

<net id="1001"><net_src comp="74" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="523" pin="4"/><net_sink comp="996" pin=1"/></net>

<net id="1003"><net_src comp="36" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1007"><net_src comp="996" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1012"><net_src comp="1004" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="992" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1017"><net_src comp="547" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1022"><net_src comp="547" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="38" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="547" pin="4"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="44" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="1014" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="68" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1039"><net_src comp="1030" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1042"><net_src comp="1036" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1046"><net_src comp="547" pin="4"/><net_sink comp="1043" pin=0"/></net>

<net id="1051"><net_src comp="1043" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1055"><net_src comp="1047" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1064"><net_src comp="84" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1065"><net_src comp="116" pin="3"/><net_sink comp="1057" pin=1"/></net>

<net id="1066"><net_src comp="104" pin="3"/><net_sink comp="1057" pin=2"/></net>

<net id="1067"><net_src comp="129" pin="3"/><net_sink comp="1057" pin=3"/></net>

<net id="1068"><net_src comp="519" pin="1"/><net_sink comp="1057" pin=4"/></net>

<net id="1073"><net_src comp="554" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1078"><net_src comp="531" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="558" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1090"><net_src comp="568" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1095"><net_src comp="574" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1102"><net_src comp="586" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1107"><net_src comp="592" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="1112"><net_src comp="98" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="1120"><net_src comp="603" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1125"><net_src comp="609" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="1130"><net_src comp="123" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1135"><net_src comp="635" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1143"><net_src comp="647" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1148"><net_src comp="143" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1156"><net_src comp="673" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1161"><net_src comp="156" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1166"><net_src comp="164" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1171"><net_src comp="171" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1176"><net_src comp="178" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1184"><net_src comp="754" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="1189"><net_src comp="760" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="1194"><net_src comp="193" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1202"><net_src comp="771" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1207"><net_src comp="209" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1215"><net_src comp="808" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="1220"><net_src comp="830" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1228"><net_src comp="842" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1233"><net_src comp="237" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1238"><net_src comp="244" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="1243"><net_src comp="251" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="1248"><net_src comp="258" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1253"><net_src comp="869" pin="5"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1258"><net_src comp="881" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1263"><net_src comp="886" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1271"><net_src comp="897" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1276"><net_src comp="919" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1284"><net_src comp="931" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1289"><net_src comp="271" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="1294"><net_src comp="278" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="1299"><net_src comp="285" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1304"><net_src comp="292" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1309"><net_src comp="958" pin="5"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1314"><net_src comp="970" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1319"><net_src comp="975" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1327"><net_src comp="986" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1332"><net_src comp="1008" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1340"><net_src comp="1024" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1345"><net_src comp="300" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="1350"><net_src comp="307" pin="3"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="1355"><net_src comp="314" pin="3"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1360"><net_src comp="321" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1365"><net_src comp="1057" pin="5"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1370"><net_src comp="1069" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1375"><net_src comp="1074" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="535" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {14 19 24 }
 - Input state : 
	Port: conv2d : input_r | {7 8 9 10 11 12 13 }
	Port: conv2d : kernel | {15 16 20 21 25 26 }
  - Chain level:
	State 1
	State 2
		x_cast : 1
		exitcond8 : 1
		x_1 : 1
		StgValue_49 : 2
		tmp : 1
		StgValue_53 : 2
	State 3
		exitcond4 : 1
		j_3 : 1
		StgValue_63 : 2
		tmp_3 : 1
		line_buffer_1_addr : 2
		line_buffer_1_load : 3
	State 4
		StgValue_72 : 1
	State 5
		exitcond4_1 : 1
		j_3_1 : 1
		StgValue_78 : 2
		tmp_7_1 : 1
		line_buffer_2_addr : 2
		line_buffer_2_load : 3
		tmp_3_cast : 1
		tmp_14 : 1
		p_shl_cast : 2
		tmp_16 : 3
	State 6
		StgValue_91 : 1
	State 7
		exitcond3 : 1
		j_2 : 1
		StgValue_97 : 2
		tmp_cast : 1
		tmp_22 : 2
		tmp_25_cast : 3
		input_addr_3 : 4
		input_load_1 : 5
		exitcond6_2 : 1
		j_1_2 : 1
		StgValue_108 : 2
		tmp_8_2_cast : 1
		tmp_21 : 2
		tmp_24_cast : 3
		input_addr_2 : 4
		input_load_2 : 5
		p_shl1_cast : 1
		tmp_24 : 2
		tmp_27_cast : 3
		output_addr : 4
		tmp_25 : 3
		tmp_28_cast : 4
		output_addr_1 : 5
		tmp_26 : 3
		tmp_29_cast : 4
		output_addr_2 : 5
	State 8
		line_buffer_2_addr_2 : 1
		StgValue_133 : 2
	State 9
		exitcond6 : 1
		j_1 : 1
		StgValue_139 : 2
		tmp_8 : 1
		input_addr : 2
		input_load : 3
	State 10
		StgValue_148 : 1
	State 11
		exitcond6_1 : 1
		j_1_1 : 1
		StgValue_154 : 2
		tmp_8_1_cast : 1
		tmp_10 : 2
		tmp_21_cast : 3
		input_addr_1 : 4
		input_load_3 : 5
	State 12
		line_buffer_1_addr_1 : 1
		StgValue_166 : 2
	State 13
		line_buffer_2_addr_1 : 1
		StgValue_171 : 2
	State 14
		exitcond1 : 1
		i_3 : 1
		StgValue_178 : 2
		tmp_16_cast : 1
		tmp_27 : 1
		p_shl2_cast : 2
		tmp_28 : 3
		StgValue_184 : 1
	State 15
		exitcond : 1
		j_5 : 1
		StgValue_193 : 2
		tmp_17 : 1
		tmp_17_cast : 1
		tmp_31 : 2
		tmp_34_cast : 3
		kernel_addr : 4
		line_buffer_0_addr_2 : 2
		line_buffer_0_load : 3
		line_buffer_1_addr_3 : 2
		line_buffer_1_load_1 : 3
		line_buffer_2_addr_3 : 2
		line_buffer_2_load_1 : 3
		kernel_load : 5
	State 16
		tmp_18 : 1
	State 17
	State 18
	State 19
		exitcond1_1 : 1
		i_3_1 : 1
		StgValue_220 : 2
		tmp_11_1_cast : 1
		tmp_29 : 1
		p_shl3_cast : 2
		tmp_30 : 3
		StgValue_226 : 1
	State 20
		exitcond_1 : 1
		tmp_12_1 : 1
		StgValue_235 : 2
		tmp_13_1 : 2
		line_buffer_0_addr_3 : 3
		line_buffer_0_load_1 : 4
		line_buffer_1_addr_4 : 3
		line_buffer_1_load_2 : 4
		line_buffer_2_addr_4 : 3
		line_buffer_2_load_2 : 4
		tmp_14_1_cast : 1
		tmp_34 : 2
		tmp_37_cast : 3
		kernel_addr_1 : 4
		kernel_load_1 : 5
	State 21
		tmp_19 : 1
	State 22
	State 23
	State 24
		exitcond1_2 : 1
		i_3_2 : 1
		StgValue_262 : 2
		tmp_11_2_cast : 1
		tmp_32 : 1
		p_shl4_cast : 2
		tmp_33 : 3
		StgValue_268 : 1
	State 25
		j5_2_cast : 1
		exitcond_2 : 1
		j_4_2 : 1
		StgValue_278 : 2
		tmp_12_2 : 2
		tmp_13_2 : 3
		line_buffer_0_addr_4 : 4
		line_buffer_0_load_2 : 5
		line_buffer_1_addr_5 : 4
		line_buffer_1_load_3 : 5
		line_buffer_2_addr_5 : 4
		line_buffer_2_load_3 : 5
		tmp_14_2_cast : 1
		tmp_35 : 2
		tmp_38_cast : 3
		kernel_addr_2 : 4
		kernel_load_2 : 5
	State 26
		tmp_20 : 1
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       x_1_fu_568      |    0    |    0    |    10   |
|          |       j_3_fu_586      |    0    |    0    |    12   |
|          |      j_3_1_fu_603     |    0    |    0    |    12   |
|          |      tmp_2_fu_614     |    0    |    0    |    12   |
|          |     tmp_16_fu_635     |    0    |    0    |    15   |
|          |       j_2_fu_647      |    0    |    0    |    12   |
|          |     tmp_22_fu_657     |    0    |    0    |    15   |
|          |      j_1_2_fu_673     |    0    |    0    |    12   |
|          |     tmp_21_fu_683     |    0    |    0    |    13   |
|          |     tmp_25_fu_721     |    0    |    0    |    15   |
|          |     tmp_26_fu_732     |    0    |    0    |    15   |
|          |       j_1_fu_754      |    0    |    0    |    12   |
|          |      j_1_1_fu_771     |    0    |    0    |    12   |
|    add   |     tmp_10_fu_781     |    0    |    0    |    13   |
|          |       i_3_fu_808      |    0    |    0    |    10   |
|          |       j_5_fu_842      |    0    |    0    |    10   |
|          |     tmp_31_fu_859     |    0    |    0    |    15   |
|          |      sum_2_fu_886     |    0    |    0    |    39   |
|          |      i_3_1_fu_897     |    0    |    0    |    10   |
|          |    tmp_12_1_fu_931    |    0    |    0    |    10   |
|          |     tmp_34_fu_948     |    0    |    0    |    15   |
|          |     sum_2_1_fu_975    |    0    |    0    |    39   |
|          |      i_3_2_fu_986     |    0    |    0    |    10   |
|          |     j_4_2_fu_1024     |    0    |    0    |    10   |
|          |    tmp_12_2_fu_1030   |    0    |    0    |    12   |
|          |     tmp_35_fu_1047    |    0    |    0    |    15   |
|          |    sum_2_2_fu_1074    |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |    exitcond8_fu_562   |    0    |    0    |    8    |
|          |       tmp_fu_574      |    0    |    0    |    8    |
|          |    exitcond4_fu_580   |    0    |    0    |    9    |
|          |   exitcond4_1_fu_597  |    0    |    0    |    9    |
|          |    exitcond3_fu_641   |    0    |    0    |    9    |
|          |   exitcond6_2_fu_667  |    0    |    0    |    9    |
|   icmp   |    exitcond6_fu_748   |    0    |    0    |    9    |
|          |   exitcond6_1_fu_765  |    0    |    0    |    9    |
|          |    exitcond1_fu_802   |    0    |    0    |    8    |
|          |    exitcond_fu_836    |    0    |    0    |    8    |
|          |   exitcond1_1_fu_891  |    0    |    0    |    8    |
|          |   exitcond_1_fu_925   |    0    |    0    |    8    |
|          |   exitcond1_2_fu_980  |    0    |    0    |    8    |
|          |   exitcond_2_fu_1018  |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_15_fu_881     |    3    |    0    |    20   |
|    mul   |    tmp_15_1_fu_970    |    3    |    0    |    20   |
|          |    tmp_15_2_fu_1069   |    3    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_24_fu_710     |    0    |    0    |    13   |
|    sub   |     tmp_28_fu_830     |    0    |    0    |    13   |
|          |     tmp_30_fu_919     |    0    |    0    |    13   |
|          |     tmp_33_fu_1008    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_18_fu_869     |    0    |    0    |    15   |
|    mux   |     tmp_19_fu_958     |    0    |    0    |    15   |
|          |     tmp_20_fu_1057    |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |     x_cast_fu_558     |    0    |    0    |    0    |
|          |      tmp_3_fu_592     |    0    |    0    |    0    |
|          |     tmp_7_1_fu_609    |    0    |    0    |    0    |
|          |   tmp_3_cast_fu_619   |    0    |    0    |    0    |
|          |   p_shl_cast_fu_631   |    0    |    0    |    0    |
|          |    tmp_cast_fu_653    |    0    |    0    |    0    |
|          |   tmp_25_cast_fu_662  |    0    |    0    |    0    |
|          |  tmp_8_2_cast_fu_679  |    0    |    0    |    0    |
|          |   tmp_24_cast_fu_689  |    0    |    0    |    0    |
|          |   tmp_9_cast_fu_694   |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_706  |    0    |    0    |    0    |
|          |      tmp_s_fu_743     |    0    |    0    |    0    |
|          |      tmp_8_fu_760     |    0    |    0    |    0    |
|          |  tmp_8_1_cast_fu_777  |    0    |    0    |    0    |
|   zext   |   tmp_21_cast_fu_787  |    0    |    0    |    0    |
|          |     tmp_8_1_fu_792    |    0    |    0    |    0    |
|          |     tmp_8_2_fu_797    |    0    |    0    |    0    |
|          |   tmp_16_cast_fu_814  |    0    |    0    |    0    |
|          |   p_shl2_cast_fu_826  |    0    |    0    |    0    |
|          |     tmp_17_fu_848     |    0    |    0    |    0    |
|          |   tmp_17_cast_fu_855  |    0    |    0    |    0    |
|          |  tmp_11_1_cast_fu_903 |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_915  |    0    |    0    |    0    |
|          |    tmp_13_1_fu_937    |    0    |    0    |    0    |
|          |  tmp_14_1_cast_fu_944 |    0    |    0    |    0    |
|          |  tmp_11_2_cast_fu_992 |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_1004  |    0    |    0    |    0    |
|          |   j5_2_cast_fu_1014   |    0    |    0    |    0    |
|          |    tmp_13_2_fu_1036   |    0    |    0    |    0    |
|          | tmp_14_2_cast_fu_1043 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_14_fu_623     |    0    |    0    |    0    |
|          |     tmp_23_fu_698     |    0    |    0    |    0    |
|bitconcatenate|     tmp_27_fu_818     |    0    |    0    |    0    |
|          |     tmp_29_fu_907     |    0    |    0    |    0    |
|          |     tmp_32_fu_996     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   tmp_27_cast_fu_716  |    0    |    0    |    0    |
|          |   tmp_28_cast_fu_727  |    0    |    0    |    0    |
|   sext   |   tmp_29_cast_fu_738  |    0    |    0    |    0    |
|          |   tmp_34_cast_fu_864  |    0    |    0    |    0    |
|          |   tmp_37_cast_fu_953  |    0    |    0    |    0    |
|          |  tmp_38_cast_fu_1052  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    9    |    0    |   689   |
|----------|-----------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|line_buffer_0|    0   |   64   |    3   |
|line_buffer_1|    0   |   64   |    3   |
|line_buffer_2|    0   |   64   |    3   |
+-------------+--------+--------+--------+
|    Total    |    0   |   192  |    9   |
+-------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         i4_1_reg_471        |    2   |
|         i4_2_reg_519        |    2   |
|          i4_reg_423         |    2   |
|        i_3_1_reg_1268       |    2   |
|        i_3_2_reg_1324       |    2   |
|         i_3_reg_1212        |    2   |
|    input_addr_1_reg_1204    |    5   |
|    input_addr_2_reg_1158    |    5   |
|    input_addr_3_reg_1145    |    5   |
|     input_addr_reg_1191     |    5   |
|         j2_1_reg_352        |    3   |
|          j2_reg_341         |    3   |
|          j3_reg_363         |    3   |
|         j5_1_reg_495        |    2   |
|         j5_2_reg_543        |    2   |
|          j5_reg_447         |    2   |
|        j_1_1_reg_1199       |    3   |
|        j_1_2_reg_1153       |    3   |
|         j_1_reg_1181        |    3   |
|         j_2_reg_1140        |    3   |
|        j_3_1_reg_1117       |    3   |
|         j_3_reg_1099        |    3   |
|        j_4_2_reg_1337       |    2   |
|         j_4_reg_375         |    3   |
|         j_5_reg_1225        |    2   |
|          j_reg_387          |    3   |
|         j_s_reg_398         |    3   |
|    kernel_addr_1_reg_1301   |    4   |
|    kernel_addr_2_reg_1357   |    4   |
|     kernel_addr_reg_1230    |    4   |
|line_buffer_0_addr_2_reg_1235|    3   |
|line_buffer_0_addr_3_reg_1286|    3   |
|line_buffer_0_addr_4_reg_1342|    3   |
|line_buffer_1_addr_3_reg_1240|    3   |
|line_buffer_1_addr_4_reg_1291|    3   |
|line_buffer_1_addr_5_reg_1347|    3   |
| line_buffer_1_addr_reg_1109 |    3   |
|line_buffer_2_addr_3_reg_1245|    3   |
|line_buffer_2_addr_4_reg_1296|    3   |
|line_buffer_2_addr_5_reg_1352|    3   |
| line_buffer_2_addr_reg_1127 |    3   |
|    output_addr_1_reg_1168   |    4   |
|    output_addr_2_reg_1173   |    4   |
|     output_addr_reg_1163    |    4   |
|           reg_554           |   32   |
|       sum_1_1_reg_483       |   32   |
|       sum_1_2_reg_531       |   32   |
|        sum_1_reg_435        |   32   |
|       sum_2_1_reg_1316      |   32   |
|       sum_2_2_reg_1372      |   32   |
|        sum_2_reg_1260       |   32   |
|        sum_3_reg_506        |   32   |
|         sum_reg_410         |   32   |
|        sum_s_reg_458        |   32   |
|      tmp_12_1_reg_1281      |    2   |
|      tmp_15_1_reg_1311      |   32   |
|      tmp_15_2_reg_1367      |   32   |
|       tmp_15_reg_1255       |   32   |
|       tmp_16_reg_1132       |    6   |
|       tmp_18_reg_1250       |   32   |
|       tmp_19_reg_1306       |   32   |
|       tmp_20_reg_1362       |   32   |
|       tmp_28_reg_1217       |    5   |
|       tmp_30_reg_1273       |    5   |
|       tmp_33_reg_1329       |    5   |
|        tmp_3_reg_1104       |   64   |
|       tmp_7_1_reg_1122      |   64   |
|        tmp_8_reg_1186       |   64   |
|         tmp_reg_1092        |    1   |
|         x_1_reg_1087        |    2   |
|       x_cast_reg_1079       |    3   |
|          x_reg_329          |    2   |
+-----------------------------+--------+
|            Total            |   870  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |  10  |   3  |   30   ||    47   |
| grp_access_fu_104 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_116 |  p0  |   8  |   3  |   24   ||    41   |
| grp_access_fu_116 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_129 |  p0  |  10  |   3  |   30   ||    47   |
| grp_access_fu_150 |  p0  |   8  |   5  |   40   ||    41   |
| grp_access_fu_232 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_232 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_265 |  p0  |   6  |   4  |   24   ||    33   |
|     x_reg_329     |  p0  |   2  |   2  |    4   ||    9    |
|     j3_reg_363    |  p0  |   2  |   3  |    6   ||    9    |
|    j_4_reg_375    |  p0  |   2  |   3  |    6   ||    9    |
|    j_s_reg_398    |  p0  |   2  |   3  |    6   ||    9    |
|    sum_reg_410    |  p0  |   2  |  32  |   64   ||    9    |
|     i4_reg_423    |  p0  |   2  |   2  |    4   ||    9    |
|   sum_s_reg_458   |  p0  |   2  |  32  |   64   ||    9    |
|    i4_1_reg_471   |  p0  |   2  |   2  |    4   ||    9    |
|   sum_3_reg_506   |  p0  |   2  |  32  |   64   ||    9    |
|    i4_2_reg_519   |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   610  || 34.9139 ||   347   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    -   |    0   |   689  |
|   Memory  |    0   |    -   |    -   |   192  |    9   |
|Multiplexer|    -   |    -   |   34   |    -   |   347  |
|  Register |    -   |    -   |    -   |   870  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    9   |   34   |  1062  |  1045  |
+-----------+--------+--------+--------+--------+--------+
