
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: product[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[14]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ product[14]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.57    0.01    0.08    0.08 v product[14]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net25 (net)
                  0.01    0.00    0.08 v _732_/A1 (NAND2_X1)
     1    1.75    0.01    0.01    0.09 ^ _732_/ZN (NAND2_X1)
                                         _129_ (net)
                  0.01    0.00    0.09 ^ _738_/A (OAI21_X1)
     1    1.24    0.01    0.01    0.11 v _738_/ZN (OAI21_X1)
                                         _025_ (net)
                  0.01    0.00    0.11 v product[14]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ product[14]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
     1    1.81    0.01    0.09    0.09 ^ b_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         b_reg[1] (net)
                  0.01    0.00    0.09 ^ _503_/A (BUF_X2)
    10   17.55    0.02    0.04    0.12 ^ _503_/Z (BUF_X2)
                                         _043_ (net)
                  0.02    0.00    0.12 ^ _612_/B (XOR2_X1)
     1    1.08    0.02    0.04    0.17 ^ _612_/Z (XOR2_X1)
                                         _064_ (net)
                  0.02    0.00    0.17 ^ _613_/A2 (AND2_X1)
     2    6.86    0.02    0.05    0.22 ^ _613_/ZN (AND2_X1)
                                         _428_ (net)
                  0.02    0.00    0.22 ^ _850_/A (HA_X1)
     1    3.42    0.03    0.06    0.28 ^ _850_/S (HA_X1)
                                         _439_ (net)
                  0.03    0.00    0.28 ^ _643_/A (INV_X2)
     4   12.34    0.01    0.02    0.30 v _643_/ZN (INV_X2)
                                         _320_ (net)
                  0.01    0.00    0.30 v _829_/B (FA_X1)
     4   13.88    0.04    0.15    0.44 ^ _829_/S (FA_X1)
                                         _375_ (net)
                  0.04    0.00    0.44 ^ _831_/A (FA_X1)
     1    3.75    0.02    0.10    0.54 v _831_/S (FA_X1)
                                         _382_ (net)
                  0.02    0.00    0.54 v _832_/A (FA_X1)
     1    1.65    0.01    0.10    0.64 v _832_/S (FA_X1)
                                         _385_ (net)
                  0.01    0.00    0.64 v _618_/A (INV_X1)
     1    3.36    0.01    0.02    0.66 ^ _618_/ZN (INV_X1)
                                         _461_ (net)
                  0.01    0.00    0.66 ^ _858_/A (HA_X1)
     1    1.91    0.02    0.05    0.71 ^ _858_/S (HA_X1)
                                         _464_ (net)
                  0.02    0.00    0.71 ^ _714_/A (BUF_X2)
     7   13.13    0.02    0.04    0.75 ^ _714_/Z (BUF_X2)
                                         _113_ (net)
                  0.02    0.00    0.75 ^ _723_/B2 (AOI21_X2)
     3    4.89    0.01    0.02    0.77 v _723_/ZN (AOI21_X2)
                                         _121_ (net)
                  0.01    0.00    0.77 v _749_/A (INV_X1)
     1    1.73    0.01    0.01    0.78 ^ _749_/ZN (INV_X1)
                                         _145_ (net)
                  0.01    0.00    0.78 ^ _750_/B1 (AOI21_X1)
     1    0.95    0.01    0.01    0.79 v _750_/ZN (AOI21_X1)
                                         _146_ (net)
                  0.01    0.00    0.79 v _751_/A2 (AND2_X1)
     2    4.56    0.01    0.04    0.83 v _751_/ZN (AND2_X1)
                                         _147_ (net)
                  0.01    0.00    0.83 v _753_/A4 (OR4_X1)
     1    1.67    0.02    0.12    0.94 v _753_/ZN (OR4_X1)
                                         _149_ (net)
                  0.02    0.00    0.94 v _755_/A2 (NAND3_X1)
     1    1.28    0.01    0.02    0.96 ^ _755_/ZN (NAND3_X1)
                                         _026_ (net)
                  0.01    0.00    0.96 ^ product[15]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.96   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ product[15]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
     1    1.81    0.01    0.09    0.09 ^ b_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         b_reg[1] (net)
                  0.01    0.00    0.09 ^ _503_/A (BUF_X2)
    10   17.55    0.02    0.04    0.12 ^ _503_/Z (BUF_X2)
                                         _043_ (net)
                  0.02    0.00    0.12 ^ _612_/B (XOR2_X1)
     1    1.08    0.02    0.04    0.17 ^ _612_/Z (XOR2_X1)
                                         _064_ (net)
                  0.02    0.00    0.17 ^ _613_/A2 (AND2_X1)
     2    6.86    0.02    0.05    0.22 ^ _613_/ZN (AND2_X1)
                                         _428_ (net)
                  0.02    0.00    0.22 ^ _850_/A (HA_X1)
     1    3.42    0.03    0.06    0.28 ^ _850_/S (HA_X1)
                                         _439_ (net)
                  0.03    0.00    0.28 ^ _643_/A (INV_X2)
     4   12.34    0.01    0.02    0.30 v _643_/ZN (INV_X2)
                                         _320_ (net)
                  0.01    0.00    0.30 v _829_/B (FA_X1)
     4   13.88    0.04    0.15    0.44 ^ _829_/S (FA_X1)
                                         _375_ (net)
                  0.04    0.00    0.44 ^ _831_/A (FA_X1)
     1    3.75    0.02    0.10    0.54 v _831_/S (FA_X1)
                                         _382_ (net)
                  0.02    0.00    0.54 v _832_/A (FA_X1)
     1    1.65    0.01    0.10    0.64 v _832_/S (FA_X1)
                                         _385_ (net)
                  0.01    0.00    0.64 v _618_/A (INV_X1)
     1    3.36    0.01    0.02    0.66 ^ _618_/ZN (INV_X1)
                                         _461_ (net)
                  0.01    0.00    0.66 ^ _858_/A (HA_X1)
     1    1.91    0.02    0.05    0.71 ^ _858_/S (HA_X1)
                                         _464_ (net)
                  0.02    0.00    0.71 ^ _714_/A (BUF_X2)
     7   13.13    0.02    0.04    0.75 ^ _714_/Z (BUF_X2)
                                         _113_ (net)
                  0.02    0.00    0.75 ^ _723_/B2 (AOI21_X2)
     3    4.89    0.01    0.02    0.77 v _723_/ZN (AOI21_X2)
                                         _121_ (net)
                  0.01    0.00    0.77 v _749_/A (INV_X1)
     1    1.73    0.01    0.01    0.78 ^ _749_/ZN (INV_X1)
                                         _145_ (net)
                  0.01    0.00    0.78 ^ _750_/B1 (AOI21_X1)
     1    0.95    0.01    0.01    0.79 v _750_/ZN (AOI21_X1)
                                         _146_ (net)
                  0.01    0.00    0.79 v _751_/A2 (AND2_X1)
     2    4.56    0.01    0.04    0.83 v _751_/ZN (AND2_X1)
                                         _147_ (net)
                  0.01    0.00    0.83 v _753_/A4 (OR4_X1)
     1    1.67    0.02    0.12    0.94 v _753_/ZN (OR4_X1)
                                         _149_ (net)
                  0.02    0.00    0.94 v _755_/A2 (NAND3_X1)
     1    1.28    0.01    0.02    0.96 ^ _755_/ZN (NAND3_X1)
                                         _026_ (net)
                  0.01    0.00    0.96 ^ product[15]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.96   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ product[15]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.14698663353919983

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7404

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
12.121856689453125

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7566

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: b_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ b_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 ^ b_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.12 ^ _503_/Z (BUF_X2)
   0.05    0.17 ^ _612_/Z (XOR2_X1)
   0.05    0.22 ^ _613_/ZN (AND2_X1)
   0.06    0.28 ^ _850_/S (HA_X1)
   0.02    0.30 v _643_/ZN (INV_X2)
   0.15    0.44 ^ _829_/S (FA_X1)
   0.10    0.54 v _831_/S (FA_X1)
   0.10    0.64 v _832_/S (FA_X1)
   0.02    0.66 ^ _618_/ZN (INV_X1)
   0.05    0.71 ^ _858_/S (HA_X1)
   0.04    0.75 ^ _714_/Z (BUF_X2)
   0.02    0.77 v _723_/ZN (AOI21_X2)
   0.01    0.78 ^ _749_/ZN (INV_X1)
   0.01    0.79 v _750_/ZN (AOI21_X1)
   0.04    0.83 v _751_/ZN (AND2_X1)
   0.12    0.94 v _753_/ZN (OR4_X1)
   0.02    0.96 ^ _755_/ZN (NAND3_X1)
   0.00    0.96 ^ product[15]$_SDFFE_PN0P_/D (DFF_X1)
           0.96   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ product[15]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.03    0.97   library setup time
           0.97   data required time
---------------------------------------------------------
           0.97   data required time
          -0.96   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: product[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[14]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ product[14]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v product[14]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.09 ^ _732_/ZN (NAND2_X1)
   0.01    0.11 v _738_/ZN (OAI21_X1)
   0.00    0.11 v product[14]$_SDFFE_PN0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ product[14]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.9640

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.0040

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
0.414938

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.49e-04   6.73e-06   2.79e-06   2.58e-04  43.9%
Combinational          1.76e-04   1.40e-04   1.37e-05   3.30e-04  56.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.25e-04   1.47e-04   1.65e-05   5.88e-04 100.0%
                          72.2%      25.0%       2.8%
