// Seed: 360212747
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input wand id_2,
    output uwire id_3,
    output tri1 id_4,
    input wire id_5,
    input supply0 id_6,
    input tri0 id_7,
    output tri1 id_8,
    output wand id_9,
    output tri0 id_10,
    output tri0 id_11
);
  assign id_11 = {1{1}};
  assign id_9  = 1;
endmodule
module module_1 (
    input uwire id_0
    , id_8,
    output wire id_1,
    output supply1 id_2,
    input wor id_3,
    input tri id_4,
    input tri0 id_5,
    output tri1 id_6
);
  id_9(
      .id_0(1 >> id_3)
  ); module_0(
      id_1, id_3, id_4, id_1, id_6, id_3, id_5, id_0, id_6, id_2, id_1, id_1
  );
endmodule
