<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_memctl_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tb_memctl_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="110332500000fs"></ZoomStartTime>
      <ZoomEndTime time="110784500001fs"></ZoomEndTime>
      <Cursor1Time time="110567500000fs"></Cursor1Time>
   </zoom_setting>
   <WVObjectSize size="23" />
   <wvobject type="group" fp_name="group1741">
      <obj_property name="label">module0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TZQCS">
         <obj_property name="ElementShortName">TZQCS[31:0]</obj_property>
         <obj_property name="ObjectShortName">TZQCS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TZQINIT">
         <obj_property name="ElementShortName">TZQINIT[31:0]</obj_property>
         <obj_property name="ObjectShortName">TZQINIT[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TZQOPER">
         <obj_property name="ElementShortName">TZQOPER[31:0]</obj_property>
         <obj_property name="ObjectShortName">TZQOPER[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /rst_n">
         <obj_property name="ElementShortName">rst_n</obj_property>
         <obj_property name="ObjectShortName">rst_n</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck">
         <obj_property name="ElementShortName">ck</obj_property>
         <obj_property name="ObjectShortName">ck</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_n">
         <obj_property name="ElementShortName">ck_n</obj_property>
         <obj_property name="ObjectShortName">ck_n</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /cke">
         <obj_property name="ElementShortName">cke</obj_property>
         <obj_property name="ObjectShortName">cke</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /cs_n">
         <obj_property name="ElementShortName">cs_n</obj_property>
         <obj_property name="ObjectShortName">cs_n</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ras_n">
         <obj_property name="ElementShortName">ras_n</obj_property>
         <obj_property name="ObjectShortName">ras_n</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /cas_n">
         <obj_property name="ElementShortName">cas_n</obj_property>
         <obj_property name="ObjectShortName">cas_n</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /we_n">
         <obj_property name="ElementShortName">we_n</obj_property>
         <obj_property name="ObjectShortName">we_n</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dm_tdqs">
         <obj_property name="ElementShortName">dm_tdqs[0:0]</obj_property>
         <obj_property name="ObjectShortName">dm_tdqs[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ba">
         <obj_property name="ElementShortName">ba[2:0]</obj_property>
         <obj_property name="ObjectShortName">ba[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /addr">
         <obj_property name="ElementShortName">addr[13:0]</obj_property>
         <obj_property name="ObjectShortName">addr[13:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dq">
         <obj_property name="ElementShortName">dq[7:0]</obj_property>
         <obj_property name="ObjectShortName">dq[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqs">
         <obj_property name="ElementShortName">dqs[0:0]</obj_property>
         <obj_property name="ObjectShortName">dqs[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqs_n">
         <obj_property name="ElementShortName">dqs_n[0:0]</obj_property>
         <obj_property name="ObjectShortName">dqs_n[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tdqs_n">
         <obj_property name="ElementShortName">tdqs_n[0:0]</obj_property>
         <obj_property name="ObjectShortName">tdqs_n[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /odt">
         <obj_property name="ElementShortName">odt</obj_property>
         <obj_property name="ObjectShortName">odt</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tck_avg">
         <obj_property name="ElementShortName">tck_avg</obj_property>
         <obj_property name="ObjectShortName">tck_avg</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tck_sample">
         <obj_property name="ElementShortName">tck_sample[511:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tck_sample[511:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tch_sample">
         <obj_property name="ElementShortName">tch_sample[512:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tch_sample[512:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tcl_sample">
         <obj_property name="ElementShortName">tcl_sample[512:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tcl_sample[512:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tck_i">
         <obj_property name="ElementShortName">tck_i[63:0]</obj_property>
         <obj_property name="ObjectShortName">tck_i[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tch_i">
         <obj_property name="ElementShortName">tch_i[63:0]</obj_property>
         <obj_property name="ObjectShortName">tch_i[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tcl_i">
         <obj_property name="ElementShortName">tcl_i[63:0]</obj_property>
         <obj_property name="ObjectShortName">tcl_i[63:0]</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tch_avg">
         <obj_property name="ElementShortName">tch_avg</obj_property>
         <obj_property name="ObjectShortName">tch_avg</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tcl_avg">
         <obj_property name="ElementShortName">tcl_avg</obj_property>
         <obj_property name="ObjectShortName">tcl_avg</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_ck_pos">
         <obj_property name="ElementShortName">tm_ck_pos[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_ck_pos[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_ck_neg">
         <obj_property name="ElementShortName">tm_ck_neg[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_ck_neg[63:0]</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tjit_per_rtime">
         <obj_property name="ElementShortName">tjit_per_rtime</obj_property>
         <obj_property name="ObjectShortName">tjit_per_rtime</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tjit_cc_time">
         <obj_property name="ElementShortName">tjit_cc_time[31:0]</obj_property>
         <obj_property name="ObjectShortName">tjit_cc_time[31:0]</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /terr_nper_rtime">
         <obj_property name="ElementShortName">terr_nper_rtime</obj_property>
         <obj_property name="ObjectShortName">terr_nper_rtime</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tjit_ch_rtime">
         <obj_property name="ElementShortName">tjit_ch_rtime</obj_property>
         <obj_property name="ObjectShortName">tjit_ch_rtime</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /duty_cycle">
         <obj_property name="ElementShortName">duty_cycle[31:0]</obj_property>
         <obj_property name="ObjectShortName">duty_cycle[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /out_delay">
         <obj_property name="ElementShortName">out_delay[31:0]</obj_property>
         <obj_property name="ObjectShortName">out_delay[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqsck">
         <obj_property name="ElementShortName">dqsck[0:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">dqsck[0:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqsck_min">
         <obj_property name="ElementShortName">dqsck_min[31:0]</obj_property>
         <obj_property name="ObjectShortName">dqsck_min[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqsck_max">
         <obj_property name="ElementShortName">dqsck_max[31:0]</obj_property>
         <obj_property name="ObjectShortName">dqsck_max[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqsq_min">
         <obj_property name="ElementShortName">dqsq_min[31:0]</obj_property>
         <obj_property name="ObjectShortName">dqsq_min[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqsq_max">
         <obj_property name="ElementShortName">dqsq_max[31:0]</obj_property>
         <obj_property name="ObjectShortName">dqsq_max[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /seed">
         <obj_property name="ElementShortName">seed[31:0]</obj_property>
         <obj_property name="ObjectShortName">seed[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /mode_reg">
         <obj_property name="ElementShortName">mode_reg[7:0][13:0]</obj_property>
         <obj_property name="ObjectShortName">mode_reg[7:0][13:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /burst_order">
         <obj_property name="ElementShortName">burst_order</obj_property>
         <obj_property name="ObjectShortName">burst_order</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /burst_length">
         <obj_property name="ElementShortName">burst_length[3:0]</obj_property>
         <obj_property name="ObjectShortName">burst_length[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /blotf">
         <obj_property name="ElementShortName">blotf</obj_property>
         <obj_property name="ObjectShortName">blotf</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /truebl4">
         <obj_property name="ElementShortName">truebl4</obj_property>
         <obj_property name="ObjectShortName">truebl4</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /cas_latency">
         <obj_property name="ElementShortName">cas_latency[31:0]</obj_property>
         <obj_property name="ObjectShortName">cas_latency[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dll_reset">
         <obj_property name="ElementShortName">dll_reset</obj_property>
         <obj_property name="ObjectShortName">dll_reset</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dll_locked">
         <obj_property name="ElementShortName">dll_locked</obj_property>
         <obj_property name="ObjectShortName">dll_locked</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /write_recovery">
         <obj_property name="ElementShortName">write_recovery[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_recovery[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /low_power">
         <obj_property name="ElementShortName">low_power</obj_property>
         <obj_property name="ObjectShortName">low_power</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dll_en">
         <obj_property name="ElementShortName">dll_en</obj_property>
         <obj_property name="ObjectShortName">dll_en</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /odt_rtt_nom">
         <obj_property name="ElementShortName">odt_rtt_nom[2:0]</obj_property>
         <obj_property name="ObjectShortName">odt_rtt_nom[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /odt_rtt_wr">
         <obj_property name="ElementShortName">odt_rtt_wr[1:0]</obj_property>
         <obj_property name="ObjectShortName">odt_rtt_wr[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /odt_en">
         <obj_property name="ElementShortName">odt_en</obj_property>
         <obj_property name="ObjectShortName">odt_en</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dyn_odt_en">
         <obj_property name="ElementShortName">dyn_odt_en</obj_property>
         <obj_property name="ObjectShortName">dyn_odt_en</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /al">
         <obj_property name="ElementShortName">al[1:0]</obj_property>
         <obj_property name="ObjectShortName">al[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /additive_latency">
         <obj_property name="ElementShortName">additive_latency[31:0]</obj_property>
         <obj_property name="ObjectShortName">additive_latency[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /write_levelization">
         <obj_property name="ElementShortName">write_levelization</obj_property>
         <obj_property name="ObjectShortName">write_levelization</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /duty_cycle_corrector">
         <obj_property name="ElementShortName">duty_cycle_corrector</obj_property>
         <obj_property name="ObjectShortName">duty_cycle_corrector</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tdqs_en">
         <obj_property name="ElementShortName">tdqs_en</obj_property>
         <obj_property name="ObjectShortName">tdqs_en</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /out_en">
         <obj_property name="ElementShortName">out_en</obj_property>
         <obj_property name="ObjectShortName">out_en</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /pasr">
         <obj_property name="ElementShortName">pasr[2:0]</obj_property>
         <obj_property name="ObjectShortName">pasr[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /cas_write_latency">
         <obj_property name="ElementShortName">cas_write_latency[31:0]</obj_property>
         <obj_property name="ObjectShortName">cas_write_latency[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /asr">
         <obj_property name="ElementShortName">asr</obj_property>
         <obj_property name="ObjectShortName">asr</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /srt">
         <obj_property name="ElementShortName">srt</obj_property>
         <obj_property name="ObjectShortName">srt</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /mpr_select">
         <obj_property name="ElementShortName">mpr_select[1:0]</obj_property>
         <obj_property name="ObjectShortName">mpr_select[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /mpr_en">
         <obj_property name="ElementShortName">mpr_en</obj_property>
         <obj_property name="ObjectShortName">mpr_en</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /odts_readout">
         <obj_property name="ElementShortName">odts_readout</obj_property>
         <obj_property name="ObjectShortName">odts_readout</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /read_latency">
         <obj_property name="ElementShortName">read_latency[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_latency[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /write_latency">
         <obj_property name="ElementShortName">write_latency[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_latency[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /cmd_string">
         <obj_property name="ElementShortName">cmd_string[9:0][71:0]</obj_property>
         <obj_property name="ObjectShortName">cmd_string[9:0][71:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /active_bank">
         <obj_property name="ElementShortName">active_bank[7:0]</obj_property>
         <obj_property name="ObjectShortName">active_bank[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /auto_precharge_bank">
         <obj_property name="ElementShortName">auto_precharge_bank[7:0]</obj_property>
         <obj_property name="ObjectShortName">auto_precharge_bank[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /write_precharge_bank">
         <obj_property name="ElementShortName">write_precharge_bank[7:0]</obj_property>
         <obj_property name="ObjectShortName">write_precharge_bank[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /read_precharge_bank">
         <obj_property name="ElementShortName">read_precharge_bank[7:0]</obj_property>
         <obj_property name="ObjectShortName">read_precharge_bank[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /active_row">
         <obj_property name="ElementShortName">active_row[7:0][13:0]</obj_property>
         <obj_property name="ObjectShortName">active_row[7:0][13:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /in_power_down">
         <obj_property name="ElementShortName">in_power_down</obj_property>
         <obj_property name="ObjectShortName">in_power_down</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /in_self_refresh">
         <obj_property name="ElementShortName">in_self_refresh</obj_property>
         <obj_property name="ObjectShortName">in_self_refresh</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /init_mode_reg">
         <obj_property name="ElementShortName">init_mode_reg[3:0]</obj_property>
         <obj_property name="ObjectShortName">init_mode_reg[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /init_dll_reset">
         <obj_property name="ElementShortName">init_dll_reset</obj_property>
         <obj_property name="ObjectShortName">init_dll_reset</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /init_done">
         <obj_property name="ElementShortName">init_done</obj_property>
         <obj_property name="ObjectShortName">init_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /init_step">
         <obj_property name="ElementShortName">init_step[31:0]</obj_property>
         <obj_property name="ObjectShortName">init_step[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /zq_set">
         <obj_property name="ElementShortName">zq_set</obj_property>
         <obj_property name="ObjectShortName">zq_set</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /er_trfc_max">
         <obj_property name="ElementShortName">er_trfc_max</obj_property>
         <obj_property name="ObjectShortName">er_trfc_max</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /odt_state">
         <obj_property name="ElementShortName">odt_state</obj_property>
         <obj_property name="ObjectShortName">odt_state</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /odt_state_dly">
         <obj_property name="ElementShortName">odt_state_dly</obj_property>
         <obj_property name="ObjectShortName">odt_state_dly</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dyn_odt_state">
         <obj_property name="ElementShortName">dyn_odt_state</obj_property>
         <obj_property name="ObjectShortName">dyn_odt_state</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dyn_odt_state_dly">
         <obj_property name="ElementShortName">dyn_odt_state_dly</obj_property>
         <obj_property name="ObjectShortName">dyn_odt_state_dly</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /prev_odt">
         <obj_property name="ElementShortName">prev_odt</obj_property>
         <obj_property name="ObjectShortName">prev_odt</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /calibration_pattern">
         <obj_property name="ElementShortName">calibration_pattern[7:0]</obj_property>
         <obj_property name="ObjectShortName">calibration_pattern[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /temp_sensor">
         <obj_property name="ElementShortName">temp_sensor[7:0]</obj_property>
         <obj_property name="ObjectShortName">temp_sensor[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /mr_chk">
         <obj_property name="ElementShortName">mr_chk[1:0]</obj_property>
         <obj_property name="ObjectShortName">mr_chk[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /rd_bc">
         <obj_property name="ElementShortName">rd_bc</obj_property>
         <obj_property name="ObjectShortName">rd_bc</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /banki">
         <obj_property name="ElementShortName">banki[31:0]</obj_property>
         <obj_property name="ObjectShortName">banki[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ref_cntr">
         <obj_property name="ElementShortName">ref_cntr[31:0]</obj_property>
         <obj_property name="ObjectShortName">ref_cntr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /odt_cntr">
         <obj_property name="ElementShortName">odt_cntr[31:0]</obj_property>
         <obj_property name="ObjectShortName">odt_cntr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_cntr">
         <obj_property name="ElementShortName">ck_cntr[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_cntr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_txpr">
         <obj_property name="ElementShortName">ck_txpr[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_txpr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_load_mode">
         <obj_property name="ElementShortName">ck_load_mode[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_load_mode[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_refresh">
         <obj_property name="ElementShortName">ck_refresh[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_refresh[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_precharge">
         <obj_property name="ElementShortName">ck_precharge[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_precharge[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_activate">
         <obj_property name="ElementShortName">ck_activate[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_activate[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_write">
         <obj_property name="ElementShortName">ck_write[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_write[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_read">
         <obj_property name="ElementShortName">ck_read[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_read[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_zqinit">
         <obj_property name="ElementShortName">ck_zqinit[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_zqinit[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_zqoper">
         <obj_property name="ElementShortName">ck_zqoper[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_zqoper[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_zqcs">
         <obj_property name="ElementShortName">ck_zqcs[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_zqcs[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_power_down">
         <obj_property name="ElementShortName">ck_power_down[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_power_down[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_slow_exit_pd">
         <obj_property name="ElementShortName">ck_slow_exit_pd[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_slow_exit_pd[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_self_refresh">
         <obj_property name="ElementShortName">ck_self_refresh[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_self_refresh[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_freq_change">
         <obj_property name="ElementShortName">ck_freq_change[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_freq_change[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_odt">
         <obj_property name="ElementShortName">ck_odt[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_odt[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_odth8">
         <obj_property name="ElementShortName">ck_odth8[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_odth8[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_dll_reset">
         <obj_property name="ElementShortName">ck_dll_reset[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_dll_reset[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_cke_cmd">
         <obj_property name="ElementShortName">ck_cke_cmd[31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_cke_cmd[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_bank_write">
         <obj_property name="ElementShortName">ck_bank_write[7:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_bank_write[7:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_bank_read">
         <obj_property name="ElementShortName">ck_bank_read[7:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_bank_read[7:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_group_activate">
         <obj_property name="ElementShortName">ck_group_activate[1:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_group_activate[1:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_group_write">
         <obj_property name="ElementShortName">ck_group_write[1:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_group_write[1:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_group_read">
         <obj_property name="ElementShortName">ck_group_read[1:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">ck_group_read[1:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_txpr">
         <obj_property name="ElementShortName">tm_txpr[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_txpr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_load_mode">
         <obj_property name="ElementShortName">tm_load_mode[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_load_mode[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_refresh">
         <obj_property name="ElementShortName">tm_refresh[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_refresh[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_precharge">
         <obj_property name="ElementShortName">tm_precharge[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_precharge[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_activate">
         <obj_property name="ElementShortName">tm_activate[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_activate[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_write_end">
         <obj_property name="ElementShortName">tm_write_end[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_write_end[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_power_down">
         <obj_property name="ElementShortName">tm_power_down[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_power_down[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_slow_exit_pd">
         <obj_property name="ElementShortName">tm_slow_exit_pd[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_slow_exit_pd[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_self_refresh">
         <obj_property name="ElementShortName">tm_self_refresh[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_self_refresh[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_freq_change">
         <obj_property name="ElementShortName">tm_freq_change[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_freq_change[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_cke_cmd">
         <obj_property name="ElementShortName">tm_cke_cmd[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_cke_cmd[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_ttsinit">
         <obj_property name="ElementShortName">tm_ttsinit[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_ttsinit[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_bank_precharge">
         <obj_property name="ElementShortName">tm_bank_precharge[7:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_bank_precharge[7:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_bank_activate">
         <obj_property name="ElementShortName">tm_bank_activate[7:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_bank_activate[7:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_bank_write_end">
         <obj_property name="ElementShortName">tm_bank_write_end[7:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_bank_write_end[7:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_bank_read_end">
         <obj_property name="ElementShortName">tm_bank_read_end[7:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_bank_read_end[7:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_group_activate">
         <obj_property name="ElementShortName">tm_group_activate[1:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_group_activate[1:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_group_write_end">
         <obj_property name="ElementShortName">tm_group_write_end[1:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_group_write_end[1:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /al_pipeline">
         <obj_property name="ElementShortName">al_pipeline[56:0]</obj_property>
         <obj_property name="ObjectShortName">al_pipeline[56:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /wr_pipeline">
         <obj_property name="ElementShortName">wr_pipeline[56:0]</obj_property>
         <obj_property name="ObjectShortName">wr_pipeline[56:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /rd_pipeline">
         <obj_property name="ElementShortName">rd_pipeline[56:0]</obj_property>
         <obj_property name="ObjectShortName">rd_pipeline[56:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /odt_pipeline">
         <obj_property name="ElementShortName">odt_pipeline[56:0]</obj_property>
         <obj_property name="ObjectShortName">odt_pipeline[56:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dyn_odt_pipeline">
         <obj_property name="ElementShortName">dyn_odt_pipeline[56:0]</obj_property>
         <obj_property name="ObjectShortName">dyn_odt_pipeline[56:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /bl_pipeline">
         <obj_property name="ElementShortName">bl_pipeline[56:0][3:0]</obj_property>
         <obj_property name="ObjectShortName">bl_pipeline[56:0][3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ba_pipeline">
         <obj_property name="ElementShortName">ba_pipeline[56:0][2:0]</obj_property>
         <obj_property name="ObjectShortName">ba_pipeline[56:0][2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /row_pipeline">
         <obj_property name="ElementShortName">row_pipeline[56:0][13:0]</obj_property>
         <obj_property name="ObjectShortName">row_pipeline[56:0][13:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /col_pipeline">
         <obj_property name="ElementShortName">col_pipeline[56:0][9:0]</obj_property>
         <obj_property name="ObjectShortName">col_pipeline[56:0][9:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /prev_cke">
         <obj_property name="ElementShortName">prev_cke</obj_property>
         <obj_property name="ObjectShortName">prev_cke</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /cmd_tran_index">
         <obj_property name="ElementShortName">cmd_tran_index[5:0]</obj_property>
         <obj_property name="ObjectShortName">cmd_tran_index[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /cmd_tran_i">
         <obj_property name="ElementShortName">cmd_tran_i[5:0]</obj_property>
         <obj_property name="ObjectShortName">cmd_tran_i[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /cmd_tran_pipeline">
         <obj_property name="ElementShortName">cmd_tran_pipeline[63:0]</obj_property>
         <obj_property name="ObjectShortName">cmd_tran_pipeline[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /cmd_n_in_pipeline">
         <obj_property name="ElementShortName">cmd_n_in_pipeline[63:0][2:0]</obj_property>
         <obj_property name="ObjectShortName">cmd_n_in_pipeline[63:0][2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ba_in_pipeline">
         <obj_property name="ElementShortName">ba_in_pipeline[63:0][2:0]</obj_property>
         <obj_property name="ObjectShortName">ba_in_pipeline[63:0][2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /addr_in_pipeline">
         <obj_property name="ElementShortName">addr_in_pipeline[63:0][13:0]</obj_property>
         <obj_property name="ObjectShortName">addr_in_pipeline[63:0][13:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /memory_data">
         <obj_property name="ElementShortName">memory_data[63:0]</obj_property>
         <obj_property name="ObjectShortName">memory_data[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /bit_mask">
         <obj_property name="ElementShortName">bit_mask[63:0]</obj_property>
         <obj_property name="ObjectShortName">bit_mask[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /burst_position">
         <obj_property name="ElementShortName">burst_position[2:0]</obj_property>
         <obj_property name="ObjectShortName">burst_position[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /burst_cntr">
         <obj_property name="ElementShortName">burst_cntr[3:0]</obj_property>
         <obj_property name="ObjectShortName">burst_cntr[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dq_temp">
         <obj_property name="ElementShortName">dq_temp[7:0]</obj_property>
         <obj_property name="ObjectShortName">dq_temp[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /check_write_postamble">
         <obj_property name="ElementShortName">check_write_postamble[63:0]</obj_property>
         <obj_property name="ObjectShortName">check_write_postamble[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /check_write_preamble">
         <obj_property name="ElementShortName">check_write_preamble[63:0]</obj_property>
         <obj_property name="ObjectShortName">check_write_preamble[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /check_write_dqs_high">
         <obj_property name="ElementShortName">check_write_dqs_high[63:0]</obj_property>
         <obj_property name="ObjectShortName">check_write_dqs_high[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /check_write_dqs_low">
         <obj_property name="ElementShortName">check_write_dqs_low[63:0]</obj_property>
         <obj_property name="ObjectShortName">check_write_dqs_low[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /check_dm_tdipw">
         <obj_property name="ElementShortName">check_dm_tdipw[31:0]</obj_property>
         <obj_property name="ObjectShortName">check_dm_tdipw[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /check_dq_tdipw">
         <obj_property name="ElementShortName">check_dq_tdipw[127:0]</obj_property>
         <obj_property name="ObjectShortName">check_dq_tdipw[127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_rst_n">
         <obj_property name="ElementShortName">tm_rst_n[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_rst_n[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_cke">
         <obj_property name="ElementShortName">tm_cke[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_cke[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_odt">
         <obj_property name="ElementShortName">tm_odt[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_odt[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_tdqss">
         <obj_property name="ElementShortName">tm_tdqss[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_tdqss[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_dm">
         <obj_property name="ElementShortName">tm_dm[31:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_dm[31:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_dqs">
         <obj_property name="ElementShortName">tm_dqs[31:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_dqs[31:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_dqs_pos">
         <obj_property name="ElementShortName">tm_dqs_pos[63:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_dqs_pos[63:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_dqss_pos">
         <obj_property name="ElementShortName">tm_dqss_pos[63:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_dqss_pos[63:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_dqs_neg">
         <obj_property name="ElementShortName">tm_dqs_neg[63:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_dqs_neg[63:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_dq">
         <obj_property name="ElementShortName">tm_dq[127:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_dq[127:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /tm_cmd_addr">
         <obj_property name="ElementShortName">tm_cmd_addr[23:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_cmd_addr[23:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /cmd_addr_string">
         <obj_property name="ElementShortName">cmd_addr_string[23:0][55:0]</obj_property>
         <obj_property name="ObjectShortName">cmd_addr_string[23:0][55:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqs_string">
         <obj_property name="ElementShortName">dqs_string[1:0][39:0]</obj_property>
         <obj_property name="ObjectShortName">dqs_string[1:0][39:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /memory_index">
         <obj_property name="ElementShortName">memory_index[15:0]</obj_property>
         <obj_property name="ObjectShortName">memory_index[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /memory_used">
         <obj_property name="ElementShortName">memory_used[15:0]</obj_property>
         <obj_property name="ObjectShortName">memory_used[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /rst_n_in">
         <obj_property name="ElementShortName">rst_n_in</obj_property>
         <obj_property name="ObjectShortName">rst_n_in</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_in">
         <obj_property name="ElementShortName">ck_in</obj_property>
         <obj_property name="ObjectShortName">ck_in</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ck_n_in">
         <obj_property name="ElementShortName">ck_n_in</obj_property>
         <obj_property name="ObjectShortName">ck_n_in</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /cke_in">
         <obj_property name="ElementShortName">cke_in</obj_property>
         <obj_property name="ObjectShortName">cke_in</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /cs_n_in">
         <obj_property name="ElementShortName">cs_n_in</obj_property>
         <obj_property name="ObjectShortName">cs_n_in</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ras_n_in">
         <obj_property name="ElementShortName">ras_n_in</obj_property>
         <obj_property name="ObjectShortName">ras_n_in</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /cas_n_in">
         <obj_property name="ElementShortName">cas_n_in</obj_property>
         <obj_property name="ObjectShortName">cas_n_in</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /we_n_in">
         <obj_property name="ElementShortName">we_n_in</obj_property>
         <obj_property name="ObjectShortName">we_n_in</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dm_in">
         <obj_property name="ElementShortName">dm_in[31:0]</obj_property>
         <obj_property name="ObjectShortName">dm_in[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ba_in">
         <obj_property name="ElementShortName">ba_in[2:0]</obj_property>
         <obj_property name="ObjectShortName">ba_in[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /addr_in">
         <obj_property name="ElementShortName">addr_in[16:0]</obj_property>
         <obj_property name="ObjectShortName">addr_in[16:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dq_in">
         <obj_property name="ElementShortName">dq_in[127:0]</obj_property>
         <obj_property name="ObjectShortName">dq_in[127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqs_in">
         <obj_property name="ElementShortName">dqs_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">dqs_in[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /odt_in">
         <obj_property name="ElementShortName">odt_in</obj_property>
         <obj_property name="ObjectShortName">odt_in</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dm_in_pos">
         <obj_property name="ElementShortName">dm_in_pos[31:0]</obj_property>
         <obj_property name="ObjectShortName">dm_in_pos[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dm_in_neg">
         <obj_property name="ElementShortName">dm_in_neg[31:0]</obj_property>
         <obj_property name="ObjectShortName">dm_in_neg[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dq_in_pos">
         <obj_property name="ElementShortName">dq_in_pos[127:0]</obj_property>
         <obj_property name="ObjectShortName">dq_in_pos[127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dq_in_neg">
         <obj_property name="ElementShortName">dq_in_neg[127:0]</obj_property>
         <obj_property name="ObjectShortName">dq_in_neg[127:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dq_in_valid">
         <obj_property name="ElementShortName">dq_in_valid</obj_property>
         <obj_property name="ObjectShortName">dq_in_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqs_in_valid">
         <obj_property name="ElementShortName">dqs_in_valid</obj_property>
         <obj_property name="ObjectShortName">dqs_in_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /wdqs_cntr">
         <obj_property name="ElementShortName">wdqs_cntr[31:0]</obj_property>
         <obj_property name="ObjectShortName">wdqs_cntr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /wdq_cntr">
         <obj_property name="ElementShortName">wdq_cntr[31:0]</obj_property>
         <obj_property name="ObjectShortName">wdq_cntr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /wdqs_pos_cntr">
         <obj_property name="ElementShortName">wdqs_pos_cntr[63:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">wdqs_pos_cntr[63:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /b2b_write">
         <obj_property name="ElementShortName">b2b_write</obj_property>
         <obj_property name="ObjectShortName">b2b_write</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /wr_burst_length">
         <obj_property name="ElementShortName">wr_burst_length[3:0]</obj_property>
         <obj_property name="ObjectShortName">wr_burst_length[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /prev_dqs_in">
         <obj_property name="ElementShortName">prev_dqs_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">prev_dqs_in[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /diff_ck">
         <obj_property name="ElementShortName">diff_ck</obj_property>
         <obj_property name="ObjectShortName">diff_ck</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqs_even">
         <obj_property name="ElementShortName">dqs_even[31:0]</obj_property>
         <obj_property name="ObjectShortName">dqs_even[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqs_odd">
         <obj_property name="ElementShortName">dqs_odd[31:0]</obj_property>
         <obj_property name="ObjectShortName">dqs_odd[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /cmd_n_in">
         <obj_property name="ElementShortName">cmd_n_in[3:0]</obj_property>
         <obj_property name="ObjectShortName">cmd_n_in[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqs_out_en">
         <obj_property name="ElementShortName">dqs_out_en</obj_property>
         <obj_property name="ObjectShortName">dqs_out_en</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqs_out_en_dly">
         <obj_property name="ElementShortName">dqs_out_en_dly[0:0]</obj_property>
         <obj_property name="ObjectShortName">dqs_out_en_dly[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqs_out">
         <obj_property name="ElementShortName">dqs_out</obj_property>
         <obj_property name="ObjectShortName">dqs_out</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dqs_out_dly">
         <obj_property name="ElementShortName">dqs_out_dly[0:0]</obj_property>
         <obj_property name="ObjectShortName">dqs_out_dly[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dq_out_en">
         <obj_property name="ElementShortName">dq_out_en</obj_property>
         <obj_property name="ObjectShortName">dq_out_en</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dq_out_en_dly">
         <obj_property name="ElementShortName">dq_out_en_dly[7:0]</obj_property>
         <obj_property name="ObjectShortName">dq_out_en_dly[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dq_out">
         <obj_property name="ElementShortName">dq_out[7:0]</obj_property>
         <obj_property name="ObjectShortName">dq_out[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /dq_out_dly">
         <obj_property name="ElementShortName">dq_out_dly[7:0]</obj_property>
         <obj_property name="ObjectShortName">dq_out_dly[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /rdqsen_cntr">
         <obj_property name="ElementShortName">rdqsen_cntr[31:0]</obj_property>
         <obj_property name="ObjectShortName">rdqsen_cntr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /rdqs_cntr">
         <obj_property name="ElementShortName">rdqs_cntr[31:0]</obj_property>
         <obj_property name="ObjectShortName">rdqs_cntr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /rdqen_cntr">
         <obj_property name="ElementShortName">rdqen_cntr[31:0]</obj_property>
         <obj_property name="ObjectShortName">rdqen_cntr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /rdq_cntr">
         <obj_property name="ElementShortName">rdq_cntr[31:0]</obj_property>
         <obj_property name="ObjectShortName">rdq_cntr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCK_MIN">
         <obj_property name="ElementShortName">TCK_MIN[31:0]</obj_property>
         <obj_property name="ObjectShortName">TCK_MIN[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TJIT_PER">
         <obj_property name="ElementShortName">TJIT_PER[31:0]</obj_property>
         <obj_property name="ObjectShortName">TJIT_PER[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TJIT_CC">
         <obj_property name="ElementShortName">TJIT_CC[31:0]</obj_property>
         <obj_property name="ObjectShortName">TJIT_CC[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TERR_2PER">
         <obj_property name="ElementShortName">TERR_2PER[31:0]</obj_property>
         <obj_property name="ObjectShortName">TERR_2PER[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TERR_3PER">
         <obj_property name="ElementShortName">TERR_3PER[31:0]</obj_property>
         <obj_property name="ObjectShortName">TERR_3PER[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TERR_4PER">
         <obj_property name="ElementShortName">TERR_4PER[31:0]</obj_property>
         <obj_property name="ObjectShortName">TERR_4PER[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TERR_5PER">
         <obj_property name="ElementShortName">TERR_5PER[31:0]</obj_property>
         <obj_property name="ObjectShortName">TERR_5PER[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TERR_6PER">
         <obj_property name="ElementShortName">TERR_6PER[31:0]</obj_property>
         <obj_property name="ObjectShortName">TERR_6PER[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TERR_7PER">
         <obj_property name="ElementShortName">TERR_7PER[31:0]</obj_property>
         <obj_property name="ObjectShortName">TERR_7PER[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TERR_8PER">
         <obj_property name="ElementShortName">TERR_8PER[31:0]</obj_property>
         <obj_property name="ObjectShortName">TERR_8PER[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TERR_9PER">
         <obj_property name="ElementShortName">TERR_9PER[31:0]</obj_property>
         <obj_property name="ObjectShortName">TERR_9PER[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TERR_10PER">
         <obj_property name="ElementShortName">TERR_10PER[31:0]</obj_property>
         <obj_property name="ObjectShortName">TERR_10PER[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TERR_11PER">
         <obj_property name="ElementShortName">TERR_11PER[31:0]</obj_property>
         <obj_property name="ObjectShortName">TERR_11PER[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TERR_12PER">
         <obj_property name="ElementShortName">TERR_12PER[31:0]</obj_property>
         <obj_property name="ObjectShortName">TERR_12PER[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TDS">
         <obj_property name="ElementShortName">TDS[31:0]</obj_property>
         <obj_property name="ObjectShortName">TDS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TDH">
         <obj_property name="ElementShortName">TDH[31:0]</obj_property>
         <obj_property name="ObjectShortName">TDH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TDQSQ">
         <obj_property name="ElementShortName">TDQSQ[31:0]</obj_property>
         <obj_property name="ObjectShortName">TDQSQ[31:0]</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TDQSS">
         <obj_property name="ElementShortName">TDQSS</obj_property>
         <obj_property name="ObjectShortName">TDQSS</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TDSS">
         <obj_property name="ElementShortName">TDSS</obj_property>
         <obj_property name="ObjectShortName">TDSS</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TDSH">
         <obj_property name="ElementShortName">TDSH</obj_property>
         <obj_property name="ObjectShortName">TDSH</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TDQSCK">
         <obj_property name="ElementShortName">TDQSCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TDQSCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TQSH">
         <obj_property name="ElementShortName">TQSH</obj_property>
         <obj_property name="ObjectShortName">TQSH</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TQSL">
         <obj_property name="ElementShortName">TQSL</obj_property>
         <obj_property name="ObjectShortName">TQSL</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TDIPW">
         <obj_property name="ElementShortName">TDIPW[31:0]</obj_property>
         <obj_property name="ObjectShortName">TDIPW[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TIPW">
         <obj_property name="ElementShortName">TIPW[31:0]</obj_property>
         <obj_property name="ObjectShortName">TIPW[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TIS">
         <obj_property name="ElementShortName">TIS[31:0]</obj_property>
         <obj_property name="ObjectShortName">TIS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TIH">
         <obj_property name="ElementShortName">TIH[31:0]</obj_property>
         <obj_property name="ObjectShortName">TIH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TRAS_MIN">
         <obj_property name="ElementShortName">TRAS_MIN[31:0]</obj_property>
         <obj_property name="ObjectShortName">TRAS_MIN[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TRC">
         <obj_property name="ElementShortName">TRC[31:0]</obj_property>
         <obj_property name="ObjectShortName">TRC[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TRCD">
         <obj_property name="ElementShortName">TRCD[31:0]</obj_property>
         <obj_property name="ObjectShortName">TRCD[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TRP">
         <obj_property name="ElementShortName">TRP[31:0]</obj_property>
         <obj_property name="ObjectShortName">TRP[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TXP">
         <obj_property name="ElementShortName">TXP[31:0]</obj_property>
         <obj_property name="ObjectShortName">TXP[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCKE">
         <obj_property name="ElementShortName">TCKE[31:0]</obj_property>
         <obj_property name="ObjectShortName">TCKE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TAON">
         <obj_property name="ElementShortName">TAON[31:0]</obj_property>
         <obj_property name="ObjectShortName">TAON[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TWLS">
         <obj_property name="ElementShortName">TWLS[31:0]</obj_property>
         <obj_property name="ObjectShortName">TWLS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TWLH">
         <obj_property name="ElementShortName">TWLH[31:0]</obj_property>
         <obj_property name="ObjectShortName">TWLH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TWLO">
         <obj_property name="ElementShortName">TWLO[31:0]</obj_property>
         <obj_property name="ObjectShortName">TWLO[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TAA_MIN">
         <obj_property name="ElementShortName">TAA_MIN[31:0]</obj_property>
         <obj_property name="ObjectShortName">TAA_MIN[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /CL_TIME">
         <obj_property name="ElementShortName">CL_TIME[31:0]</obj_property>
         <obj_property name="ObjectShortName">CL_TIME[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TDQSCK_DLLDIS">
         <obj_property name="ElementShortName">TDQSCK_DLLDIS[31:0]</obj_property>
         <obj_property name="ObjectShortName">TDQSCK_DLLDIS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TRRD">
         <obj_property name="ElementShortName">TRRD[31:0]</obj_property>
         <obj_property name="ObjectShortName">TRRD[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TFAW">
         <obj_property name="ElementShortName">TFAW[31:0]</obj_property>
         <obj_property name="ObjectShortName">TFAW[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /CL_MIN">
         <obj_property name="ElementShortName">CL_MIN[31:0]</obj_property>
         <obj_property name="ObjectShortName">CL_MIN[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /CL_MAX">
         <obj_property name="ElementShortName">CL_MAX[31:0]</obj_property>
         <obj_property name="ObjectShortName">CL_MAX[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /AL_MIN">
         <obj_property name="ElementShortName">AL_MIN[31:0]</obj_property>
         <obj_property name="ObjectShortName">AL_MIN[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /AL_MAX">
         <obj_property name="ElementShortName">AL_MAX[31:0]</obj_property>
         <obj_property name="ObjectShortName">AL_MAX[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /WR_MIN">
         <obj_property name="ElementShortName">WR_MIN[31:0]</obj_property>
         <obj_property name="ObjectShortName">WR_MIN[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /WR_MAX">
         <obj_property name="ElementShortName">WR_MAX[31:0]</obj_property>
         <obj_property name="ObjectShortName">WR_MAX[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /BL_MIN">
         <obj_property name="ElementShortName">BL_MIN[31:0]</obj_property>
         <obj_property name="ObjectShortName">BL_MIN[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /BL_MAX">
         <obj_property name="ElementShortName">BL_MAX[31:0]</obj_property>
         <obj_property name="ObjectShortName">BL_MAX[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /CWL_MIN">
         <obj_property name="ElementShortName">CWL_MIN[31:0]</obj_property>
         <obj_property name="ObjectShortName">CWL_MIN[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /CWL_MAX">
         <obj_property name="ElementShortName">CWL_MAX[31:0]</obj_property>
         <obj_property name="ObjectShortName">CWL_MAX[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCK_MAX">
         <obj_property name="ElementShortName">TCK_MAX[31:0]</obj_property>
         <obj_property name="ObjectShortName">TCK_MAX[31:0]</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCH_AVG_MIN">
         <obj_property name="ElementShortName">TCH_AVG_MIN</obj_property>
         <obj_property name="ObjectShortName">TCH_AVG_MIN</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCL_AVG_MIN">
         <obj_property name="ElementShortName">TCL_AVG_MIN</obj_property>
         <obj_property name="ObjectShortName">TCL_AVG_MIN</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCH_AVG_MAX">
         <obj_property name="ElementShortName">TCH_AVG_MAX</obj_property>
         <obj_property name="ObjectShortName">TCH_AVG_MAX</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCL_AVG_MAX">
         <obj_property name="ElementShortName">TCL_AVG_MAX</obj_property>
         <obj_property name="ObjectShortName">TCL_AVG_MAX</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCH_ABS_MIN">
         <obj_property name="ElementShortName">TCH_ABS_MIN</obj_property>
         <obj_property name="ObjectShortName">TCH_ABS_MIN</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCL_ABS_MIN">
         <obj_property name="ElementShortName">TCL_ABS_MIN</obj_property>
         <obj_property name="ObjectShortName">TCL_ABS_MIN</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCKE_TCK">
         <obj_property name="ElementShortName">TCKE_TCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TCKE_TCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TAA_MAX">
         <obj_property name="ElementShortName">TAA_MAX[31:0]</obj_property>
         <obj_property name="ObjectShortName">TAA_MAX[31:0]</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TQH">
         <obj_property name="ElementShortName">TQH</obj_property>
         <obj_property name="ObjectShortName">TQH</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TRPRE">
         <obj_property name="ElementShortName">TRPRE</obj_property>
         <obj_property name="ObjectShortName">TRPRE</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TRPST">
         <obj_property name="ElementShortName">TRPST</obj_property>
         <obj_property name="ObjectShortName">TRPST</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TDQSH">
         <obj_property name="ElementShortName">TDQSH</obj_property>
         <obj_property name="ObjectShortName">TDQSH</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TDQSL">
         <obj_property name="ElementShortName">TDQSL</obj_property>
         <obj_property name="ObjectShortName">TDQSL</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TWPRE">
         <obj_property name="ElementShortName">TWPRE</obj_property>
         <obj_property name="ObjectShortName">TWPRE</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TWPST">
         <obj_property name="ElementShortName">TWPST</obj_property>
         <obj_property name="ObjectShortName">TWPST</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCCD">
         <obj_property name="ElementShortName">TCCD[31:0]</obj_property>
         <obj_property name="ObjectShortName">TCCD[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCCD_DG">
         <obj_property name="ElementShortName">TCCD_DG[31:0]</obj_property>
         <obj_property name="ObjectShortName">TCCD_DG[31:0]</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TRAS_MAX">
         <obj_property name="ElementShortName">TRAS_MAX</obj_property>
         <obj_property name="ObjectShortName">TRAS_MAX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TWR">
         <obj_property name="ElementShortName">TWR[31:0]</obj_property>
         <obj_property name="ObjectShortName">TWR[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TMRD">
         <obj_property name="ElementShortName">TMRD[31:0]</obj_property>
         <obj_property name="ObjectShortName">TMRD[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TMOD">
         <obj_property name="ElementShortName">TMOD[31:0]</obj_property>
         <obj_property name="ObjectShortName">TMOD[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TMOD_TCK">
         <obj_property name="ElementShortName">TMOD_TCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TMOD_TCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TRRD_TCK">
         <obj_property name="ElementShortName">TRRD_TCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TRRD_TCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TRRD_DG">
         <obj_property name="ElementShortName">TRRD_DG[31:0]</obj_property>
         <obj_property name="ObjectShortName">TRRD_DG[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TRRD_DG_TCK">
         <obj_property name="ElementShortName">TRRD_DG_TCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TRRD_DG_TCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TRTP">
         <obj_property name="ElementShortName">TRTP[31:0]</obj_property>
         <obj_property name="ObjectShortName">TRTP[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TRTP_TCK">
         <obj_property name="ElementShortName">TRTP_TCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TRTP_TCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TWTR">
         <obj_property name="ElementShortName">TWTR[31:0]</obj_property>
         <obj_property name="ObjectShortName">TWTR[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TWTR_DG">
         <obj_property name="ElementShortName">TWTR_DG[31:0]</obj_property>
         <obj_property name="ObjectShortName">TWTR_DG[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TWTR_TCK">
         <obj_property name="ElementShortName">TWTR_TCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TWTR_TCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TWTR_DG_TCK">
         <obj_property name="ElementShortName">TWTR_DG_TCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TWTR_DG_TCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TDLLK">
         <obj_property name="ElementShortName">TDLLK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TDLLK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TRFC_MIN">
         <obj_property name="ElementShortName">TRFC_MIN[31:0]</obj_property>
         <obj_property name="ObjectShortName">TRFC_MIN[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TRFC_MAX">
         <obj_property name="ElementShortName">TRFC_MAX[31:0]</obj_property>
         <obj_property name="ObjectShortName">TRFC_MAX[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TXP_TCK">
         <obj_property name="ElementShortName">TXP_TCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TXP_TCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TXPDLL">
         <obj_property name="ElementShortName">TXPDLL[31:0]</obj_property>
         <obj_property name="ObjectShortName">TXPDLL[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TXPDLL_TCK">
         <obj_property name="ElementShortName">TXPDLL_TCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TXPDLL_TCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TACTPDEN">
         <obj_property name="ElementShortName">TACTPDEN[31:0]</obj_property>
         <obj_property name="ObjectShortName">TACTPDEN[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TPRPDEN">
         <obj_property name="ElementShortName">TPRPDEN[31:0]</obj_property>
         <obj_property name="ObjectShortName">TPRPDEN[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TREFPDEN">
         <obj_property name="ElementShortName">TREFPDEN[31:0]</obj_property>
         <obj_property name="ObjectShortName">TREFPDEN[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCPDED">
         <obj_property name="ElementShortName">TCPDED[31:0]</obj_property>
         <obj_property name="ObjectShortName">TCPDED[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TPD_MAX">
         <obj_property name="ElementShortName">TPD_MAX[31:0]</obj_property>
         <obj_property name="ObjectShortName">TPD_MAX[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TXPR">
         <obj_property name="ElementShortName">TXPR[31:0]</obj_property>
         <obj_property name="ObjectShortName">TXPR[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TXPR_TCK">
         <obj_property name="ElementShortName">TXPR_TCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TXPR_TCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TXS">
         <obj_property name="ElementShortName">TXS[31:0]</obj_property>
         <obj_property name="ObjectShortName">TXS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TXS_TCK">
         <obj_property name="ElementShortName">TXS_TCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TXS_TCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TXSDLL">
         <obj_property name="ElementShortName">TXSDLL[31:0]</obj_property>
         <obj_property name="ObjectShortName">TXSDLL[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TISXR">
         <obj_property name="ElementShortName">TISXR[31:0]</obj_property>
         <obj_property name="ObjectShortName">TISXR[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCKSRE">
         <obj_property name="ElementShortName">TCKSRE[31:0]</obj_property>
         <obj_property name="ObjectShortName">TCKSRE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCKSRE_TCK">
         <obj_property name="ElementShortName">TCKSRE_TCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TCKSRE_TCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCKSRX">
         <obj_property name="ElementShortName">TCKSRX[31:0]</obj_property>
         <obj_property name="ObjectShortName">TCKSRX[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCKSRX_TCK">
         <obj_property name="ElementShortName">TCKSRX_TCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TCKSRX_TCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TCKESR_TCK">
         <obj_property name="ElementShortName">TCKESR_TCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TCKESR_TCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TAOF">
         <obj_property name="ElementShortName">TAOF</obj_property>
         <obj_property name="ObjectShortName">TAOF</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TAONPD">
         <obj_property name="ElementShortName">TAONPD[31:0]</obj_property>
         <obj_property name="ObjectShortName">TAONPD[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TAOFPD">
         <obj_property name="ElementShortName">TAOFPD[31:0]</obj_property>
         <obj_property name="ObjectShortName">TAOFPD[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ODTH4">
         <obj_property name="ElementShortName">ODTH4[31:0]</obj_property>
         <obj_property name="ObjectShortName">ODTH4[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ODTH8">
         <obj_property name="ElementShortName">ODTH8[31:0]</obj_property>
         <obj_property name="ObjectShortName">ODTH8[31:0]</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TADC">
         <obj_property name="ElementShortName">TADC</obj_property>
         <obj_property name="ObjectShortName">TADC</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TWLMRD">
         <obj_property name="ElementShortName">TWLMRD[31:0]</obj_property>
         <obj_property name="ObjectShortName">TWLMRD[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TWLDQSEN">
         <obj_property name="ElementShortName">TWLDQSEN[31:0]</obj_property>
         <obj_property name="ObjectShortName">TWLDQSEN[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /TWLOE">
         <obj_property name="ElementShortName">TWLOE[31:0]</obj_property>
         <obj_property name="ObjectShortName">TWLOE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /DM_BITS">
         <obj_property name="ElementShortName">DM_BITS[31:0]</obj_property>
         <obj_property name="ObjectShortName">DM_BITS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ADDR_BITS">
         <obj_property name="ElementShortName">ADDR_BITS[31:0]</obj_property>
         <obj_property name="ObjectShortName">ADDR_BITS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ROW_BITS">
         <obj_property name="ElementShortName">ROW_BITS[31:0]</obj_property>
         <obj_property name="ObjectShortName">ROW_BITS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /COL_BITS">
         <obj_property name="ElementShortName">COL_BITS[31:0]</obj_property>
         <obj_property name="ObjectShortName">COL_BITS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /DQ_BITS">
         <obj_property name="ElementShortName">DQ_BITS[31:0]</obj_property>
         <obj_property name="ObjectShortName">DQ_BITS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /DQS_BITS">
         <obj_property name="ElementShortName">DQS_BITS[31:0]</obj_property>
         <obj_property name="ObjectShortName">DQS_BITS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /BA_BITS">
         <obj_property name="ElementShortName">BA_BITS[31:0]</obj_property>
         <obj_property name="ObjectShortName">BA_BITS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /MEM_BITS">
         <obj_property name="ElementShortName">MEM_BITS[31:0]</obj_property>
         <obj_property name="ObjectShortName">MEM_BITS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /AP">
         <obj_property name="ElementShortName">AP[31:0]</obj_property>
         <obj_property name="ObjectShortName">AP[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /BC">
         <obj_property name="ElementShortName">BC[31:0]</obj_property>
         <obj_property name="ObjectShortName">BC[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /BL_BITS">
         <obj_property name="ElementShortName">BL_BITS[31:0]</obj_property>
         <obj_property name="ObjectShortName">BL_BITS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /BO_BITS">
         <obj_property name="ElementShortName">BO_BITS[31:0]</obj_property>
         <obj_property name="ObjectShortName">BO_BITS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /CS_BITS">
         <obj_property name="ElementShortName">CS_BITS[31:0]</obj_property>
         <obj_property name="ObjectShortName">CS_BITS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /RANKS">
         <obj_property name="ElementShortName">RANKS[31:0]</obj_property>
         <obj_property name="ObjectShortName">RANKS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /RZQ">
         <obj_property name="ElementShortName">RZQ[31:0]</obj_property>
         <obj_property name="ObjectShortName">RZQ[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /PRE_DEF_PAT">
         <obj_property name="ElementShortName">PRE_DEF_PAT[7:0]</obj_property>
         <obj_property name="ObjectShortName">PRE_DEF_PAT[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /STOP_ON_ERROR">
         <obj_property name="ElementShortName">STOP_ON_ERROR[31:0]</obj_property>
         <obj_property name="ObjectShortName">STOP_ON_ERROR[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /DEBUG">
         <obj_property name="ElementShortName">DEBUG[31:0]</obj_property>
         <obj_property name="ObjectShortName">DEBUG[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /BUS_DELAY">
         <obj_property name="ElementShortName">BUS_DELAY[31:0]</obj_property>
         <obj_property name="ObjectShortName">BUS_DELAY[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /RANDOM_OUT_DELAY">
         <obj_property name="ElementShortName">RANDOM_OUT_DELAY[31:0]</obj_property>
         <obj_property name="ObjectShortName">RANDOM_OUT_DELAY[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /RANDOM_SEED">
         <obj_property name="ElementShortName">RANDOM_SEED[31:0]</obj_property>
         <obj_property name="ObjectShortName">RANDOM_SEED[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /RDQSEN_PRE">
         <obj_property name="ElementShortName">RDQSEN_PRE[31:0]</obj_property>
         <obj_property name="ObjectShortName">RDQSEN_PRE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /RDQSEN_PST">
         <obj_property name="ElementShortName">RDQSEN_PST[31:0]</obj_property>
         <obj_property name="ObjectShortName">RDQSEN_PST[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /RDQS_PRE">
         <obj_property name="ElementShortName">RDQS_PRE[31:0]</obj_property>
         <obj_property name="ObjectShortName">RDQS_PRE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /RDQS_PST">
         <obj_property name="ElementShortName">RDQS_PST[31:0]</obj_property>
         <obj_property name="ObjectShortName">RDQS_PST[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /RDQEN_PRE">
         <obj_property name="ElementShortName">RDQEN_PRE[31:0]</obj_property>
         <obj_property name="ObjectShortName">RDQEN_PRE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /RDQEN_PST">
         <obj_property name="ElementShortName">RDQEN_PST[31:0]</obj_property>
         <obj_property name="ObjectShortName">RDQEN_PST[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /WDQS_PRE">
         <obj_property name="ElementShortName">WDQS_PRE[31:0]</obj_property>
         <obj_property name="ObjectShortName">WDQS_PRE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /WDQS_PST">
         <obj_property name="ElementShortName">WDQS_PST[31:0]</obj_property>
         <obj_property name="ObjectShortName">WDQS_PST[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /check_strict_mrbits">
         <obj_property name="ElementShortName">check_strict_mrbits[31:0]</obj_property>
         <obj_property name="ObjectShortName">check_strict_mrbits[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /check_strict_timing">
         <obj_property name="ElementShortName">check_strict_timing[31:0]</obj_property>
         <obj_property name="ObjectShortName">check_strict_timing[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /feature_pasr">
         <obj_property name="ElementShortName">feature_pasr[31:0]</obj_property>
         <obj_property name="ObjectShortName">feature_pasr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /feature_truebl4">
         <obj_property name="ElementShortName">feature_truebl4[31:0]</obj_property>
         <obj_property name="ObjectShortName">feature_truebl4[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /feature_odt_hi">
         <obj_property name="ElementShortName">feature_odt_hi[31:0]</obj_property>
         <obj_property name="ObjectShortName">feature_odt_hi[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /PERTCKAVG">
         <obj_property name="ElementShortName">PERTCKAVG[31:0]</obj_property>
         <obj_property name="ObjectShortName">PERTCKAVG[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /LOAD_MODE">
         <obj_property name="ElementShortName">LOAD_MODE[3:0]</obj_property>
         <obj_property name="ObjectShortName">LOAD_MODE[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /REFRESH">
         <obj_property name="ElementShortName">REFRESH[3:0]</obj_property>
         <obj_property name="ObjectShortName">REFRESH[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /PRECHARGE">
         <obj_property name="ElementShortName">PRECHARGE[3:0]</obj_property>
         <obj_property name="ObjectShortName">PRECHARGE[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ACTIVATE">
         <obj_property name="ElementShortName">ACTIVATE[3:0]</obj_property>
         <obj_property name="ObjectShortName">ACTIVATE[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /WRITE">
         <obj_property name="ElementShortName">WRITE[3:0]</obj_property>
         <obj_property name="ObjectShortName">WRITE[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /READ">
         <obj_property name="ElementShortName">READ[3:0]</obj_property>
         <obj_property name="ObjectShortName">READ[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /ZQ">
         <obj_property name="ElementShortName">ZQ[3:0]</obj_property>
         <obj_property name="ObjectShortName">ZQ[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /NOP">
         <obj_property name="ElementShortName">NOP[3:0]</obj_property>
         <obj_property name="ObjectShortName">NOP[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /PWR_DOWN">
         <obj_property name="ElementShortName">PWR_DOWN[3:0]</obj_property>
         <obj_property name="ObjectShortName">PWR_DOWN[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /SELF_REF">
         <obj_property name="ElementShortName">SELF_REF[3:0]</obj_property>
         <obj_property name="ObjectShortName">SELF_REF[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /SAME_BANK">
         <obj_property name="ElementShortName">SAME_BANK[1:0]</obj_property>
         <obj_property name="ObjectShortName">SAME_BANK[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /DIFF_BANK">
         <obj_property name="ElementShortName">DIFF_BANK[1:0]</obj_property>
         <obj_property name="ObjectShortName">DIFF_BANK[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/\mem_rnk[0].gen_mem[0].u_comp_ddr3 /DIFF_GROUP">
         <obj_property name="ElementShortName">DIFF_GROUP[1:0]</obj_property>
         <obj_property name="ObjectShortName">DIFF_GROUP[1:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group966">
      <obj_property name="label">phy</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="group" fp_name="group1243">
         <obj_property name="label">infra</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/mmcm_clk">
            <obj_property name="ElementShortName">mmcm_clk</obj_property>
            <obj_property name="ObjectShortName">mmcm_clk</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/sys_rst">
            <obj_property name="ElementShortName">sys_rst</obj_property>
            <obj_property name="ObjectShortName">sys_rst</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/iodelay_ctrl_rdy">
            <obj_property name="ElementShortName">iodelay_ctrl_rdy[1:0]</obj_property>
            <obj_property name="ObjectShortName">iodelay_ctrl_rdy[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/clk">
            <obj_property name="ElementShortName">clk</obj_property>
            <obj_property name="ObjectShortName">clk</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/clk_div2">
            <obj_property name="ElementShortName">clk_div2</obj_property>
            <obj_property name="ObjectShortName">clk_div2</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/rst_div2">
            <obj_property name="ElementShortName">rst_div2</obj_property>
            <obj_property name="ObjectShortName">rst_div2</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/mem_refclk">
            <obj_property name="ElementShortName">mem_refclk</obj_property>
            <obj_property name="ObjectShortName">mem_refclk</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/freq_refclk">
            <obj_property name="ElementShortName">freq_refclk</obj_property>
            <obj_property name="ObjectShortName">freq_refclk</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/sync_pulse">
            <obj_property name="ElementShortName">sync_pulse</obj_property>
            <obj_property name="ObjectShortName">sync_pulse</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/mmcm_ps_clk">
            <obj_property name="ElementShortName">mmcm_ps_clk</obj_property>
            <obj_property name="ObjectShortName">mmcm_ps_clk</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/poc_sample_pd">
            <obj_property name="ElementShortName">poc_sample_pd</obj_property>
            <obj_property name="ObjectShortName">poc_sample_pd</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/ui_addn_clk_0">
            <obj_property name="ElementShortName">ui_addn_clk_0</obj_property>
            <obj_property name="ObjectShortName">ui_addn_clk_0</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/ui_addn_clk_1">
            <obj_property name="ElementShortName">ui_addn_clk_1</obj_property>
            <obj_property name="ObjectShortName">ui_addn_clk_1</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/ui_addn_clk_2">
            <obj_property name="ElementShortName">ui_addn_clk_2</obj_property>
            <obj_property name="ObjectShortName">ui_addn_clk_2</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/ui_addn_clk_3">
            <obj_property name="ElementShortName">ui_addn_clk_3</obj_property>
            <obj_property name="ObjectShortName">ui_addn_clk_3</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/ui_addn_clk_4">
            <obj_property name="ElementShortName">ui_addn_clk_4</obj_property>
            <obj_property name="ObjectShortName">ui_addn_clk_4</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/pll_locked">
            <obj_property name="ElementShortName">pll_locked</obj_property>
            <obj_property name="ObjectShortName">pll_locked</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/mmcm_locked">
            <obj_property name="ElementShortName">mmcm_locked</obj_property>
            <obj_property name="ObjectShortName">mmcm_locked</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/rstdiv0">
            <obj_property name="ElementShortName">rstdiv0</obj_property>
            <obj_property name="ObjectShortName">rstdiv0</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/iddr_rst">
            <obj_property name="ElementShortName">iddr_rst</obj_property>
            <obj_property name="ObjectShortName">iddr_rst</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/rst_phaser_ref">
            <obj_property name="ElementShortName">rst_phaser_ref</obj_property>
            <obj_property name="ObjectShortName">rst_phaser_ref</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/ref_dll_lock">
            <obj_property name="ElementShortName">ref_dll_lock</obj_property>
            <obj_property name="ObjectShortName">ref_dll_lock</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/psen">
            <obj_property name="ElementShortName">psen</obj_property>
            <obj_property name="ObjectShortName">psen</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/psincdec">
            <obj_property name="ElementShortName">psincdec</obj_property>
            <obj_property name="ObjectShortName">psincdec</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/psdone">
            <obj_property name="ElementShortName">psdone</obj_property>
            <obj_property name="ObjectShortName">psdone</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/clk_bufg">
            <obj_property name="ElementShortName">clk_bufg</obj_property>
            <obj_property name="ObjectShortName">clk_bufg</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/clk_pll">
            <obj_property name="ElementShortName">clk_pll</obj_property>
            <obj_property name="ObjectShortName">clk_pll</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/clkfbout_pll">
            <obj_property name="ElementShortName">clkfbout_pll</obj_property>
            <obj_property name="ObjectShortName">clkfbout_pll</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/mmcm_clkfbout">
            <obj_property name="ElementShortName">mmcm_clkfbout</obj_property>
            <obj_property name="ObjectShortName">mmcm_clkfbout</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/pll_locked_i">
            <obj_property name="ElementShortName">pll_locked_i</obj_property>
            <obj_property name="ObjectShortName">pll_locked_i</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/rstdiv0_sync_r">
            <obj_property name="ElementShortName">rstdiv0_sync_r[11:0]</obj_property>
            <obj_property name="ObjectShortName">rstdiv0_sync_r[11:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/rst_tmp">
            <obj_property name="ElementShortName">rst_tmp</obj_property>
            <obj_property name="ObjectShortName">rst_tmp</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/rstdiv0_sync_r1">
            <obj_property name="ElementShortName">rstdiv0_sync_r1</obj_property>
            <obj_property name="ObjectShortName">rstdiv0_sync_r1</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/rst_sync_r">
            <obj_property name="ElementShortName">rst_sync_r[11:0]</obj_property>
            <obj_property name="ObjectShortName">rst_sync_r[11:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/rst_sync_r1">
            <obj_property name="ElementShortName">rst_sync_r1</obj_property>
            <obj_property name="ObjectShortName">rst_sync_r1</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/rstdiv2_sync_r">
            <obj_property name="ElementShortName">rstdiv2_sync_r[11:0]</obj_property>
            <obj_property name="ObjectShortName">rstdiv2_sync_r[11:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/rstdiv2_sync_r1">
            <obj_property name="ElementShortName">rstdiv2_sync_r1</obj_property>
            <obj_property name="ObjectShortName">rstdiv2_sync_r1</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/sys_rst_act_hi">
            <obj_property name="ElementShortName">sys_rst_act_hi</obj_property>
            <obj_property name="ObjectShortName">sys_rst_act_hi</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/rst_tmp_phaser_ref">
            <obj_property name="ElementShortName">rst_tmp_phaser_ref</obj_property>
            <obj_property name="ObjectShortName">rst_tmp_phaser_ref</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/rst_phaser_ref_sync_r">
            <obj_property name="ElementShortName">rst_phaser_ref_sync_r[12:0]</obj_property>
            <obj_property name="ObjectShortName">rst_phaser_ref_sync_r[12:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/clkfbout">
            <obj_property name="ElementShortName">clkfbout</obj_property>
            <obj_property name="ObjectShortName">clkfbout</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MMCM_Locked_i">
            <obj_property name="ElementShortName">MMCM_Locked_i</obj_property>
            <obj_property name="ObjectShortName">MMCM_Locked_i</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/mmcm_clkout0">
            <obj_property name="ElementShortName">mmcm_clkout0</obj_property>
            <obj_property name="ObjectShortName">mmcm_clkout0</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/mmcm_clkout1">
            <obj_property name="ElementShortName">mmcm_clkout1</obj_property>
            <obj_property name="ObjectShortName">mmcm_clkout1</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/mmcm_clkout2">
            <obj_property name="ElementShortName">mmcm_clkout2</obj_property>
            <obj_property name="ObjectShortName">mmcm_clkout2</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/mmcm_clkout3">
            <obj_property name="ElementShortName">mmcm_clkout3</obj_property>
            <obj_property name="ObjectShortName">mmcm_clkout3</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/mmcm_clkout4">
            <obj_property name="ElementShortName">mmcm_clkout4</obj_property>
            <obj_property name="ObjectShortName">mmcm_clkout4</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in">
            <obj_property name="ElementShortName">mmcm_ps_clk_bufg_in</obj_property>
            <obj_property name="ObjectShortName">mmcm_ps_clk_bufg_in</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/clk_div2_bufg_in">
            <obj_property name="ElementShortName">clk_div2_bufg_in</obj_property>
            <obj_property name="ObjectShortName">clk_div2_bufg_in</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/pll_clk3_out">
            <obj_property name="ElementShortName">pll_clk3_out</obj_property>
            <obj_property name="ObjectShortName">pll_clk3_out</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/pll_clk3">
            <obj_property name="ElementShortName">pll_clk3</obj_property>
            <obj_property name="ObjectShortName">pll_clk3</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/qcntr_ns">
            <obj_property name="ElementShortName">qcntr_ns[8:0]</obj_property>
            <obj_property name="ObjectShortName">qcntr_ns[8:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/qcntr_r">
            <obj_property name="ElementShortName">qcntr_r[8:0]</obj_property>
            <obj_property name="ObjectShortName">qcntr_r[8:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/inv_poc_sample_ns">
            <obj_property name="ElementShortName">inv_poc_sample_ns</obj_property>
            <obj_property name="ObjectShortName">inv_poc_sample_ns</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/inv_poc_sample_r">
            <obj_property name="ElementShortName">inv_poc_sample_r</obj_property>
            <obj_property name="ObjectShortName">inv_poc_sample_r</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/first_rising_ps_clk_ns">
            <obj_property name="ElementShortName">first_rising_ps_clk_ns</obj_property>
            <obj_property name="ObjectShortName">first_rising_ps_clk_ns</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/first_rising_ps_clk_r">
            <obj_property name="ElementShortName">first_rising_ps_clk_r</obj_property>
            <obj_property name="ObjectShortName">first_rising_ps_clk_r</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/mmcm_hi0_ns">
            <obj_property name="ElementShortName">mmcm_hi0_ns</obj_property>
            <obj_property name="ObjectShortName">mmcm_hi0_ns</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/mmcm_hi0_r">
            <obj_property name="ElementShortName">mmcm_hi0_r</obj_property>
            <obj_property name="ObjectShortName">mmcm_hi0_r</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/poc_sample_pd_ns">
            <obj_property name="ElementShortName">poc_sample_pd_ns</obj_property>
            <obj_property name="ObjectShortName">poc_sample_pd_ns</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/poc_sample_pd_r">
            <obj_property name="ElementShortName">poc_sample_pd_r</obj_property>
            <obj_property name="ObjectShortName">poc_sample_pd_r</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/\check_ocal_timing.rising_mmcm_ps_clk ">
            <obj_property name="ElementShortName">\check_ocal_timing.rising_mmcm_ps_clk [63:0]</obj_property>
            <obj_property name="ObjectShortName">\check_ocal_timing.rising_mmcm_ps_clk [63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/\check_ocal_timing.pdiff ">
            <obj_property name="ElementShortName">\check_ocal_timing.pdiff [63:0]</obj_property>
            <obj_property name="ObjectShortName">\check_ocal_timing.pdiff [63:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/pll_clkfbout">
            <obj_property name="ElementShortName">pll_clkfbout</obj_property>
            <obj_property name="ObjectShortName">pll_clkfbout</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/clk_pll_i">
            <obj_property name="ElementShortName">clk_pll_i</obj_property>
            <obj_property name="ObjectShortName">clk_pll_i</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/SIMULATION">
            <obj_property name="ElementShortName">SIMULATION[39:0]</obj_property>
            <obj_property name="ObjectShortName">SIMULATION[39:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/TCQ">
            <obj_property name="ElementShortName">TCQ[31:0]</obj_property>
            <obj_property name="ObjectShortName">TCQ[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKIN_PERIOD">
            <obj_property name="ElementShortName">CLKIN_PERIOD[31:0]</obj_property>
            <obj_property name="ObjectShortName">CLKIN_PERIOD[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/nCK_PER_CLK">
            <obj_property name="ElementShortName">nCK_PER_CLK[31:0]</obj_property>
            <obj_property name="ObjectShortName">nCK_PER_CLK[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/SYSCLK_TYPE">
            <obj_property name="ElementShortName">SYSCLK_TYPE[95:0]</obj_property>
            <obj_property name="ObjectShortName">SYSCLK_TYPE[95:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/UI_EXTRA_CLOCKS">
            <obj_property name="ElementShortName">UI_EXTRA_CLOCKS[39:0]</obj_property>
            <obj_property name="ObjectShortName">UI_EXTRA_CLOCKS[39:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKFBOUT_MULT">
            <obj_property name="ElementShortName">CLKFBOUT_MULT[31:0]</obj_property>
            <obj_property name="ObjectShortName">CLKFBOUT_MULT[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/DIVCLK_DIVIDE">
            <obj_property name="ElementShortName">DIVCLK_DIVIDE[31:0]</obj_property>
            <obj_property name="ObjectShortName">DIVCLK_DIVIDE[31:0]</obj_property>
         </wvobject>
         <wvobject type="other" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKOUT0_PHASE">
            <obj_property name="ElementShortName">CLKOUT0_PHASE</obj_property>
            <obj_property name="ObjectShortName">CLKOUT0_PHASE</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKOUT0_DIVIDE">
            <obj_property name="ElementShortName">CLKOUT0_DIVIDE[31:0]</obj_property>
            <obj_property name="ObjectShortName">CLKOUT0_DIVIDE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKOUT1_DIVIDE">
            <obj_property name="ElementShortName">CLKOUT1_DIVIDE[31:0]</obj_property>
            <obj_property name="ObjectShortName">CLKOUT1_DIVIDE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKOUT2_DIVIDE">
            <obj_property name="ElementShortName">CLKOUT2_DIVIDE[31:0]</obj_property>
            <obj_property name="ObjectShortName">CLKOUT2_DIVIDE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKOUT3_DIVIDE">
            <obj_property name="ElementShortName">CLKOUT3_DIVIDE[31:0]</obj_property>
            <obj_property name="ObjectShortName">CLKOUT3_DIVIDE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MMCM_VCO">
            <obj_property name="ElementShortName">MMCM_VCO[31:0]</obj_property>
            <obj_property name="ObjectShortName">MMCM_VCO[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MMCM_MULT_F">
            <obj_property name="ElementShortName">MMCM_MULT_F[31:0]</obj_property>
            <obj_property name="ObjectShortName">MMCM_MULT_F[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MMCM_DIVCLK_DIVIDE">
            <obj_property name="ElementShortName">MMCM_DIVCLK_DIVIDE[31:0]</obj_property>
            <obj_property name="ObjectShortName">MMCM_DIVCLK_DIVIDE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MMCM_CLKOUT0_EN">
            <obj_property name="ElementShortName">MMCM_CLKOUT0_EN[39:0]</obj_property>
            <obj_property name="ObjectShortName">MMCM_CLKOUT0_EN[39:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MMCM_CLKOUT1_EN">
            <obj_property name="ElementShortName">MMCM_CLKOUT1_EN[39:0]</obj_property>
            <obj_property name="ObjectShortName">MMCM_CLKOUT1_EN[39:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MMCM_CLKOUT2_EN">
            <obj_property name="ElementShortName">MMCM_CLKOUT2_EN[39:0]</obj_property>
            <obj_property name="ObjectShortName">MMCM_CLKOUT2_EN[39:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MMCM_CLKOUT3_EN">
            <obj_property name="ElementShortName">MMCM_CLKOUT3_EN[39:0]</obj_property>
            <obj_property name="ObjectShortName">MMCM_CLKOUT3_EN[39:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MMCM_CLKOUT4_EN">
            <obj_property name="ElementShortName">MMCM_CLKOUT4_EN[39:0]</obj_property>
            <obj_property name="ObjectShortName">MMCM_CLKOUT4_EN[39:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MMCM_CLKOUT0_DIVIDE">
            <obj_property name="ElementShortName">MMCM_CLKOUT0_DIVIDE[31:0]</obj_property>
            <obj_property name="ObjectShortName">MMCM_CLKOUT0_DIVIDE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MMCM_CLKOUT1_DIVIDE">
            <obj_property name="ElementShortName">MMCM_CLKOUT1_DIVIDE[31:0]</obj_property>
            <obj_property name="ObjectShortName">MMCM_CLKOUT1_DIVIDE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MMCM_CLKOUT2_DIVIDE">
            <obj_property name="ElementShortName">MMCM_CLKOUT2_DIVIDE[31:0]</obj_property>
            <obj_property name="ObjectShortName">MMCM_CLKOUT2_DIVIDE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MMCM_CLKOUT3_DIVIDE">
            <obj_property name="ElementShortName">MMCM_CLKOUT3_DIVIDE[31:0]</obj_property>
            <obj_property name="ObjectShortName">MMCM_CLKOUT3_DIVIDE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MMCM_CLKOUT4_DIVIDE">
            <obj_property name="ElementShortName">MMCM_CLKOUT4_DIVIDE[31:0]</obj_property>
            <obj_property name="ObjectShortName">MMCM_CLKOUT4_DIVIDE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/RST_ACT_LOW">
            <obj_property name="ElementShortName">RST_ACT_LOW[31:0]</obj_property>
            <obj_property name="ObjectShortName">RST_ACT_LOW[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/tCK">
            <obj_property name="ElementShortName">tCK[31:0]</obj_property>
            <obj_property name="ObjectShortName">tCK[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MEM_TYPE">
            <obj_property name="ElementShortName">MEM_TYPE[31:0]</obj_property>
            <obj_property name="ObjectShortName">MEM_TYPE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/RST_SYNC_NUM">
            <obj_property name="ElementShortName">RST_SYNC_NUM[31:0]</obj_property>
            <obj_property name="ObjectShortName">RST_SYNC_NUM[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/RST_DIV_SYNC_NUM">
            <obj_property name="ElementShortName">RST_DIV_SYNC_NUM[31:0]</obj_property>
            <obj_property name="ObjectShortName">RST_DIV_SYNC_NUM[31:0]</obj_property>
         </wvobject>
         <wvobject type="other" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKIN1_PERIOD_NS">
            <obj_property name="ElementShortName">CLKIN1_PERIOD_NS</obj_property>
            <obj_property name="ObjectShortName">CLKIN1_PERIOD_NS</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKOUT4_DIVIDE">
            <obj_property name="ElementShortName">CLKOUT4_DIVIDE[31:0]</obj_property>
            <obj_property name="ObjectShortName">CLKOUT4_DIVIDE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/VCO_PERIOD">
            <obj_property name="ElementShortName">VCO_PERIOD[31:0]</obj_property>
            <obj_property name="ObjectShortName">VCO_PERIOD[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKOUT0_PERIOD">
            <obj_property name="ElementShortName">CLKOUT0_PERIOD[31:0]</obj_property>
            <obj_property name="ObjectShortName">CLKOUT0_PERIOD[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKOUT1_PERIOD">
            <obj_property name="ElementShortName">CLKOUT1_PERIOD[31:0]</obj_property>
            <obj_property name="ObjectShortName">CLKOUT1_PERIOD[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKOUT2_PERIOD">
            <obj_property name="ElementShortName">CLKOUT2_PERIOD[31:0]</obj_property>
            <obj_property name="ObjectShortName">CLKOUT2_PERIOD[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKOUT3_PERIOD">
            <obj_property name="ElementShortName">CLKOUT3_PERIOD[31:0]</obj_property>
            <obj_property name="ObjectShortName">CLKOUT3_PERIOD[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKOUT4_PERIOD">
            <obj_property name="ElementShortName">CLKOUT4_PERIOD[31:0]</obj_property>
            <obj_property name="ObjectShortName">CLKOUT4_PERIOD[31:0]</obj_property>
         </wvobject>
         <wvobject type="other" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKOUT4_PHASE">
            <obj_property name="ElementShortName">CLKOUT4_PHASE</obj_property>
            <obj_property name="ObjectShortName">CLKOUT4_PHASE</obj_property>
         </wvobject>
         <wvobject type="other" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKOUT3_PERIOD_NS">
            <obj_property name="ElementShortName">CLKOUT3_PERIOD_NS</obj_property>
            <obj_property name="ObjectShortName">CLKOUT3_PERIOD_NS</obj_property>
         </wvobject>
         <wvobject type="other" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/CLKOUT4_PERIOD_NS">
            <obj_property name="ElementShortName">CLKOUT4_PERIOD_NS</obj_property>
            <obj_property name="ObjectShortName">CLKOUT4_PERIOD_NS</obj_property>
         </wvobject>
         <wvobject type="other" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/MMCM_VCO_PERIOD">
            <obj_property name="ElementShortName">MMCM_VCO_PERIOD</obj_property>
            <obj_property name="ObjectShortName">MMCM_VCO_PERIOD</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/ONE">
            <obj_property name="ElementShortName">ONE[31:0]</obj_property>
            <obj_property name="ObjectShortName">ONE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/TAPSPERFCLK">
            <obj_property name="ElementShortName">TAPSPERFCLK[31:0]</obj_property>
            <obj_property name="ObjectShortName">TAPSPERFCLK[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/TAPSPERFCLK_MINUS_ONE">
            <obj_property name="ElementShortName">TAPSPERFCLK_MINUS_ONE[31:0]</obj_property>
            <obj_property name="ObjectShortName">TAPSPERFCLK_MINUS_ONE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/QCNTR_WIDTH">
            <obj_property name="ElementShortName">QCNTR_WIDTH[31:0]</obj_property>
            <obj_property name="ObjectShortName">QCNTR_WIDTH[31:0]</obj_property>
         </wvobject>
         <wvobject type="other" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/\check_ocal_timing.CLK_PERIOD_PS ">
            <obj_property name="ElementShortName">\check_ocal_timing.CLK_PERIOD_PS </obj_property>
            <obj_property name="ObjectShortName">\check_ocal_timing.CLK_PERIOD_PS </obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/phy/u_ddr3_infrastructure/\check_ocal_timing.CLK_PERIOD_PS_DIV4 ">
            <obj_property name="ElementShortName">\check_ocal_timing.CLK_PERIOD_PS_DIV4 [31:0]</obj_property>
            <obj_property name="ObjectShortName">\check_ocal_timing.CLK_PERIOD_PS_DIV4 [31:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ddr3_dq">
         <obj_property name="ElementShortName">ddr3_dq[63:0]</obj_property>
         <obj_property name="ObjectShortName">ddr3_dq[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ddr3_dqs_n">
         <obj_property name="ElementShortName">ddr3_dqs_n[7:0]</obj_property>
         <obj_property name="ObjectShortName">ddr3_dqs_n[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ddr3_dqs_p">
         <obj_property name="ElementShortName">ddr3_dqs_p[7:0]</obj_property>
         <obj_property name="ObjectShortName">ddr3_dqs_p[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ddr3_addr">
         <obj_property name="ElementShortName">ddr3_addr[13:0]</obj_property>
         <obj_property name="ObjectShortName">ddr3_addr[13:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ddr3_ba">
         <obj_property name="ElementShortName">ddr3_ba[2:0]</obj_property>
         <obj_property name="ObjectShortName">ddr3_ba[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/ddr3_ras_n">
         <obj_property name="ElementShortName">ddr3_ras_n</obj_property>
         <obj_property name="ObjectShortName">ddr3_ras_n</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/ddr3_cas_n">
         <obj_property name="ElementShortName">ddr3_cas_n</obj_property>
         <obj_property name="ObjectShortName">ddr3_cas_n</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/ddr3_we_n">
         <obj_property name="ElementShortName">ddr3_we_n</obj_property>
         <obj_property name="ObjectShortName">ddr3_we_n</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/ddr3_reset_n">
         <obj_property name="ElementShortName">ddr3_reset_n</obj_property>
         <obj_property name="ObjectShortName">ddr3_reset_n</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ddr3_ck_p">
         <obj_property name="ElementShortName">ddr3_ck_p[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr3_ck_p[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ddr3_ck_n">
         <obj_property name="ElementShortName">ddr3_ck_n[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr3_ck_n[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ddr3_cke">
         <obj_property name="ElementShortName">ddr3_cke[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr3_cke[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ddr3_cs_n">
         <obj_property name="ElementShortName">ddr3_cs_n[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr3_cs_n[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ddr3_dm">
         <obj_property name="ElementShortName">ddr3_dm[7:0]</obj_property>
         <obj_property name="ObjectShortName">ddr3_dm[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ddr3_odt">
         <obj_property name="ElementShortName">ddr3_odt[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr3_odt[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_ras_n">
         <obj_property name="ElementShortName">mc_ras_n[3:0]</obj_property>
         <obj_property name="ObjectShortName">mc_ras_n[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_cas_n">
         <obj_property name="ElementShortName">mc_cas_n[3:0]</obj_property>
         <obj_property name="ObjectShortName">mc_cas_n[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_we_n">
         <obj_property name="ElementShortName">mc_we_n[3:0]</obj_property>
         <obj_property name="ObjectShortName">mc_we_n[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_address">
         <obj_property name="ElementShortName">mc_address[55:0]</obj_property>
         <obj_property name="ObjectShortName">mc_address[55:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_bank">
         <obj_property name="ElementShortName">mc_bank[11:0]</obj_property>
         <obj_property name="ObjectShortName">mc_bank[11:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_cs_n">
         <obj_property name="ElementShortName">mc_cs_n[3:0]</obj_property>
         <obj_property name="ObjectShortName">mc_cs_n[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/mc_reset_n">
         <obj_property name="ElementShortName">mc_reset_n</obj_property>
         <obj_property name="ObjectShortName">mc_reset_n</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_odt">
         <obj_property name="ElementShortName">mc_odt[1:0]</obj_property>
         <obj_property name="ObjectShortName">mc_odt[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_cke">
         <obj_property name="ElementShortName">mc_cke[3:0]</obj_property>
         <obj_property name="ObjectShortName">mc_cke[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_aux_out0">
         <obj_property name="ElementShortName">mc_aux_out0[3:0]</obj_property>
         <obj_property name="ObjectShortName">mc_aux_out0[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_aux_out1">
         <obj_property name="ElementShortName">mc_aux_out1[3:0]</obj_property>
         <obj_property name="ObjectShortName">mc_aux_out1[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/mc_cmd_wren">
         <obj_property name="ElementShortName">mc_cmd_wren</obj_property>
         <obj_property name="ObjectShortName">mc_cmd_wren</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/mc_ctl_wren">
         <obj_property name="ElementShortName">mc_ctl_wren</obj_property>
         <obj_property name="ObjectShortName">mc_ctl_wren</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_cmd">
         <obj_property name="ElementShortName">mc_cmd[2:0]</obj_property>
         <obj_property name="ObjectShortName">mc_cmd[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_cas_slot">
         <obj_property name="ElementShortName">mc_cas_slot[1:0]</obj_property>
         <obj_property name="ObjectShortName">mc_cas_slot[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_data_offset">
         <obj_property name="ElementShortName">mc_data_offset[5:0]</obj_property>
         <obj_property name="ObjectShortName">mc_data_offset[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_data_offset_1">
         <obj_property name="ElementShortName">mc_data_offset_1[5:0]</obj_property>
         <obj_property name="ObjectShortName">mc_data_offset_1[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_data_offset_2">
         <obj_property name="ElementShortName">mc_data_offset_2[5:0]</obj_property>
         <obj_property name="ObjectShortName">mc_data_offset_2[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_rank_cnt">
         <obj_property name="ElementShortName">mc_rank_cnt[1:0]</obj_property>
         <obj_property name="ObjectShortName">mc_rank_cnt[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/mc_wrdata_en">
         <obj_property name="ElementShortName">mc_wrdata_en</obj_property>
         <obj_property name="ObjectShortName">mc_wrdata_en</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_wrdata">
         <obj_property name="ElementShortName">mc_wrdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">mc_wrdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/mc_wrdata_mask">
         <obj_property name="ElementShortName">mc_wrdata_mask[63:0]</obj_property>
         <obj_property name="ObjectShortName">mc_wrdata_mask[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/idle">
         <obj_property name="ElementShortName">idle</obj_property>
         <obj_property name="ObjectShortName">idle</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/phy_mc_ctl_full">
         <obj_property name="ElementShortName">phy_mc_ctl_full</obj_property>
         <obj_property name="ObjectShortName">phy_mc_ctl_full</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/phy_mc_cmd_full">
         <obj_property name="ElementShortName">phy_mc_cmd_full</obj_property>
         <obj_property name="ObjectShortName">phy_mc_cmd_full</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/phy_mc_data_full">
         <obj_property name="ElementShortName">phy_mc_data_full</obj_property>
         <obj_property name="ObjectShortName">phy_mc_data_full</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/calib_rd_data_offset_0">
         <obj_property name="ElementShortName">calib_rd_data_offset_0[5:0]</obj_property>
         <obj_property name="ObjectShortName">calib_rd_data_offset_0[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/calib_rd_data_offset_1">
         <obj_property name="ElementShortName">calib_rd_data_offset_1[5:0]</obj_property>
         <obj_property name="ObjectShortName">calib_rd_data_offset_1[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/calib_rd_data_offset_2">
         <obj_property name="ElementShortName">calib_rd_data_offset_2[5:0]</obj_property>
         <obj_property name="ObjectShortName">calib_rd_data_offset_2[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/phy_rddata_valid">
         <obj_property name="ElementShortName">phy_rddata_valid</obj_property>
         <obj_property name="ObjectShortName">phy_rddata_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/phy_rd_data">
         <obj_property name="ElementShortName">phy_rd_data[511:0]</obj_property>
         <obj_property name="ObjectShortName">phy_rd_data[511:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/sys_clk_p">
         <obj_property name="ElementShortName">sys_clk_p</obj_property>
         <obj_property name="ObjectShortName">sys_clk_p</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/sys_clk_n">
         <obj_property name="ElementShortName">sys_clk_n</obj_property>
         <obj_property name="ObjectShortName">sys_clk_n</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/ui_clk">
         <obj_property name="ElementShortName">ui_clk</obj_property>
         <obj_property name="ObjectShortName">ui_clk</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/ui_clk_sync_rst">
         <obj_property name="ElementShortName">ui_clk_sync_rst</obj_property>
         <obj_property name="ObjectShortName">ui_clk_sync_rst</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/init_calib_complete">
         <obj_property name="ElementShortName">init_calib_complete</obj_property>
         <obj_property name="ObjectShortName">init_calib_complete</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/sys_rst">
         <obj_property name="ElementShortName">sys_rst</obj_property>
         <obj_property name="ObjectShortName">sys_rst</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/bank_mach_next">
         <obj_property name="ElementShortName">bank_mach_next[1:0]</obj_property>
         <obj_property name="ObjectShortName">bank_mach_next[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/clk">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/clk_ref">
         <obj_property name="ElementShortName">clk_ref[1:0]</obj_property>
         <obj_property name="ObjectShortName">clk_ref[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/iodelay_ctrl_rdy">
         <obj_property name="ElementShortName">iodelay_ctrl_rdy[1:0]</obj_property>
         <obj_property name="ObjectShortName">iodelay_ctrl_rdy[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/clk_ref_in">
         <obj_property name="ElementShortName">clk_ref_in</obj_property>
         <obj_property name="ObjectShortName">clk_ref_in</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/sys_rst_o">
         <obj_property name="ElementShortName">sys_rst_o</obj_property>
         <obj_property name="ObjectShortName">sys_rst_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/clk_div2">
         <obj_property name="ElementShortName">clk_div2</obj_property>
         <obj_property name="ObjectShortName">clk_div2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/rst_div2">
         <obj_property name="ElementShortName">rst_div2</obj_property>
         <obj_property name="ObjectShortName">rst_div2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/freq_refclk">
         <obj_property name="ElementShortName">freq_refclk</obj_property>
         <obj_property name="ObjectShortName">freq_refclk</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/mem_refclk">
         <obj_property name="ElementShortName">mem_refclk</obj_property>
         <obj_property name="ObjectShortName">mem_refclk</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/pll_lock">
         <obj_property name="ElementShortName">pll_lock</obj_property>
         <obj_property name="ObjectShortName">pll_lock</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/sync_pulse">
         <obj_property name="ElementShortName">sync_pulse</obj_property>
         <obj_property name="ObjectShortName">sync_pulse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/mmcm_ps_clk">
         <obj_property name="ElementShortName">mmcm_ps_clk</obj_property>
         <obj_property name="ObjectShortName">mmcm_ps_clk</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/poc_sample_pd">
         <obj_property name="ElementShortName">poc_sample_pd</obj_property>
         <obj_property name="ObjectShortName">poc_sample_pd</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/psen">
         <obj_property name="ElementShortName">psen</obj_property>
         <obj_property name="ObjectShortName">psen</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/psincdec">
         <obj_property name="ElementShortName">psincdec</obj_property>
         <obj_property name="ObjectShortName">psincdec</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/psdone">
         <obj_property name="ElementShortName">psdone</obj_property>
         <obj_property name="ObjectShortName">psdone</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/iddr_rst">
         <obj_property name="ElementShortName">iddr_rst</obj_property>
         <obj_property name="ObjectShortName">iddr_rst</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/ref_dll_lock">
         <obj_property name="ElementShortName">ref_dll_lock</obj_property>
         <obj_property name="ObjectShortName">ref_dll_lock</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/rst_phaser_ref">
         <obj_property name="ElementShortName">rst_phaser_ref</obj_property>
         <obj_property name="ObjectShortName">rst_phaser_ref</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/pll_locked">
         <obj_property name="ElementShortName">pll_locked</obj_property>
         <obj_property name="ObjectShortName">pll_locked</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/rst">
         <obj_property name="ElementShortName">rst</obj_property>
         <obj_property name="ObjectShortName">rst</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/app_ecc_multiple_err">
         <obj_property name="ElementShortName">app_ecc_multiple_err[7:0]</obj_property>
         <obj_property name="ObjectShortName">app_ecc_multiple_err[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/app_ecc_single_err">
         <obj_property name="ElementShortName">app_ecc_single_err[7:0]</obj_property>
         <obj_property name="ObjectShortName">app_ecc_single_err[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/ddr3_parity">
         <obj_property name="ElementShortName">ddr3_parity</obj_property>
         <obj_property name="ObjectShortName">ddr3_parity</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/sys_clk_i">
         <obj_property name="ElementShortName">sys_clk_i</obj_property>
         <obj_property name="ObjectShortName">sys_clk_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/mmcm_clk">
         <obj_property name="ElementShortName">mmcm_clk</obj_property>
         <obj_property name="ObjectShortName">mmcm_clk</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/clk_ref_p">
         <obj_property name="ElementShortName">clk_ref_p</obj_property>
         <obj_property name="ObjectShortName">clk_ref_p</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/clk_ref_n">
         <obj_property name="ElementShortName">clk_ref_n</obj_property>
         <obj_property name="ObjectShortName">clk_ref_n</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/clk_ref_i">
         <obj_property name="ElementShortName">clk_ref_i</obj_property>
         <obj_property name="ObjectShortName">clk_ref_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/device_temp_i">
         <obj_property name="ElementShortName">device_temp_i[11:0]</obj_property>
         <obj_property name="ObjectShortName">device_temp_i[11:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/device_temp">
         <obj_property name="ElementShortName">device_temp[11:0]</obj_property>
         <obj_property name="ObjectShortName">device_temp[11:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/slot_0_present_mc">
         <obj_property name="ElementShortName">slot_0_present_mc[7:0]</obj_property>
         <obj_property name="ObjectShortName">slot_0_present_mc[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/slot_1_present_mc">
         <obj_property name="ElementShortName">slot_1_present_mc[7:0]</obj_property>
         <obj_property name="ObjectShortName">slot_1_present_mc[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/user_periodic_rd_req">
         <obj_property name="ElementShortName">user_periodic_rd_req</obj_property>
         <obj_property name="ObjectShortName">user_periodic_rd_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/user_ref_req">
         <obj_property name="ElementShortName">user_ref_req</obj_property>
         <obj_property name="ObjectShortName">user_ref_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/user_zq_req">
         <obj_property name="ElementShortName">user_zq_req</obj_property>
         <obj_property name="ObjectShortName">user_zq_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/mc_ref_zq_wip">
         <obj_property name="ElementShortName">mc_ref_zq_wip</obj_property>
         <obj_property name="ObjectShortName">mc_ref_zq_wip</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/tempmon_sample_en">
         <obj_property name="ElementShortName">tempmon_sample_en</obj_property>
         <obj_property name="ObjectShortName">tempmon_sample_en</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/init_calib_complete_w">
         <obj_property name="ElementShortName">init_calib_complete_w</obj_property>
         <obj_property name="ObjectShortName">init_calib_complete_w</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/init_wrcal_complete_w">
         <obj_property name="ElementShortName">init_wrcal_complete_w</obj_property>
         <obj_property name="ObjectShortName">init_wrcal_complete_w</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/mux_calib_complete">
         <obj_property name="ElementShortName">mux_calib_complete</obj_property>
         <obj_property name="ObjectShortName">mux_calib_complete</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/reset">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/phy/init_wrcal_complete">
         <obj_property name="ElementShortName">init_wrcal_complete</obj_property>
         <obj_property name="ObjectShortName">init_wrcal_complete</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/BANK_WIDTH">
         <obj_property name="ElementShortName">BANK_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">BANK_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CK_WIDTH">
         <obj_property name="ElementShortName">CK_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">CK_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/COL_WIDTH">
         <obj_property name="ElementShortName">COL_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">COL_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CS_WIDTH">
         <obj_property name="ElementShortName">CS_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">CS_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/nCS_PER_RANK">
         <obj_property name="ElementShortName">nCS_PER_RANK[31:0]</obj_property>
         <obj_property name="ObjectShortName">nCS_PER_RANK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CKE_WIDTH">
         <obj_property name="ElementShortName">CKE_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">CKE_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA_BUF_ADDR_WIDTH">
         <obj_property name="ElementShortName">DATA_BUF_ADDR_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">DATA_BUF_ADDR_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DQ_CNT_WIDTH">
         <obj_property name="ElementShortName">DQ_CNT_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">DQ_CNT_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DQ_PER_DM">
         <obj_property name="ElementShortName">DQ_PER_DM[31:0]</obj_property>
         <obj_property name="ObjectShortName">DQ_PER_DM[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DM_WIDTH">
         <obj_property name="ElementShortName">DM_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">DM_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DQ_WIDTH">
         <obj_property name="ElementShortName">DQ_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">DQ_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DQS_WIDTH">
         <obj_property name="ElementShortName">DQS_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">DQS_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DQS_CNT_WIDTH">
         <obj_property name="ElementShortName">DQS_CNT_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">DQS_CNT_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DRAM_WIDTH">
         <obj_property name="ElementShortName">DRAM_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">DRAM_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ECC">
         <obj_property name="ElementShortName">ECC[23:0]</obj_property>
         <obj_property name="ObjectShortName">ECC[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA_WIDTH">
         <obj_property name="ElementShortName">DATA_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">DATA_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ECC_TEST">
         <obj_property name="ElementShortName">ECC_TEST[23:0]</obj_property>
         <obj_property name="ObjectShortName">ECC_TEST[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/PAYLOAD_WIDTH">
         <obj_property name="ElementShortName">PAYLOAD_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">PAYLOAD_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/MEM_ADDR_ORDER">
         <obj_property name="ElementShortName">MEM_ADDR_ORDER[119:0]</obj_property>
         <obj_property name="ObjectShortName">MEM_ADDR_ORDER[119:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/nBANK_MACHS">
         <obj_property name="ElementShortName">nBANK_MACHS[31:0]</obj_property>
         <obj_property name="ObjectShortName">nBANK_MACHS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/RANKS">
         <obj_property name="ElementShortName">RANKS[31:0]</obj_property>
         <obj_property name="ObjectShortName">RANKS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ODT_WIDTH">
         <obj_property name="ElementShortName">ODT_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">ODT_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ROW_WIDTH">
         <obj_property name="ElementShortName">ROW_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">ROW_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ADDR_WIDTH">
         <obj_property name="ElementShortName">ADDR_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">ADDR_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/USE_CS_PORT">
         <obj_property name="ElementShortName">USE_CS_PORT[31:0]</obj_property>
         <obj_property name="ObjectShortName">USE_CS_PORT[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/USE_DM_PORT">
         <obj_property name="ElementShortName">USE_DM_PORT[31:0]</obj_property>
         <obj_property name="ObjectShortName">USE_DM_PORT[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/USE_ODT_PORT">
         <obj_property name="ElementShortName">USE_ODT_PORT[31:0]</obj_property>
         <obj_property name="ObjectShortName">USE_ODT_PORT[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/IS_CLK_SHARED">
         <obj_property name="ElementShortName">IS_CLK_SHARED[39:0]</obj_property>
         <obj_property name="ObjectShortName">IS_CLK_SHARED[39:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/PHY_CONTROL_MASTER_BANK">
         <obj_property name="ElementShortName">PHY_CONTROL_MASTER_BANK[31:0]</obj_property>
         <obj_property name="ObjectShortName">PHY_CONTROL_MASTER_BANK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/MEM_DENSITY">
         <obj_property name="ElementShortName">MEM_DENSITY[23:0]</obj_property>
         <obj_property name="ObjectShortName">MEM_DENSITY[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/MEM_SPEEDGRADE">
         <obj_property name="ElementShortName">MEM_SPEEDGRADE[23:0]</obj_property>
         <obj_property name="ObjectShortName">MEM_SPEEDGRADE[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/MEM_DEVICE_WIDTH">
         <obj_property name="ElementShortName">MEM_DEVICE_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">MEM_DEVICE_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/AL">
         <obj_property name="ElementShortName">AL[7:0]</obj_property>
         <obj_property name="ObjectShortName">AL[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/nAL">
         <obj_property name="ElementShortName">nAL[31:0]</obj_property>
         <obj_property name="ObjectShortName">nAL[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/BURST_MODE">
         <obj_property name="ElementShortName">BURST_MODE[7:0]</obj_property>
         <obj_property name="ObjectShortName">BURST_MODE[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/BURST_TYPE">
         <obj_property name="ElementShortName">BURST_TYPE[23:0]</obj_property>
         <obj_property name="ObjectShortName">BURST_TYPE[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CL">
         <obj_property name="ElementShortName">CL[31:0]</obj_property>
         <obj_property name="ObjectShortName">CL[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CWL">
         <obj_property name="ElementShortName">CWL[31:0]</obj_property>
         <obj_property name="ObjectShortName">CWL[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/OUTPUT_DRV">
         <obj_property name="ElementShortName">OUTPUT_DRV[31:0]</obj_property>
         <obj_property name="ObjectShortName">OUTPUT_DRV[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/RTT_NOM">
         <obj_property name="ElementShortName">RTT_NOM[15:0]</obj_property>
         <obj_property name="ObjectShortName">RTT_NOM[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/RTT_WR">
         <obj_property name="ElementShortName">RTT_WR[23:0]</obj_property>
         <obj_property name="ObjectShortName">RTT_WR[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ADDR_CMD_MODE">
         <obj_property name="ElementShortName">ADDR_CMD_MODE[15:0]</obj_property>
         <obj_property name="ObjectShortName">ADDR_CMD_MODE[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/REG_CTRL">
         <obj_property name="ElementShortName">REG_CTRL[23:0]</obj_property>
         <obj_property name="ObjectShortName">REG_CTRL[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CA_MIRROR">
         <obj_property name="ElementShortName">CA_MIRROR[23:0]</obj_property>
         <obj_property name="ObjectShortName">CA_MIRROR[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/VDD_OP_VOLT">
         <obj_property name="ElementShortName">VDD_OP_VOLT[23:0]</obj_property>
         <obj_property name="ObjectShortName">VDD_OP_VOLT[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CLKIN_PERIOD">
         <obj_property name="ElementShortName">CLKIN_PERIOD[31:0]</obj_property>
         <obj_property name="ObjectShortName">CLKIN_PERIOD[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CLKFBOUT_MULT">
         <obj_property name="ElementShortName">CLKFBOUT_MULT[31:0]</obj_property>
         <obj_property name="ObjectShortName">CLKFBOUT_MULT[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DIVCLK_DIVIDE">
         <obj_property name="ElementShortName">DIVCLK_DIVIDE[31:0]</obj_property>
         <obj_property name="ObjectShortName">DIVCLK_DIVIDE[31:0]</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/phy/CLKOUT0_PHASE">
         <obj_property name="ElementShortName">CLKOUT0_PHASE</obj_property>
         <obj_property name="ObjectShortName">CLKOUT0_PHASE</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CLKOUT0_DIVIDE">
         <obj_property name="ElementShortName">CLKOUT0_DIVIDE[31:0]</obj_property>
         <obj_property name="ObjectShortName">CLKOUT0_DIVIDE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CLKOUT1_DIVIDE">
         <obj_property name="ElementShortName">CLKOUT1_DIVIDE[31:0]</obj_property>
         <obj_property name="ObjectShortName">CLKOUT1_DIVIDE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CLKOUT2_DIVIDE">
         <obj_property name="ElementShortName">CLKOUT2_DIVIDE[31:0]</obj_property>
         <obj_property name="ObjectShortName">CLKOUT2_DIVIDE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CLKOUT3_DIVIDE">
         <obj_property name="ElementShortName">CLKOUT3_DIVIDE[31:0]</obj_property>
         <obj_property name="ObjectShortName">CLKOUT3_DIVIDE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/MMCM_VCO">
         <obj_property name="ElementShortName">MMCM_VCO[31:0]</obj_property>
         <obj_property name="ObjectShortName">MMCM_VCO[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/MMCM_MULT_F">
         <obj_property name="ElementShortName">MMCM_MULT_F[31:0]</obj_property>
         <obj_property name="ObjectShortName">MMCM_MULT_F[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/MMCM_DIVCLK_DIVIDE">
         <obj_property name="ElementShortName">MMCM_DIVCLK_DIVIDE[31:0]</obj_property>
         <obj_property name="ObjectShortName">MMCM_DIVCLK_DIVIDE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/tCKE">
         <obj_property name="ElementShortName">tCKE[31:0]</obj_property>
         <obj_property name="ObjectShortName">tCKE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/tFAW">
         <obj_property name="ElementShortName">tFAW[31:0]</obj_property>
         <obj_property name="ObjectShortName">tFAW[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/tPRDI">
         <obj_property name="ElementShortName">tPRDI[31:0]</obj_property>
         <obj_property name="ObjectShortName">tPRDI[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/tRAS">
         <obj_property name="ElementShortName">tRAS[31:0]</obj_property>
         <obj_property name="ObjectShortName">tRAS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/tRCD">
         <obj_property name="ElementShortName">tRCD[31:0]</obj_property>
         <obj_property name="ObjectShortName">tRCD[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/tREFI">
         <obj_property name="ElementShortName">tREFI[31:0]</obj_property>
         <obj_property name="ObjectShortName">tREFI[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/tRFC">
         <obj_property name="ElementShortName">tRFC[31:0]</obj_property>
         <obj_property name="ObjectShortName">tRFC[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/tRP">
         <obj_property name="ElementShortName">tRP[31:0]</obj_property>
         <obj_property name="ObjectShortName">tRP[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/tRRD">
         <obj_property name="ElementShortName">tRRD[31:0]</obj_property>
         <obj_property name="ObjectShortName">tRRD[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/tRTP">
         <obj_property name="ElementShortName">tRTP[31:0]</obj_property>
         <obj_property name="ObjectShortName">tRTP[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/tWTR">
         <obj_property name="ElementShortName">tWTR[31:0]</obj_property>
         <obj_property name="ObjectShortName">tWTR[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/tZQI">
         <obj_property name="ElementShortName">tZQI[31:0]</obj_property>
         <obj_property name="ObjectShortName">tZQI[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/tZQCS">
         <obj_property name="ElementShortName">tZQCS[31:0]</obj_property>
         <obj_property name="ObjectShortName">tZQCS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/SIM_BYPASS_INIT_CAL">
         <obj_property name="ElementShortName">SIM_BYPASS_INIT_CAL[31:0]</obj_property>
         <obj_property name="ObjectShortName">SIM_BYPASS_INIT_CAL[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/SIMULATION">
         <obj_property name="ElementShortName">SIMULATION[31:0]</obj_property>
         <obj_property name="ObjectShortName">SIMULATION[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/BYTE_LANES_B0">
         <obj_property name="ElementShortName">BYTE_LANES_B0[3:0]</obj_property>
         <obj_property name="ObjectShortName">BYTE_LANES_B0[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/BYTE_LANES_B1">
         <obj_property name="ElementShortName">BYTE_LANES_B1[3:0]</obj_property>
         <obj_property name="ObjectShortName">BYTE_LANES_B1[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/BYTE_LANES_B2">
         <obj_property name="ElementShortName">BYTE_LANES_B2[3:0]</obj_property>
         <obj_property name="ObjectShortName">BYTE_LANES_B2[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/BYTE_LANES_B3">
         <obj_property name="ElementShortName">BYTE_LANES_B3[3:0]</obj_property>
         <obj_property name="ObjectShortName">BYTE_LANES_B3[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/BYTE_LANES_B4">
         <obj_property name="ElementShortName">BYTE_LANES_B4[3:0]</obj_property>
         <obj_property name="ObjectShortName">BYTE_LANES_B4[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA_CTL_B0">
         <obj_property name="ElementShortName">DATA_CTL_B0[3:0]</obj_property>
         <obj_property name="ObjectShortName">DATA_CTL_B0[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA_CTL_B1">
         <obj_property name="ElementShortName">DATA_CTL_B1[3:0]</obj_property>
         <obj_property name="ObjectShortName">DATA_CTL_B1[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA_CTL_B2">
         <obj_property name="ElementShortName">DATA_CTL_B2[3:0]</obj_property>
         <obj_property name="ObjectShortName">DATA_CTL_B2[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA_CTL_B3">
         <obj_property name="ElementShortName">DATA_CTL_B3[3:0]</obj_property>
         <obj_property name="ObjectShortName">DATA_CTL_B3[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA_CTL_B4">
         <obj_property name="ElementShortName">DATA_CTL_B4[3:0]</obj_property>
         <obj_property name="ObjectShortName">DATA_CTL_B4[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/PHY_0_BITLANES">
         <obj_property name="ElementShortName">PHY_0_BITLANES[47:0]</obj_property>
         <obj_property name="ObjectShortName">PHY_0_BITLANES[47:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/PHY_1_BITLANES">
         <obj_property name="ElementShortName">PHY_1_BITLANES[47:0]</obj_property>
         <obj_property name="ObjectShortName">PHY_1_BITLANES[47:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/PHY_2_BITLANES">
         <obj_property name="ElementShortName">PHY_2_BITLANES[47:0]</obj_property>
         <obj_property name="ObjectShortName">PHY_2_BITLANES[47:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CK_BYTE_MAP">
         <obj_property name="ElementShortName">CK_BYTE_MAP[143:0]</obj_property>
         <obj_property name="ObjectShortName">CK_BYTE_MAP[143:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ADDR_MAP">
         <obj_property name="ElementShortName">ADDR_MAP[191:0]</obj_property>
         <obj_property name="ObjectShortName">ADDR_MAP[191:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/BANK_MAP">
         <obj_property name="ElementShortName">BANK_MAP[35:0]</obj_property>
         <obj_property name="ObjectShortName">BANK_MAP[35:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CAS_MAP">
         <obj_property name="ElementShortName">CAS_MAP[11:0]</obj_property>
         <obj_property name="ObjectShortName">CAS_MAP[11:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CKE_ODT_BYTE_MAP">
         <obj_property name="ElementShortName">CKE_ODT_BYTE_MAP[7:0]</obj_property>
         <obj_property name="ObjectShortName">CKE_ODT_BYTE_MAP[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CKE_MAP">
         <obj_property name="ElementShortName">CKE_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">CKE_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ODT_MAP">
         <obj_property name="ElementShortName">ODT_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">ODT_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CS_MAP">
         <obj_property name="ElementShortName">CS_MAP[119:0]</obj_property>
         <obj_property name="ObjectShortName">CS_MAP[119:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/PARITY_MAP">
         <obj_property name="ElementShortName">PARITY_MAP[11:0]</obj_property>
         <obj_property name="ObjectShortName">PARITY_MAP[11:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/RAS_MAP">
         <obj_property name="ElementShortName">RAS_MAP[11:0]</obj_property>
         <obj_property name="ObjectShortName">RAS_MAP[11:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/WE_MAP">
         <obj_property name="ElementShortName">WE_MAP[11:0]</obj_property>
         <obj_property name="ObjectShortName">WE_MAP[11:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DQS_BYTE_MAP">
         <obj_property name="ElementShortName">DQS_BYTE_MAP[143:0]</obj_property>
         <obj_property name="ObjectShortName">DQS_BYTE_MAP[143:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA0_MAP">
         <obj_property name="ElementShortName">DATA0_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA0_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA1_MAP">
         <obj_property name="ElementShortName">DATA1_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA1_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA2_MAP">
         <obj_property name="ElementShortName">DATA2_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA2_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA3_MAP">
         <obj_property name="ElementShortName">DATA3_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA3_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA4_MAP">
         <obj_property name="ElementShortName">DATA4_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA4_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA5_MAP">
         <obj_property name="ElementShortName">DATA5_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA5_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA6_MAP">
         <obj_property name="ElementShortName">DATA6_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA6_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA7_MAP">
         <obj_property name="ElementShortName">DATA7_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA7_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA8_MAP">
         <obj_property name="ElementShortName">DATA8_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA8_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA9_MAP">
         <obj_property name="ElementShortName">DATA9_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA9_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA10_MAP">
         <obj_property name="ElementShortName">DATA10_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA10_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA11_MAP">
         <obj_property name="ElementShortName">DATA11_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA11_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA12_MAP">
         <obj_property name="ElementShortName">DATA12_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA12_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA13_MAP">
         <obj_property name="ElementShortName">DATA13_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA13_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA14_MAP">
         <obj_property name="ElementShortName">DATA14_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA14_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA15_MAP">
         <obj_property name="ElementShortName">DATA15_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA15_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA16_MAP">
         <obj_property name="ElementShortName">DATA16_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA16_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA17_MAP">
         <obj_property name="ElementShortName">DATA17_MAP[95:0]</obj_property>
         <obj_property name="ObjectShortName">DATA17_MAP[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/MASK0_MAP">
         <obj_property name="ElementShortName">MASK0_MAP[107:0]</obj_property>
         <obj_property name="ObjectShortName">MASK0_MAP[107:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/MASK1_MAP">
         <obj_property name="ElementShortName">MASK1_MAP[107:0]</obj_property>
         <obj_property name="ObjectShortName">MASK1_MAP[107:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/SLOT_0_CONFIG">
         <obj_property name="ElementShortName">SLOT_0_CONFIG[7:0]</obj_property>
         <obj_property name="ObjectShortName">SLOT_0_CONFIG[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/SLOT_1_CONFIG">
         <obj_property name="ElementShortName">SLOT_1_CONFIG[7:0]</obj_property>
         <obj_property name="ObjectShortName">SLOT_1_CONFIG[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/IBUF_LPWR_MODE">
         <obj_property name="ElementShortName">IBUF_LPWR_MODE[23:0]</obj_property>
         <obj_property name="ObjectShortName">IBUF_LPWR_MODE[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA_IO_IDLE_PWRDWN">
         <obj_property name="ElementShortName">DATA_IO_IDLE_PWRDWN[15:0]</obj_property>
         <obj_property name="ObjectShortName">DATA_IO_IDLE_PWRDWN[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/BANK_TYPE">
         <obj_property name="ElementShortName">BANK_TYPE[39:0]</obj_property>
         <obj_property name="ObjectShortName">BANK_TYPE[39:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA_IO_PRIM_TYPE">
         <obj_property name="ElementShortName">DATA_IO_PRIM_TYPE[39:0]</obj_property>
         <obj_property name="ObjectShortName">DATA_IO_PRIM_TYPE[39:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CKE_ODT_AUX">
         <obj_property name="ElementShortName">CKE_ODT_AUX[39:0]</obj_property>
         <obj_property name="ObjectShortName">CKE_ODT_AUX[39:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/USER_REFRESH">
         <obj_property name="ElementShortName">USER_REFRESH[23:0]</obj_property>
         <obj_property name="ObjectShortName">USER_REFRESH[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/WRLVL">
         <obj_property name="ElementShortName">WRLVL[15:0]</obj_property>
         <obj_property name="ObjectShortName">WRLVL[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ORDERING">
         <obj_property name="ElementShortName">ORDERING[31:0]</obj_property>
         <obj_property name="ObjectShortName">ORDERING[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CALIB_ROW_ADD">
         <obj_property name="ElementShortName">CALIB_ROW_ADD[15:0]</obj_property>
         <obj_property name="ObjectShortName">CALIB_ROW_ADD[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CALIB_COL_ADD">
         <obj_property name="ElementShortName">CALIB_COL_ADD[11:0]</obj_property>
         <obj_property name="ObjectShortName">CALIB_COL_ADD[11:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CALIB_BA_ADD">
         <obj_property name="ElementShortName">CALIB_BA_ADD[2:0]</obj_property>
         <obj_property name="ObjectShortName">CALIB_BA_ADD[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/TCQ">
         <obj_property name="ElementShortName">TCQ[31:0]</obj_property>
         <obj_property name="ObjectShortName">TCQ[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/IDELAY_ADJ">
         <obj_property name="ElementShortName">IDELAY_ADJ[23:0]</obj_property>
         <obj_property name="ObjectShortName">IDELAY_ADJ[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/FINE_PER_BIT">
         <obj_property name="ElementShortName">FINE_PER_BIT[23:0]</obj_property>
         <obj_property name="ObjectShortName">FINE_PER_BIT[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CENTER_COMP_MODE">
         <obj_property name="ElementShortName">CENTER_COMP_MODE[23:0]</obj_property>
         <obj_property name="ObjectShortName">CENTER_COMP_MODE[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/PI_VAL_ADJ">
         <obj_property name="ElementShortName">PI_VAL_ADJ[23:0]</obj_property>
         <obj_property name="ObjectShortName">PI_VAL_ADJ[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/IODELAY_GRP0">
         <obj_property name="ElementShortName">IODELAY_GRP0[151:0]</obj_property>
         <obj_property name="ObjectShortName">IODELAY_GRP0[151:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/IODELAY_GRP1">
         <obj_property name="ElementShortName">IODELAY_GRP1[151:0]</obj_property>
         <obj_property name="ObjectShortName">IODELAY_GRP1[151:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/SYSCLK_TYPE">
         <obj_property name="ElementShortName">SYSCLK_TYPE[95:0]</obj_property>
         <obj_property name="ObjectShortName">SYSCLK_TYPE[95:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/REFCLK_TYPE">
         <obj_property name="ElementShortName">REFCLK_TYPE[127:0]</obj_property>
         <obj_property name="ObjectShortName">REFCLK_TYPE[127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/SYS_RST_PORT">
         <obj_property name="ElementShortName">SYS_RST_PORT[31:0]</obj_property>
         <obj_property name="ObjectShortName">SYS_RST_PORT[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/FPGA_SPEED_GRADE">
         <obj_property name="ElementShortName">FPGA_SPEED_GRADE[31:0]</obj_property>
         <obj_property name="ObjectShortName">FPGA_SPEED_GRADE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CMD_PIPE_PLUS1">
         <obj_property name="ElementShortName">CMD_PIPE_PLUS1[15:0]</obj_property>
         <obj_property name="ObjectShortName">CMD_PIPE_PLUS1[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DRAM_TYPE">
         <obj_property name="ElementShortName">DRAM_TYPE[31:0]</obj_property>
         <obj_property name="ObjectShortName">DRAM_TYPE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CAL_WIDTH">
         <obj_property name="ElementShortName">CAL_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">CAL_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/STARVE_LIMIT">
         <obj_property name="ElementShortName">STARVE_LIMIT[31:0]</obj_property>
         <obj_property name="ObjectShortName">STARVE_LIMIT[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/REF_CLK_MMCM_IODELAY_CTRL">
         <obj_property name="ElementShortName">REF_CLK_MMCM_IODELAY_CTRL[39:0]</obj_property>
         <obj_property name="ObjectShortName">REF_CLK_MMCM_IODELAY_CTRL[39:0]</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/tb_memctl_top/phy/REFCLK_FREQ">
         <obj_property name="ElementShortName">REFCLK_FREQ</obj_property>
         <obj_property name="ObjectShortName">REFCLK_FREQ</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DIFF_TERM_REFCLK">
         <obj_property name="ElementShortName">DIFF_TERM_REFCLK[31:0]</obj_property>
         <obj_property name="ObjectShortName">DIFF_TERM_REFCLK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/tCK">
         <obj_property name="ElementShortName">tCK[31:0]</obj_property>
         <obj_property name="ObjectShortName">tCK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/nCK_PER_CLK">
         <obj_property name="ElementShortName">nCK_PER_CLK[31:0]</obj_property>
         <obj_property name="ObjectShortName">nCK_PER_CLK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DIFF_TERM_SYSCLK">
         <obj_property name="ElementShortName">DIFF_TERM_SYSCLK[39:0]</obj_property>
         <obj_property name="ObjectShortName">DIFF_TERM_SYSCLK[39:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DEBUG_PORT">
         <obj_property name="ElementShortName">DEBUG_PORT[23:0]</obj_property>
         <obj_property name="ObjectShortName">DEBUG_PORT[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/TEMP_MON_CONTROL">
         <obj_property name="ElementShortName">TEMP_MON_CONTROL[63:0]</obj_property>
         <obj_property name="ObjectShortName">TEMP_MON_CONTROL[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/FPGA_VOLT_TYPE">
         <obj_property name="ElementShortName">FPGA_VOLT_TYPE[7:0]</obj_property>
         <obj_property name="ObjectShortName">FPGA_VOLT_TYPE[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/RST_ACT_LOW">
         <obj_property name="ElementShortName">RST_ACT_LOW[31:0]</obj_property>
         <obj_property name="ObjectShortName">RST_ACT_LOW[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/BM_CNT_WIDTH">
         <obj_property name="ElementShortName">BM_CNT_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">BM_CNT_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/RANK_WIDTH">
         <obj_property name="ElementShortName">RANK_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">RANK_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/ECC_WIDTH">
         <obj_property name="ElementShortName">ECC_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">ECC_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DATA_BUF_OFFSET_WIDTH">
         <obj_property name="ElementShortName">DATA_BUF_OFFSET_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">DATA_BUF_OFFSET_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/MC_ERR_ADDR_WIDTH">
         <obj_property name="ElementShortName">MC_ERR_ADDR_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">MC_ERR_ADDR_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/TEMP_MON_EN">
         <obj_property name="ElementShortName">TEMP_MON_EN[23:0]</obj_property>
         <obj_property name="ObjectShortName">TEMP_MON_EN[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/tTEMPSAMPLE">
         <obj_property name="ElementShortName">tTEMPSAMPLE[31:0]</obj_property>
         <obj_property name="ObjectShortName">tTEMPSAMPLE[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/XADC_CLK_PERIOD">
         <obj_property name="ElementShortName">XADC_CLK_PERIOD[31:0]</obj_property>
         <obj_property name="ObjectShortName">XADC_CLK_PERIOD[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/SKIP_CALIB">
         <obj_property name="ElementShortName">SKIP_CALIB[39:0]</obj_property>
         <obj_property name="ObjectShortName">SKIP_CALIB[39:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/TAPSPERKCLK">
         <obj_property name="ElementShortName">TAPSPERKCLK[31:0]</obj_property>
         <obj_property name="ObjectShortName">TAPSPERKCLK[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/nSLOTS">
         <obj_property name="ElementShortName">nSLOTS[31:0]</obj_property>
         <obj_property name="ObjectShortName">nSLOTS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/SLOT_0_CONFIG_MC">
         <obj_property name="ElementShortName">SLOT_0_CONFIG_MC[7:0]</obj_property>
         <obj_property name="ObjectShortName">SLOT_0_CONFIG_MC[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/SLOT_1_CONFIG_MC">
         <obj_property name="ElementShortName">SLOT_1_CONFIG_MC[7:0]</obj_property>
         <obj_property name="ObjectShortName">SLOT_1_CONFIG_MC[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/REFRESH_TIMER">
         <obj_property name="ElementShortName">REFRESH_TIMER[31:0]</obj_property>
         <obj_property name="ObjectShortName">REFRESH_TIMER[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CWL_T">
         <obj_property name="ElementShortName">CWL_T[31:0]</obj_property>
         <obj_property name="ObjectShortName">CWL_T[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/PRE_REV3ES">
         <obj_property name="ElementShortName">PRE_REV3ES[23:0]</obj_property>
         <obj_property name="ObjectShortName">PRE_REV3ES[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/DDR2_DQSN_ENABLE">
         <obj_property name="ElementShortName">DDR2_DQSN_ENABLE[23:0]</obj_property>
         <obj_property name="ObjectShortName">DDR2_DQSN_ENABLE[23:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/PHYCTL_CMD_FIFO">
         <obj_property name="ElementShortName">PHYCTL_CMD_FIFO[39:0]</obj_property>
         <obj_property name="ObjectShortName">PHYCTL_CMD_FIFO[39:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/IODELAY_GRP">
         <obj_property name="ElementShortName">IODELAY_GRP[87:0]</obj_property>
         <obj_property name="ObjectShortName">IODELAY_GRP[87:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/MASTER_PHY_CTL">
         <obj_property name="ElementShortName">MASTER_PHY_CTL[31:0]</obj_property>
         <obj_property name="ObjectShortName">MASTER_PHY_CTL[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/CLK_PERIOD">
         <obj_property name="ElementShortName">CLK_PERIOD[31:0]</obj_property>
         <obj_property name="ObjectShortName">CLK_PERIOD[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/nCL">
         <obj_property name="ElementShortName">nCL[31:0]</obj_property>
         <obj_property name="ObjectShortName">nCL[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/phy/nCWL">
         <obj_property name="ElementShortName">nCWL[31:0]</obj_property>
         <obj_property name="ObjectShortName">nCWL[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group515">
      <obj_property name="label">mem_ctl_top</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="group" fp_name="group4685">
         <obj_property name="label">top</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="group1568">
            <obj_property name="label">wdfifo</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/wdf/clk">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/wdf/rst">
               <obj_property name="ElementShortName">rst</obj_property>
               <obj_property name="ObjectShortName">rst</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/wdf/din">
               <obj_property name="ElementShortName">din[511:0]</obj_property>
               <obj_property name="ObjectShortName">din[511:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/wdf/wr_en">
               <obj_property name="ElementShortName">wr_en</obj_property>
               <obj_property name="ObjectShortName">wr_en</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/wdf/rd_en">
               <obj_property name="ElementShortName">rd_en</obj_property>
               <obj_property name="ObjectShortName">rd_en</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/wdf/dout">
               <obj_property name="ElementShortName">dout[511:0]</obj_property>
               <obj_property name="ObjectShortName">dout[511:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/wdf/full">
               <obj_property name="ElementShortName">full</obj_property>
               <obj_property name="ObjectShortName">full</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/wdf/empty">
               <obj_property name="ElementShortName">empty</obj_property>
               <obj_property name="ObjectShortName">empty</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/clk">
            <obj_property name="ElementShortName">clk</obj_property>
            <obj_property name="ObjectShortName">clk</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/rst">
            <obj_property name="ElementShortName">rst</obj_property>
            <obj_property name="ObjectShortName">rst</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/init_calib_complete">
            <obj_property name="ElementShortName">init_calib_complete</obj_property>
            <obj_property name="ObjectShortName">init_calib_complete</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_ACLK">
            <obj_property name="ElementShortName">S_AXI_ACLK</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ACLK</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_ARESETN">
            <obj_property name="ElementShortName">S_AXI_ARESETN</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARESETN</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_AWID">
            <obj_property name="ElementShortName">S_AXI_AWID[5:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWID[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_AWADDR">
            <obj_property name="ElementShortName">S_AXI_AWADDR[31:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWADDR[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_AWLEN">
            <obj_property name="ElementShortName">S_AXI_AWLEN[7:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWLEN[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_AWSIZE">
            <obj_property name="ElementShortName">S_AXI_AWSIZE[2:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWSIZE[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_AWBURST">
            <obj_property name="ElementShortName">S_AXI_AWBURST[1:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWBURST[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_AWLOCK">
            <obj_property name="ElementShortName">S_AXI_AWLOCK</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWLOCK</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_AWCACHE">
            <obj_property name="ElementShortName">S_AXI_AWCACHE[3:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWCACHE[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_AWPROT">
            <obj_property name="ElementShortName">S_AXI_AWPROT[2:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWPROT[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_AWQOS">
            <obj_property name="ElementShortName">S_AXI_AWQOS[3:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWQOS[3:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_AWVALID">
            <obj_property name="ElementShortName">S_AXI_AWVALID</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWVALID</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_AWREADY">
            <obj_property name="ElementShortName">S_AXI_AWREADY</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWREADY</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_WDATA">
            <obj_property name="ElementShortName">S_AXI_WDATA[63:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WDATA[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_WSTRB">
            <obj_property name="ElementShortName">S_AXI_WSTRB[7:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WSTRB[7:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_WLAST">
            <obj_property name="ElementShortName">S_AXI_WLAST</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WLAST</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_WVALID">
            <obj_property name="ElementShortName">S_AXI_WVALID</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WVALID</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_WREADY">
            <obj_property name="ElementShortName">S_AXI_WREADY</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WREADY</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_BID">
            <obj_property name="ElementShortName">S_AXI_BID[5:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_BID[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_BRESP">
            <obj_property name="ElementShortName">S_AXI_BRESP[1:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_BRESP[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_BVALID">
            <obj_property name="ElementShortName">S_AXI_BVALID</obj_property>
            <obj_property name="ObjectShortName">S_AXI_BVALID</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_BREADY">
            <obj_property name="ElementShortName">S_AXI_BREADY</obj_property>
            <obj_property name="ObjectShortName">S_AXI_BREADY</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_ARID">
            <obj_property name="ElementShortName">S_AXI_ARID[5:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARID[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_ARADDR">
            <obj_property name="ElementShortName">S_AXI_ARADDR[31:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARADDR[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_ARLEN">
            <obj_property name="ElementShortName">S_AXI_ARLEN[7:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARLEN[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_ARSIZE">
            <obj_property name="ElementShortName">S_AXI_ARSIZE[2:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARSIZE[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_ARBURST">
            <obj_property name="ElementShortName">S_AXI_ARBURST[1:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARBURST[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_ARLOCK">
            <obj_property name="ElementShortName">S_AXI_ARLOCK</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARLOCK</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_ARCACHE">
            <obj_property name="ElementShortName">S_AXI_ARCACHE[3:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARCACHE[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_ARPROT">
            <obj_property name="ElementShortName">S_AXI_ARPROT[2:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARPROT[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_ARQOS">
            <obj_property name="ElementShortName">S_AXI_ARQOS[3:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARQOS[3:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_ARVALID">
            <obj_property name="ElementShortName">S_AXI_ARVALID</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARVALID</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_ARREADY">
            <obj_property name="ElementShortName">S_AXI_ARREADY</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARREADY</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_RID">
            <obj_property name="ElementShortName">S_AXI_RID[5:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_RID[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_RDATA">
            <obj_property name="ElementShortName">S_AXI_RDATA[63:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_RDATA[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_RRESP">
            <obj_property name="ElementShortName">S_AXI_RRESP[1:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_RRESP[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_RLAST">
            <obj_property name="ElementShortName">S_AXI_RLAST</obj_property>
            <obj_property name="ObjectShortName">S_AXI_RLAST</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_RVALID">
            <obj_property name="ElementShortName">S_AXI_RVALID</obj_property>
            <obj_property name="ObjectShortName">S_AXI_RVALID</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/S_AXI_RREADY">
            <obj_property name="ElementShortName">S_AXI_RREADY</obj_property>
            <obj_property name="ObjectShortName">S_AXI_RREADY</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imo_req_valid">
            <obj_property name="ElementShortName">imo_req_valid</obj_property>
            <obj_property name="ObjectShortName">imo_req_valid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imo_req_ack">
            <obj_property name="ElementShortName">imo_req_ack</obj_property>
            <obj_property name="ObjectShortName">imo_req_ack</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imo_req_inst">
            <obj_property name="ElementShortName">imo_req_inst[127:0]</obj_property>
            <obj_property name="ObjectShortName">imo_req_inst[127:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imo_resp_data">
            <obj_property name="ElementShortName">imo_resp_data[511:0]</obj_property>
            <obj_property name="ObjectShortName">imo_resp_data[511:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imo_resp_valid">
            <obj_property name="ElementShortName">imo_resp_valid</obj_property>
            <obj_property name="ObjectShortName">imo_resp_valid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_ras_n">
            <obj_property name="ElementShortName">mc_ras_n[3:0]</obj_property>
            <obj_property name="ObjectShortName">mc_ras_n[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_cas_n">
            <obj_property name="ElementShortName">mc_cas_n[3:0]</obj_property>
            <obj_property name="ObjectShortName">mc_cas_n[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_we_n">
            <obj_property name="ElementShortName">mc_we_n[3:0]</obj_property>
            <obj_property name="ObjectShortName">mc_we_n[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_address">
            <obj_property name="ElementShortName">mc_address[55:0]</obj_property>
            <obj_property name="ObjectShortName">mc_address[55:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_bank">
            <obj_property name="ElementShortName">mc_bank[11:0]</obj_property>
            <obj_property name="ObjectShortName">mc_bank[11:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_cs_n">
            <obj_property name="ElementShortName">mc_cs_n[3:0]</obj_property>
            <obj_property name="ObjectShortName">mc_cs_n[3:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/mc_reset_n">
            <obj_property name="ElementShortName">mc_reset_n</obj_property>
            <obj_property name="ObjectShortName">mc_reset_n</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_odt">
            <obj_property name="ElementShortName">mc_odt[1:0]</obj_property>
            <obj_property name="ObjectShortName">mc_odt[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_cke">
            <obj_property name="ElementShortName">mc_cke[3:0]</obj_property>
            <obj_property name="ObjectShortName">mc_cke[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_aux_out0">
            <obj_property name="ElementShortName">mc_aux_out0[3:0]</obj_property>
            <obj_property name="ObjectShortName">mc_aux_out0[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_aux_out1">
            <obj_property name="ElementShortName">mc_aux_out1[3:0]</obj_property>
            <obj_property name="ObjectShortName">mc_aux_out1[3:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/mc_cmd_wren">
            <obj_property name="ElementShortName">mc_cmd_wren</obj_property>
            <obj_property name="ObjectShortName">mc_cmd_wren</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/mc_ctl_wren">
            <obj_property name="ElementShortName">mc_ctl_wren</obj_property>
            <obj_property name="ObjectShortName">mc_ctl_wren</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_cmd">
            <obj_property name="ElementShortName">mc_cmd[2:0]</obj_property>
            <obj_property name="ObjectShortName">mc_cmd[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_cas_slot">
            <obj_property name="ElementShortName">mc_cas_slot[1:0]</obj_property>
            <obj_property name="ObjectShortName">mc_cas_slot[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_data_offset">
            <obj_property name="ElementShortName">mc_data_offset[5:0]</obj_property>
            <obj_property name="ObjectShortName">mc_data_offset[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_data_offset_1">
            <obj_property name="ElementShortName">mc_data_offset_1[5:0]</obj_property>
            <obj_property name="ObjectShortName">mc_data_offset_1[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_data_offset_2">
            <obj_property name="ElementShortName">mc_data_offset_2[5:0]</obj_property>
            <obj_property name="ObjectShortName">mc_data_offset_2[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_rank_cnt">
            <obj_property name="ElementShortName">mc_rank_cnt[1:0]</obj_property>
            <obj_property name="ObjectShortName">mc_rank_cnt[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/mc_wrdata_en">
            <obj_property name="ElementShortName">mc_wrdata_en</obj_property>
            <obj_property name="ObjectShortName">mc_wrdata_en</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_wrdata">
            <obj_property name="ElementShortName">mc_wrdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">mc_wrdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/mc_wrdata_mask">
            <obj_property name="ElementShortName">mc_wrdata_mask[63:0]</obj_property>
            <obj_property name="ObjectShortName">mc_wrdata_mask[63:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/idle">
            <obj_property name="ElementShortName">idle</obj_property>
            <obj_property name="ObjectShortName">idle</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_mc_ctl_full">
            <obj_property name="ElementShortName">phy_mc_ctl_full</obj_property>
            <obj_property name="ObjectShortName">phy_mc_ctl_full</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_mc_cmd_full">
            <obj_property name="ElementShortName">phy_mc_cmd_full</obj_property>
            <obj_property name="ObjectShortName">phy_mc_cmd_full</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_mc_data_full">
            <obj_property name="ElementShortName">phy_mc_data_full</obj_property>
            <obj_property name="ObjectShortName">phy_mc_data_full</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/calib_rd_data_offset_0">
            <obj_property name="ElementShortName">calib_rd_data_offset_0[5:0]</obj_property>
            <obj_property name="ObjectShortName">calib_rd_data_offset_0[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/calib_rd_data_offset_1">
            <obj_property name="ElementShortName">calib_rd_data_offset_1[5:0]</obj_property>
            <obj_property name="ObjectShortName">calib_rd_data_offset_1[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/calib_rd_data_offset_2">
            <obj_property name="ElementShortName">calib_rd_data_offset_2[5:0]</obj_property>
            <obj_property name="ObjectShortName">calib_rd_data_offset_2[5:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_rddata_valid">
            <obj_property name="ElementShortName">phy_rddata_valid</obj_property>
            <obj_property name="ObjectShortName">phy_rddata_valid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_rd_flag">
            <obj_property name="ElementShortName">phy_rd_flag[5:0]</obj_property>
            <obj_property name="ObjectShortName">phy_rd_flag[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_rd_data">
            <obj_property name="ElementShortName">phy_rd_data[511:0]</obj_property>
            <obj_property name="ObjectShortName">phy_rd_data[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd_phy_cmd">
            <obj_property name="ElementShortName">scd_phy_cmd[27:0]</obj_property>
            <obj_property name="ObjectShortName">scd_phy_cmd[27:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd_phy_row">
            <obj_property name="ElementShortName">scd_phy_row[55:0]</obj_property>
            <obj_property name="ObjectShortName">scd_phy_row[55:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd_phy_bank">
            <obj_property name="ElementShortName">scd_phy_bank[11:0]</obj_property>
            <obj_property name="ObjectShortName">scd_phy_bank[11:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd_phy_col">
            <obj_property name="ElementShortName">scd_phy_col[39:0]</obj_property>
            <obj_property name="ObjectShortName">scd_phy_col[39:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/wd_fifo_rden">
            <obj_property name="ElementShortName">wd_fifo_rden</obj_property>
            <obj_property name="ObjectShortName">wd_fifo_rden</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/arb_axi_rack">
            <obj_property name="ElementShortName">arb_axi_rack</obj_property>
            <obj_property name="ObjectShortName">arb_axi_rack</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/arb_axi_wack">
            <obj_property name="ElementShortName">arb_axi_wack</obj_property>
            <obj_property name="ObjectShortName">arb_axi_wack</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/axi_arb_rden">
            <obj_property name="ElementShortName">axi_arb_rden</obj_property>
            <obj_property name="ObjectShortName">axi_arb_rden</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/axi_arb_wren">
            <obj_property name="ElementShortName">axi_arb_wren</obj_property>
            <obj_property name="ObjectShortName">axi_arb_wren</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/axi_arb_rdaddr">
            <obj_property name="ElementShortName">axi_arb_rdaddr[29:0]</obj_property>
            <obj_property name="ObjectShortName">axi_arb_rdaddr[29:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/axi_arb_wraddr">
            <obj_property name="ElementShortName">axi_arb_wraddr[29:0]</obj_property>
            <obj_property name="ObjectShortName">axi_arb_wraddr[29:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/axi_arb_wrdata">
            <obj_property name="ElementShortName">axi_arb_wrdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">axi_arb_wrdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/axi_arb_wrdata_mask">
            <obj_property name="ElementShortName">axi_arb_wrdata_mask[63:0]</obj_property>
            <obj_property name="ObjectShortName">axi_arb_wrdata_mask[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imo_arb_cmd">
            <obj_property name="ElementShortName">imo_arb_cmd[6:0]</obj_property>
            <obj_property name="ObjectShortName">imo_arb_cmd[6:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imo_arb_valid">
            <obj_property name="ElementShortName">imo_arb_valid</obj_property>
            <obj_property name="ObjectShortName">imo_arb_valid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imo_arb_addr">
            <obj_property name="ElementShortName">imo_arb_addr[59:0]</obj_property>
            <obj_property name="ObjectShortName">imo_arb_addr[59:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imo_arb_ack">
            <obj_property name="ElementShortName">imo_arb_ack</obj_property>
            <obj_property name="ObjectShortName">imo_arb_ack</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc_arb_cmd">
            <obj_property name="ElementShortName">poc_arb_cmd[6:0]</obj_property>
            <obj_property name="ObjectShortName">poc_arb_cmd[6:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc_arb_valid">
            <obj_property name="ElementShortName">poc_arb_valid</obj_property>
            <obj_property name="ObjectShortName">poc_arb_valid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc_arb_addr">
            <obj_property name="ElementShortName">poc_arb_addr[59:0]</obj_property>
            <obj_property name="ObjectShortName">poc_arb_addr[59:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc_arb_ack">
            <obj_property name="ElementShortName">poc_arb_ack</obj_property>
            <obj_property name="ObjectShortName">poc_arb_ack</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/cr_waddr">
            <obj_property name="ElementShortName">cr_waddr[3:0]</obj_property>
            <obj_property name="ObjectShortName">cr_waddr[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/cr_wdata">
            <obj_property name="ElementShortName">cr_wdata[31:0]</obj_property>
            <obj_property name="ObjectShortName">cr_wdata[31:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/cr_wvalid">
            <obj_property name="ElementShortName">cr_wvalid</obj_property>
            <obj_property name="ObjectShortName">cr_wvalid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/rc_t1">
            <obj_property name="ElementShortName">rc_t1[3:0]</obj_property>
            <obj_property name="ObjectShortName">rc_t1[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/rc_t2">
            <obj_property name="ElementShortName">rc_t2[3:0]</obj_property>
            <obj_property name="ObjectShortName">rc_t2[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/rlrd_t1">
            <obj_property name="ElementShortName">rlrd_t1[3:0]</obj_property>
            <obj_property name="ObjectShortName">rlrd_t1[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/rng_prd">
            <obj_property name="ElementShortName">rng_prd[31:0]</obj_property>
            <obj_property name="ObjectShortName">rng_prd[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/rng_addr">
            <obj_property name="ElementShortName">rng_addr[29:0]</obj_property>
            <obj_property name="ObjectShortName">rng_addr[29:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/rng_idx1">
            <obj_property name="ElementShortName">rng_idx1[8:0]</obj_property>
            <obj_property name="ObjectShortName">rng_idx1[8:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/rng_idx2">
            <obj_property name="ElementShortName">rng_idx2[8:0]</obj_property>
            <obj_property name="ObjectShortName">rng_idx2[8:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/rng_bits">
            <obj_property name="ElementShortName">rng_bits[1:0]</obj_property>
            <obj_property name="ObjectShortName">rng_bits[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/rng_valid">
            <obj_property name="ElementShortName">rng_valid</obj_property>
            <obj_property name="ObjectShortName">rng_valid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/rng_fifo_full">
            <obj_property name="ElementShortName">rng_fifo_full</obj_property>
            <obj_property name="ObjectShortName">rng_fifo_full</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd_rd_en">
            <obj_property name="ElementShortName">scd_rd_en</obj_property>
            <obj_property name="ObjectShortName">scd_rd_en</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd_rd_flag">
            <obj_property name="ElementShortName">scd_rd_flag[5:0]</obj_property>
            <obj_property name="ObjectShortName">scd_rd_flag[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_rd_flag">
            <obj_property name="ElementShortName">phy_rd_flag[5:0]</obj_property>
            <obj_property name="ObjectShortName">phy_rd_flag[5:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/rmf/clk">
            <obj_property name="ElementShortName">clk</obj_property>
            <obj_property name="ObjectShortName">clk</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/rmf/srst">
            <obj_property name="ElementShortName">srst</obj_property>
            <obj_property name="ObjectShortName">srst</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/rmf/din">
            <obj_property name="ElementShortName">din[5:0]</obj_property>
            <obj_property name="ObjectShortName">din[5:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/rmf/wr_en">
            <obj_property name="ElementShortName">wr_en</obj_property>
            <obj_property name="ObjectShortName">wr_en</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/rmf/rd_en">
            <obj_property name="ElementShortName">rd_en</obj_property>
            <obj_property name="ObjectShortName">rd_en</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/rmf/dout">
            <obj_property name="ElementShortName">dout[5:0]</obj_property>
            <obj_property name="ObjectShortName">dout[5:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/rmf/full">
            <obj_property name="ElementShortName">full</obj_property>
            <obj_property name="ObjectShortName">full</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/rmf/empty">
            <obj_property name="ElementShortName">empty</obj_property>
            <obj_property name="ObjectShortName">empty</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group3750">
         <obj_property name="label">axicc</obj_property>
         <obj_property name="DisplayName">label</obj_property>
      </wvobject>
      <wvobject type="group" fp_name="group1128">
         <obj_property name="label">axitomc</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/arb_wack">
            <obj_property name="ElementShortName">arb_wack</obj_property>
            <obj_property name="ObjectShortName">arb_wack</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/arb_rack">
            <obj_property name="ElementShortName">arb_rack</obj_property>
            <obj_property name="ObjectShortName">arb_rack</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/arb_rddata">
            <obj_property name="ElementShortName">arb_rddata[511:0]</obj_property>
            <obj_property name="ObjectShortName">arb_rddata[511:0]</obj_property>
            <obj_property name="Radix">HEXRADIX</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/arb_wrdata">
            <obj_property name="ElementShortName">arb_wrdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">arb_wrdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/arb_wrdata_mask">
            <obj_property name="ElementShortName">arb_wrdata_mask[63:0]</obj_property>
            <obj_property name="ObjectShortName">arb_wrdata_mask[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/arb_rdaddr">
            <obj_property name="ElementShortName">arb_rdaddr[29:0]</obj_property>
            <obj_property name="ObjectShortName">arb_rdaddr[29:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/arb_wraddr">
            <obj_property name="ElementShortName">arb_wraddr[29:0]</obj_property>
            <obj_property name="ObjectShortName">arb_wraddr[29:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/ar_transaction_ctr">
            <obj_property name="ElementShortName">ar_transaction_ctr[39:0]</obj_property>
            <obj_property name="ObjectShortName">ar_transaction_ctr[39:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/r_transaction_ctr">
            <obj_property name="ElementShortName">r_transaction_ctr[39:0]</obj_property>
            <obj_property name="ObjectShortName">r_transaction_ctr[39:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/arb_wren">
            <obj_property name="ElementShortName">arb_wren</obj_property>
            <obj_property name="ObjectShortName">arb_wren</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/arb_rden">
            <obj_property name="ElementShortName">arb_rden</obj_property>
            <obj_property name="ObjectShortName">arb_rden</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/arb_rdvalid">
            <obj_property name="ElementShortName">arb_rdvalid</obj_property>
            <obj_property name="ObjectShortName">arb_rdvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_ARESETN">
            <obj_property name="ElementShortName">S_AXI_ARESETN</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARESETN</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_AWID">
            <obj_property name="ElementShortName">S_AXI_AWID[5:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWID[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_AWADDR">
            <obj_property name="ElementShortName">S_AXI_AWADDR[31:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWADDR[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_AWLEN">
            <obj_property name="ElementShortName">S_AXI_AWLEN[7:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWLEN[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_AWSIZE">
            <obj_property name="ElementShortName">S_AXI_AWSIZE[2:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWSIZE[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_AWBURST">
            <obj_property name="ElementShortName">S_AXI_AWBURST[1:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWBURST[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_AWLOCK">
            <obj_property name="ElementShortName">S_AXI_AWLOCK</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWLOCK</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_AWCACHE">
            <obj_property name="ElementShortName">S_AXI_AWCACHE[3:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWCACHE[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_AWPROT">
            <obj_property name="ElementShortName">S_AXI_AWPROT[2:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWPROT[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_AWQOS">
            <obj_property name="ElementShortName">S_AXI_AWQOS[3:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWQOS[3:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_AWVALID">
            <obj_property name="ElementShortName">S_AXI_AWVALID</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWVALID</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_AWREADY">
            <obj_property name="ElementShortName">S_AXI_AWREADY</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWREADY</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_WDATA">
            <obj_property name="ElementShortName">S_AXI_WDATA[63:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WDATA[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_WSTRB">
            <obj_property name="ElementShortName">S_AXI_WSTRB[7:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WSTRB[7:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_WREADY">
            <obj_property name="ElementShortName">S_AXI_WREADY</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WREADY</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_WLAST">
            <obj_property name="ElementShortName">S_AXI_WLAST</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WLAST</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_WVALID">
            <obj_property name="ElementShortName">S_AXI_WVALID</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WVALID</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_BID">
            <obj_property name="ElementShortName">S_AXI_BID[5:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_BID[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_BRESP">
            <obj_property name="ElementShortName">S_AXI_BRESP[1:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_BRESP[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_BVALID">
            <obj_property name="ElementShortName">S_AXI_BVALID</obj_property>
            <obj_property name="ObjectShortName">S_AXI_BVALID</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_BREADY">
            <obj_property name="ElementShortName">S_AXI_BREADY</obj_property>
            <obj_property name="ObjectShortName">S_AXI_BREADY</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_ARID">
            <obj_property name="ElementShortName">S_AXI_ARID[5:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARID[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_ARADDR">
            <obj_property name="ElementShortName">S_AXI_ARADDR[31:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARADDR[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_ARLEN">
            <obj_property name="ElementShortName">S_AXI_ARLEN[7:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARLEN[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_ARSIZE">
            <obj_property name="ElementShortName">S_AXI_ARSIZE[2:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARSIZE[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_ARBURST">
            <obj_property name="ElementShortName">S_AXI_ARBURST[1:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARBURST[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_ARLOCK">
            <obj_property name="ElementShortName">S_AXI_ARLOCK</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARLOCK</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_ARCACHE">
            <obj_property name="ElementShortName">S_AXI_ARCACHE[3:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARCACHE[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_ARPROT">
            <obj_property name="ElementShortName">S_AXI_ARPROT[2:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARPROT[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_ARQOS">
            <obj_property name="ElementShortName">S_AXI_ARQOS[3:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARQOS[3:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_ARVALID">
            <obj_property name="ElementShortName">S_AXI_ARVALID</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARVALID</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_ARREADY">
            <obj_property name="ElementShortName">S_AXI_ARREADY</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARREADY</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_RID">
            <obj_property name="ElementShortName">S_AXI_RID[5:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_RID[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_RDATA">
            <obj_property name="ElementShortName">S_AXI_RDATA[63:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_RDATA[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_RRESP">
            <obj_property name="ElementShortName">S_AXI_RRESP[1:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_RRESP[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_RLAST">
            <obj_property name="ElementShortName">S_AXI_RLAST</obj_property>
            <obj_property name="ObjectShortName">S_AXI_RLAST</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_RVALID">
            <obj_property name="ElementShortName">S_AXI_RVALID</obj_property>
            <obj_property name="ObjectShortName">S_AXI_RVALID</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_RREADY">
            <obj_property name="ElementShortName">S_AXI_RREADY</obj_property>
            <obj_property name="ObjectShortName">S_AXI_RREADY</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/r_state_r">
            <obj_property name="ElementShortName">r_state_r[3:0]</obj_property>
            <obj_property name="ObjectShortName">r_state_r[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/r_state_ns">
            <obj_property name="ElementShortName">r_state_ns[3:0]</obj_property>
            <obj_property name="ObjectShortName">r_state_ns[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/arlen_r">
            <obj_property name="ElementShortName">arlen_r[7:0]</obj_property>
            <obj_property name="ObjectShortName">arlen_r[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/arlen_ns">
            <obj_property name="ElementShortName">arlen_ns[7:0]</obj_property>
            <obj_property name="ObjectShortName">arlen_ns[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/araddr_r">
            <obj_property name="ElementShortName">araddr_r[31:0]</obj_property>
            <obj_property name="ObjectShortName">araddr_r[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/araddr_ns">
            <obj_property name="ElementShortName">araddr_ns[31:0]</obj_property>
            <obj_property name="ObjectShortName">araddr_ns[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/arid_r">
            <obj_property name="ElementShortName">arid_r[5:0]</obj_property>
            <obj_property name="ObjectShortName">arid_r[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/arid_ns">
            <obj_property name="ElementShortName">arid_ns[5:0]</obj_property>
            <obj_property name="ObjectShortName">arid_ns[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/r_burst_offset_r">
            <obj_property name="ElementShortName">r_burst_offset_r[8:0]</obj_property>
            <obj_property name="ObjectShortName">r_burst_offset_r[8:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/r_burst_offset_ns">
            <obj_property name="ElementShortName">r_burst_offset_ns[8:0]</obj_property>
            <obj_property name="ObjectShortName">r_burst_offset_ns[8:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/rddata_r">
            <obj_property name="ElementShortName">rddata_r[511:0]</obj_property>
            <obj_property name="ObjectShortName">rddata_r[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/rddata_ns">
            <obj_property name="ElementShortName">rddata_ns[511:0]</obj_property>
            <obj_property name="ObjectShortName">rddata_ns[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/w_state_r">
            <obj_property name="ElementShortName">w_state_r[3:0]</obj_property>
            <obj_property name="ObjectShortName">w_state_r[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/w_state_ns">
            <obj_property name="ElementShortName">w_state_ns[3:0]</obj_property>
            <obj_property name="ObjectShortName">w_state_ns[3:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/bvalid_r">
            <obj_property name="ElementShortName">bvalid_r</obj_property>
            <obj_property name="ObjectShortName">bvalid_r</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/bvalid_ns">
            <obj_property name="ElementShortName">bvalid_ns</obj_property>
            <obj_property name="ObjectShortName">bvalid_ns</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/awlen_r">
            <obj_property name="ElementShortName">awlen_r[7:0]</obj_property>
            <obj_property name="ObjectShortName">awlen_r[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/awlen_ns">
            <obj_property name="ElementShortName">awlen_ns[7:0]</obj_property>
            <obj_property name="ObjectShortName">awlen_ns[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/awaddr_r">
            <obj_property name="ElementShortName">awaddr_r[31:0]</obj_property>
            <obj_property name="ObjectShortName">awaddr_r[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/awaddr_ns">
            <obj_property name="ElementShortName">awaddr_ns[31:0]</obj_property>
            <obj_property name="ObjectShortName">awaddr_ns[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/awid_r">
            <obj_property name="ElementShortName">awid_r[5:0]</obj_property>
            <obj_property name="ObjectShortName">awid_r[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/awid_ns">
            <obj_property name="ElementShortName">awid_ns[5:0]</obj_property>
            <obj_property name="ObjectShortName">awid_ns[5:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_ACLK">
            <obj_property name="ElementShortName">S_AXI_ACLK</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ACLK</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_WLAST">
            <obj_property name="ElementShortName">S_AXI_WLAST</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WLAST</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_WVALID">
            <obj_property name="ElementShortName">S_AXI_WVALID</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WVALID</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_WREADY">
            <obj_property name="ElementShortName">S_AXI_WREADY</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WREADY</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/w_burst_offset_r">
            <obj_property name="ElementShortName">w_burst_offset_r[8:0]</obj_property>
            <obj_property name="ObjectShortName">w_burst_offset_r[8:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/w_burst_offset_ns">
            <obj_property name="ElementShortName">w_burst_offset_ns[8:0]</obj_property>
            <obj_property name="ObjectShortName">w_burst_offset_ns[8:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/wrdata_r">
            <obj_property name="ElementShortName">wrdata_r[511:0]</obj_property>
            <obj_property name="ObjectShortName">wrdata_r[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/wrdata_ns">
            <obj_property name="ElementShortName">wrdata_ns[511:0]</obj_property>
            <obj_property name="ObjectShortName">wrdata_ns[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/wrdata_mask_r">
            <obj_property name="ElementShortName">wrdata_mask_r[63:0]</obj_property>
            <obj_property name="ObjectShortName">wrdata_mask_r[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/wrdata_mask_ns">
            <obj_property name="ElementShortName">wrdata_mask_ns[63:0]</obj_property>
            <obj_property name="ObjectShortName">wrdata_mask_ns[63:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/S_AXI_WID">
            <obj_property name="ElementShortName">S_AXI_WID</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WID</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/C_S_AXI_ID_WIDTH">
            <obj_property name="ElementShortName">C_S_AXI_ID_WIDTH[31:0]</obj_property>
            <obj_property name="ObjectShortName">C_S_AXI_ID_WIDTH[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/C_S_AXI_DATA_WIDTH">
            <obj_property name="ElementShortName">C_S_AXI_DATA_WIDTH[31:0]</obj_property>
            <obj_property name="ObjectShortName">C_S_AXI_DATA_WIDTH[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/C_S_AXI_ADDR_WIDTH">
            <obj_property name="ElementShortName">C_S_AXI_ADDR_WIDTH[31:0]</obj_property>
            <obj_property name="ObjectShortName">C_S_AXI_ADDR_WIDTH[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/AW">
            <obj_property name="ElementShortName">AW[31:0]</obj_property>
            <obj_property name="ObjectShortName">AW[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/DW">
            <obj_property name="ElementShortName">DW[31:0]</obj_property>
            <obj_property name="ObjectShortName">DW[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/IW">
            <obj_property name="ElementShortName">IW[31:0]</obj_property>
            <obj_property name="ObjectShortName">IW[31:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/amc/OPT_NARROW_BURST">
            <obj_property name="ElementShortName">OPT_NARROW_BURST</obj_property>
            <obj_property name="ObjectShortName">OPT_NARROW_BURST</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/R_IDLE_S">
            <obj_property name="ElementShortName">R_IDLE_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">R_IDLE_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/R_REQ_S">
            <obj_property name="ElementShortName">R_REQ_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">R_REQ_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/R_WAIT_S">
            <obj_property name="ElementShortName">R_WAIT_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">R_WAIT_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/R_RESP_S">
            <obj_property name="ElementShortName">R_RESP_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">R_RESP_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/W_IDLE_S">
            <obj_property name="ElementShortName">W_IDLE_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">W_IDLE_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/W_ACC_S">
            <obj_property name="ElementShortName">W_ACC_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">W_ACC_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/W_REQ_S">
            <obj_property name="ElementShortName">W_REQ_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">W_REQ_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/amc/W_RESP_S">
            <obj_property name="ElementShortName">W_RESP_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">W_RESP_S[31:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group692">
         <obj_property name="label">phy_conv</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/clk">
            <obj_property name="ElementShortName">clk</obj_property>
            <obj_property name="ObjectShortName">clk</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/rst">
            <obj_property name="ElementShortName">rst</obj_property>
            <obj_property name="ObjectShortName">rst</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/init_calib_complete">
            <obj_property name="ElementShortName">init_calib_complete</obj_property>
            <obj_property name="ObjectShortName">init_calib_complete</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/scd_cmd">
            <obj_property name="ElementShortName">scd_cmd[27:0]</obj_property>
            <obj_property name="ObjectShortName">scd_cmd[27:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/scd_row">
            <obj_property name="ElementShortName">scd_row[55:0]</obj_property>
            <obj_property name="ObjectShortName">scd_row[55:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/scd_bank">
            <obj_property name="ElementShortName">scd_bank[11:0]</obj_property>
            <obj_property name="ObjectShortName">scd_bank[11:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/scd_col">
            <obj_property name="ElementShortName">scd_col[39:0]</obj_property>
            <obj_property name="ObjectShortName">scd_col[39:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_ras_n">
            <obj_property name="ElementShortName">mc_ras_n[3:0]</obj_property>
            <obj_property name="ObjectShortName">mc_ras_n[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_cas_n">
            <obj_property name="ElementShortName">mc_cas_n[3:0]</obj_property>
            <obj_property name="ObjectShortName">mc_cas_n[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_we_n">
            <obj_property name="ElementShortName">mc_we_n[3:0]</obj_property>
            <obj_property name="ObjectShortName">mc_we_n[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_address">
            <obj_property name="ElementShortName">mc_address[55:0]</obj_property>
            <obj_property name="ObjectShortName">mc_address[55:0]</obj_property>
            <obj_property name="Radix">BINARYRADIX</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_bank">
            <obj_property name="ElementShortName">mc_bank[11:0]</obj_property>
            <obj_property name="ObjectShortName">mc_bank[11:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_cs_n">
            <obj_property name="ElementShortName">mc_cs_n[3:0]</obj_property>
            <obj_property name="ObjectShortName">mc_cs_n[3:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_reset_n">
            <obj_property name="ElementShortName">mc_reset_n</obj_property>
            <obj_property name="ObjectShortName">mc_reset_n</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_odt">
            <obj_property name="ElementShortName">mc_odt[1:0]</obj_property>
            <obj_property name="ObjectShortName">mc_odt[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_cke">
            <obj_property name="ElementShortName">mc_cke[3:0]</obj_property>
            <obj_property name="ObjectShortName">mc_cke[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_aux_out0">
            <obj_property name="ElementShortName">mc_aux_out0[3:0]</obj_property>
            <obj_property name="ObjectShortName">mc_aux_out0[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_aux_out1">
            <obj_property name="ElementShortName">mc_aux_out1[3:0]</obj_property>
            <obj_property name="ObjectShortName">mc_aux_out1[3:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_cmd_wren">
            <obj_property name="ElementShortName">mc_cmd_wren</obj_property>
            <obj_property name="ObjectShortName">mc_cmd_wren</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_ctl_wren">
            <obj_property name="ElementShortName">mc_ctl_wren</obj_property>
            <obj_property name="ObjectShortName">mc_ctl_wren</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_cmd">
            <obj_property name="ElementShortName">mc_cmd[2:0]</obj_property>
            <obj_property name="ObjectShortName">mc_cmd[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_cas_slot">
            <obj_property name="ElementShortName">mc_cas_slot[1:0]</obj_property>
            <obj_property name="ObjectShortName">mc_cas_slot[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_data_offset">
            <obj_property name="ElementShortName">mc_data_offset[5:0]</obj_property>
            <obj_property name="ObjectShortName">mc_data_offset[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_data_offset_1">
            <obj_property name="ElementShortName">mc_data_offset_1[5:0]</obj_property>
            <obj_property name="ObjectShortName">mc_data_offset_1[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_data_offset_2">
            <obj_property name="ElementShortName">mc_data_offset_2[5:0]</obj_property>
            <obj_property name="ObjectShortName">mc_data_offset_2[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_rank_cnt">
            <obj_property name="ElementShortName">mc_rank_cnt[1:0]</obj_property>
            <obj_property name="ObjectShortName">mc_rank_cnt[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_wrdata_en">
            <obj_property name="ElementShortName">mc_wrdata_en</obj_property>
            <obj_property name="ObjectShortName">mc_wrdata_en</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/idle">
            <obj_property name="ElementShortName">idle</obj_property>
            <obj_property name="ObjectShortName">idle</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/phy_mc_ctl_full">
            <obj_property name="ElementShortName">phy_mc_ctl_full</obj_property>
            <obj_property name="ObjectShortName">phy_mc_ctl_full</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/phy_mc_cmd_full">
            <obj_property name="ElementShortName">phy_mc_cmd_full</obj_property>
            <obj_property name="ObjectShortName">phy_mc_cmd_full</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/phy_mc_data_full">
            <obj_property name="ElementShortName">phy_mc_data_full</obj_property>
            <obj_property name="ObjectShortName">phy_mc_data_full</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/calib_rd_data_offset_0">
            <obj_property name="ElementShortName">calib_rd_data_offset_0[5:0]</obj_property>
            <obj_property name="ObjectShortName">calib_rd_data_offset_0[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/calib_rd_data_offset_1">
            <obj_property name="ElementShortName">calib_rd_data_offset_1[5:0]</obj_property>
            <obj_property name="ObjectShortName">calib_rd_data_offset_1[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/calib_rd_data_offset_2">
            <obj_property name="ElementShortName">calib_rd_data_offset_2[5:0]</obj_property>
            <obj_property name="ObjectShortName">calib_rd_data_offset_2[5:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/wd_fifo_rden">
            <obj_property name="ElementShortName">wd_fifo_rden</obj_property>
            <obj_property name="ObjectShortName">wd_fifo_rden</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_wrdata_en_ns">
            <obj_property name="ElementShortName">mc_wrdata_en_ns</obj_property>
            <obj_property name="ObjectShortName">mc_wrdata_en_ns</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/wrdata_en_s1">
            <obj_property name="ElementShortName">wrdata_en_s1</obj_property>
            <obj_property name="ObjectShortName">wrdata_en_s1</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/wrdata_en_s2">
            <obj_property name="ElementShortName">wrdata_en_s2</obj_property>
            <obj_property name="ObjectShortName">wrdata_en_s2</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/scd_cmd_r">
            <obj_property name="ElementShortName">scd_cmd_r[27:0]</obj_property>
            <obj_property name="ObjectShortName">scd_cmd_r[27:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/scd_row_r">
            <obj_property name="ElementShortName">scd_row_r[55:0]</obj_property>
            <obj_property name="ObjectShortName">scd_row_r[55:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/scd_bank_r">
            <obj_property name="ElementShortName">scd_bank_r[11:0]</obj_property>
            <obj_property name="ObjectShortName">scd_bank_r[11:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/scd_col_r">
            <obj_property name="ElementShortName">scd_col_r[39:0]</obj_property>
            <obj_property name="ObjectShortName">scd_col_r[39:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_odt_r">
            <obj_property name="ElementShortName">mc_odt_r[1:0]</obj_property>
            <obj_property name="ObjectShortName">mc_odt_r[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_odt_ns">
            <obj_property name="ElementShortName">mc_odt_ns[1:0]</obj_property>
            <obj_property name="ObjectShortName">mc_odt_ns[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/CWL">
            <obj_property name="ElementShortName">CWL[31:0]</obj_property>
            <obj_property name="ObjectShortName">CWL[31:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group1410">
         <obj_property name="label">scd</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="group" fp_name="group5831">
            <obj_property name="label">rlrd</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/clk">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/rst">
               <obj_property name="ElementShortName">rst</obj_property>
               <obj_property name="ObjectShortName">rst</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/rng_boost_enable">
               <obj_property name="ElementShortName">rng_boost_enable</obj_property>
               <obj_property name="ObjectShortName">rng_boost_enable</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/rng_fifo_full">
               <obj_property name="ElementShortName">rng_fifo_full</obj_property>
               <obj_property name="ObjectShortName">rng_fifo_full</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/start">
               <obj_property name="ElementShortName">start</obj_property>
               <obj_property name="ObjectShortName">start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/is_rng">
               <obj_property name="ElementShortName">is_rng</obj_property>
               <obj_property name="ObjectShortName">is_rng</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/finish">
               <obj_property name="ElementShortName">finish</obj_property>
               <obj_property name="ObjectShortName">finish</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/s2_row_r">
               <obj_property name="ElementShortName">s2_row_r[13:0]</obj_property>
               <obj_property name="ObjectShortName">s2_row_r[13:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/s2_bank_r">
               <obj_property name="ElementShortName">s2_bank_r[2:0]</obj_property>
               <obj_property name="ObjectShortName">s2_bank_r[2:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/s2_col_r">
               <obj_property name="ElementShortName">s2_col_r[9:0]</obj_property>
               <obj_property name="ObjectShortName">s2_col_r[9:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/timing">
               <obj_property name="ElementShortName">timing[3:0]</obj_property>
               <obj_property name="ObjectShortName">timing[3:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/row_miss">
               <obj_property name="ElementShortName">row_miss</obj_property>
               <obj_property name="ObjectShortName">row_miss</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/row_hit">
               <obj_property name="ElementShortName">row_hit</obj_property>
               <obj_property name="ObjectShortName">row_hit</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/row_conflict">
               <obj_property name="ElementShortName">row_conflict</obj_property>
               <obj_property name="ObjectShortName">row_conflict</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/per_rng_rden">
               <obj_property name="ElementShortName">per_rng_rden</obj_property>
               <obj_property name="ObjectShortName">per_rng_rden</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/phy_cmd">
               <obj_property name="ElementShortName">phy_cmd[27:0]</obj_property>
               <obj_property name="ObjectShortName">phy_cmd[27:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/phy_row">
               <obj_property name="ElementShortName">phy_row[55:0]</obj_property>
               <obj_property name="ObjectShortName">phy_row[55:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/phy_bank">
               <obj_property name="ElementShortName">phy_bank[11:0]</obj_property>
               <obj_property name="ObjectShortName">phy_bank[11:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/phy_col">
               <obj_property name="ElementShortName">phy_col[39:0]</obj_property>
               <obj_property name="ObjectShortName">phy_col[39:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/pre">
               <obj_property name="ElementShortName">pre</obj_property>
               <obj_property name="ObjectShortName">pre</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/act">
               <obj_property name="ElementShortName">act</obj_property>
               <obj_property name="ObjectShortName">act</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/cmd">
               <obj_property name="ElementShortName">cmd[6:0]</obj_property>
               <obj_property name="ObjectShortName">cmd[6:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/bank">
               <obj_property name="ElementShortName">bank[2:0]</obj_property>
               <obj_property name="ObjectShortName">bank[2:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/issue">
               <obj_property name="ElementShortName">issue</obj_property>
               <obj_property name="ObjectShortName">issue</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/issued_offset">
               <obj_property name="ElementShortName">issued_offset[1:0]</obj_property>
               <obj_property name="ObjectShortName">issued_offset[1:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/offset">
               <obj_property name="ElementShortName">offset[1:0]</obj_property>
               <obj_property name="ObjectShortName">offset[1:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/valid">
               <obj_property name="ElementShortName">valid</obj_property>
               <obj_property name="ObjectShortName">valid</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/state_r">
               <obj_property name="ElementShortName">state_r[1:0]</obj_property>
               <obj_property name="ObjectShortName">state_r[1:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/state_ns">
               <obj_property name="ElementShortName">state_ns[1:0]</obj_property>
               <obj_property name="ObjectShortName">state_ns[1:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/read_timing_ns">
               <obj_property name="ElementShortName">read_timing_ns[4:0]</obj_property>
               <obj_property name="ObjectShortName">read_timing_ns[4:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/read_timing_r">
               <obj_property name="ElementShortName">read_timing_r[4:0]</obj_property>
               <obj_property name="ObjectShortName">read_timing_r[4:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/issued_same_cycle_ns">
               <obj_property name="ElementShortName">issued_same_cycle_ns</obj_property>
               <obj_property name="ObjectShortName">issued_same_cycle_ns</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/issued_same_cycle_r">
               <obj_property name="ElementShortName">issued_same_cycle_r</obj_property>
               <obj_property name="ObjectShortName">issued_same_cycle_r</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/issue_cmd">
               <obj_property name="ElementShortName">issue_cmd[6:0]</obj_property>
               <obj_property name="ObjectShortName">issue_cmd[6:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/is_delay_even">
               <obj_property name="ElementShortName">is_delay_even</obj_property>
               <obj_property name="ObjectShortName">is_delay_even</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/is_act_from_odd_slot">
               <obj_property name="ElementShortName">is_act_from_odd_slot</obj_property>
               <obj_property name="ObjectShortName">is_act_from_odd_slot</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/act_correct_offset">
               <obj_property name="ElementShortName">act_correct_offset[1:0]</obj_property>
               <obj_property name="ObjectShortName">act_correct_offset[1:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/IDLE_S">
            <obj_property name="ElementShortName">IDLE_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">IDLE_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/PRE_S">
            <obj_property name="ElementShortName">PRE_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">PRE_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/RLRD_S">
            <obj_property name="ElementShortName">RLRD_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">RLRD_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_sched/WRITE_S">
            <obj_property name="ElementShortName">WRITE_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">WRITE_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group1435">
            <obj_property name="label">tRCD</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group1448">
            <obj_property name="label">tRP</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group1461">
            <obj_property name="label">tRAS</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group1474">
            <obj_property name="label">tWTR</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group1712">
            <obj_property name="label">tRFC</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group1485">
            <obj_property name="label">rlrd</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_ack">
            <obj_property name="ElementShortName">s2_ack</obj_property>
            <obj_property name="ObjectShortName">s2_ack</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/clk">
            <obj_property name="ElementShortName">clk</obj_property>
            <obj_property name="ObjectShortName">clk</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rst">
            <obj_property name="ElementShortName">rst</obj_property>
            <obj_property name="ObjectShortName">rst</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/axi_rack">
            <obj_property name="ElementShortName">axi_rack</obj_property>
            <obj_property name="ObjectShortName">axi_rack</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/axi_wack">
            <obj_property name="ElementShortName">axi_wack</obj_property>
            <obj_property name="ObjectShortName">axi_wack</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/axi_rdaddr">
            <obj_property name="ElementShortName">axi_rdaddr[29:0]</obj_property>
            <obj_property name="ObjectShortName">axi_rdaddr[29:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/axi_wraddr">
            <obj_property name="ElementShortName">axi_wraddr[29:0]</obj_property>
            <obj_property name="ObjectShortName">axi_wraddr[29:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/axi_wren">
            <obj_property name="ElementShortName">axi_wren</obj_property>
            <obj_property name="ObjectShortName">axi_wren</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/axi_rden">
            <obj_property name="ElementShortName">axi_rden</obj_property>
            <obj_property name="ObjectShortName">axi_rden</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/imo_addr">
            <obj_property name="ElementShortName">imo_addr[59:0]</obj_property>
            <obj_property name="ObjectShortName">imo_addr[59:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/imo_cmd">
            <obj_property name="ElementShortName">imo_cmd[6:0]</obj_property>
            <obj_property name="ObjectShortName">imo_cmd[6:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/imo_valid">
            <obj_property name="ElementShortName">imo_valid</obj_property>
            <obj_property name="ObjectShortName">imo_valid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/imo_ack">
            <obj_property name="ElementShortName">imo_ack</obj_property>
            <obj_property name="ObjectShortName">imo_ack</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/poc_addr">
            <obj_property name="ElementShortName">poc_addr[59:0]</obj_property>
            <obj_property name="ObjectShortName">poc_addr[59:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/poc_cmd">
            <obj_property name="ElementShortName">poc_cmd[6:0]</obj_property>
            <obj_property name="ObjectShortName">poc_cmd[6:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/poc_valid">
            <obj_property name="ElementShortName">poc_valid</obj_property>
            <obj_property name="ObjectShortName">poc_valid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/poc_ack">
            <obj_property name="ElementShortName">poc_ack</obj_property>
            <obj_property name="ObjectShortName">poc_ack</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rc_t1">
            <obj_property name="ElementShortName">rc_t1[3:0]</obj_property>
            <obj_property name="ObjectShortName">rc_t1[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rc_t2">
            <obj_property name="ElementShortName">rc_t2[3:0]</obj_property>
            <obj_property name="ObjectShortName">rc_t2[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_t1">
            <obj_property name="ElementShortName">rlrd_t1[3:0]</obj_property>
            <obj_property name="ObjectShortName">rlrd_t1[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/phy_row">
            <obj_property name="ElementShortName">phy_row[55:0]</obj_property>
            <obj_property name="ObjectShortName">phy_row[55:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/phy_bank">
            <obj_property name="ElementShortName">phy_bank[11:0]</obj_property>
            <obj_property name="ObjectShortName">phy_bank[11:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/phy_col">
            <obj_property name="ElementShortName">phy_col[39:0]</obj_property>
            <obj_property name="ObjectShortName">phy_col[39:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rd_flag">
            <obj_property name="ElementShortName">rd_flag[5:0]</obj_property>
            <obj_property name="ObjectShortName">rd_flag[5:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rd_en">
            <obj_property name="ElementShortName">rd_en</obj_property>
            <obj_property name="ObjectShortName">rd_en</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s1_cmd_r">
            <obj_property name="ElementShortName">s1_cmd_r[6:0]</obj_property>
            <obj_property name="ObjectShortName">s1_cmd_r[6:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s1_cmd_ns">
            <obj_property name="ElementShortName">s1_cmd_ns[6:0]</obj_property>
            <obj_property name="ObjectShortName">s1_cmd_ns[6:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s1_addr_r">
            <obj_property name="ElementShortName">s1_addr_r[59:0]</obj_property>
            <obj_property name="ObjectShortName">s1_addr_r[59:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s1_addr_ns">
            <obj_property name="ElementShortName">s1_addr_ns[59:0]</obj_property>
            <obj_property name="ObjectShortName">s1_addr_ns[59:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/s1_valid_r">
            <obj_property name="ElementShortName">s1_valid_r</obj_property>
            <obj_property name="ObjectShortName">s1_valid_r</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/s1_valid_ns">
            <obj_property name="ElementShortName">s1_valid_ns</obj_property>
            <obj_property name="ObjectShortName">s1_valid_ns</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/s1_ack">
            <obj_property name="ElementShortName">s1_ack</obj_property>
            <obj_property name="ObjectShortName">s1_ack</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_cmd_ns">
            <obj_property name="ElementShortName">s2_cmd_ns[6:0]</obj_property>
            <obj_property name="ObjectShortName">s2_cmd_ns[6:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_cmd_r">
            <obj_property name="ElementShortName">s2_cmd_r[6:0]</obj_property>
            <obj_property name="ObjectShortName">s2_cmd_r[6:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_row1_ns">
            <obj_property name="ElementShortName">s2_row1_ns[13:0]</obj_property>
            <obj_property name="ObjectShortName">s2_row1_ns[13:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_row1_r">
            <obj_property name="ElementShortName">s2_row1_r[13:0]</obj_property>
            <obj_property name="ObjectShortName">s2_row1_r[13:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_row2_ns">
            <obj_property name="ElementShortName">s2_row2_ns[13:0]</obj_property>
            <obj_property name="ObjectShortName">s2_row2_ns[13:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_row2_r">
            <obj_property name="ElementShortName">s2_row2_r[13:0]</obj_property>
            <obj_property name="ObjectShortName">s2_row2_r[13:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_bank_ns">
            <obj_property name="ElementShortName">s2_bank_ns[2:0]</obj_property>
            <obj_property name="ObjectShortName">s2_bank_ns[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_bank_r">
            <obj_property name="ElementShortName">s2_bank_r[2:0]</obj_property>
            <obj_property name="ObjectShortName">s2_bank_r[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_col_ns">
            <obj_property name="ElementShortName">s2_col_ns[9:0]</obj_property>
            <obj_property name="ObjectShortName">s2_col_ns[9:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_col_r">
            <obj_property name="ElementShortName">s2_col_r[9:0]</obj_property>
            <obj_property name="ObjectShortName">s2_col_r[9:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_t1">
            <obj_property name="ElementShortName">rlrd_t1[3:0]</obj_property>
            <obj_property name="ObjectShortName">rlrd_t1[3:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rng_boost_enable">
            <obj_property name="ElementShortName">rng_boost_enable</obj_property>
            <obj_property name="ObjectShortName">rng_boost_enable</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/per_rng_rden">
            <obj_property name="ElementShortName">per_rng_rden</obj_property>
            <obj_property name="ObjectShortName">per_rng_rden</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rng_fifo_full">
            <obj_property name="ElementShortName">rng_fifo_full</obj_property>
            <obj_property name="ObjectShortName">rng_fifo_full</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_valid_ns">
            <obj_property name="ElementShortName">s2_valid_ns</obj_property>
            <obj_property name="ObjectShortName">s2_valid_ns</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_valid_r">
            <obj_property name="ElementShortName">s2_valid_r</obj_property>
            <obj_property name="ObjectShortName">s2_valid_r</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_ack">
            <obj_property name="ElementShortName">s2_ack</obj_property>
            <obj_property name="ObjectShortName">s2_ack</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/s0_advance">
            <obj_property name="ElementShortName">s0_advance</obj_property>
            <obj_property name="ObjectShortName">s0_advance</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/any_requestor_valid">
            <obj_property name="ElementShortName">any_requestor_valid</obj_property>
            <obj_property name="ObjectShortName">any_requestor_valid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/s1_advance">
            <obj_property name="ElementShortName">s1_advance</obj_property>
            <obj_property name="ObjectShortName">s1_advance</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/i">
            <obj_property name="ElementShortName">i[31:0]</obj_property>
            <obj_property name="ObjectShortName">i[31:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_start">
            <obj_property name="ElementShortName">rlrd_start</obj_property>
            <obj_property name="ObjectShortName">rlrd_start</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/open_row_addr_r">
            <obj_property name="ElementShortName">open_row_addr_r[7:0][13:0]</obj_property>
            <obj_property name="ObjectShortName">open_row_addr_r[7:0][13:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/open_row_addr_ns">
            <obj_property name="ElementShortName">open_row_addr_ns[7:0][13:0]</obj_property>
            <obj_property name="ObjectShortName">open_row_addr_ns[7:0][13:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/is_open_r">
            <obj_property name="ElementShortName">is_open_r[7:0]</obj_property>
            <obj_property name="ObjectShortName">is_open_r[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/is_open_ns">
            <obj_property name="ElementShortName">is_open_ns[7:0]</obj_property>
            <obj_property name="ObjectShortName">is_open_ns[7:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/is_rd">
            <obj_property name="ElementShortName">is_rd</obj_property>
            <obj_property name="ObjectShortName">is_rd</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/is_rw">
            <obj_property name="ElementShortName">is_rw</obj_property>
            <obj_property name="ObjectShortName">is_rw</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/addr_row_hit">
            <obj_property name="ElementShortName">addr_row_hit</obj_property>
            <obj_property name="ObjectShortName">addr_row_hit</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/row_hit">
            <obj_property name="ElementShortName">row_hit</obj_property>
            <obj_property name="ObjectShortName">row_hit</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/row_conflict">
            <obj_property name="ElementShortName">row_conflict</obj_property>
            <obj_property name="ObjectShortName">row_conflict</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/row_miss">
            <obj_property name="ElementShortName">row_miss</obj_property>
            <obj_property name="ObjectShortName">row_miss</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/is_rlrd">
            <obj_property name="ElementShortName">is_rlrd</obj_property>
            <obj_property name="ObjectShortName">is_rlrd</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rlrd_act_once">
            <obj_property name="ElementShortName">rlrd_act_once</obj_property>
            <obj_property name="ObjectShortName">rlrd_act_once</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/is_per_rng">
            <obj_property name="ElementShortName">is_per_rng</obj_property>
            <obj_property name="ObjectShortName">is_per_rng</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/is_copy">
            <obj_property name="ElementShortName">is_copy</obj_property>
            <obj_property name="ObjectShortName">is_copy</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/copy_pre_r">
            <obj_property name="ElementShortName">copy_pre_r</obj_property>
            <obj_property name="ObjectShortName">copy_pre_r</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/copy_pre_ns">
            <obj_property name="ElementShortName">copy_pre_ns</obj_property>
            <obj_property name="ObjectShortName">copy_pre_ns</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/copy_act1_r">
            <obj_property name="ElementShortName">copy_act1_r</obj_property>
            <obj_property name="ObjectShortName">copy_act1_r</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/copy_act1_ns">
            <obj_property name="ElementShortName">copy_act1_ns</obj_property>
            <obj_property name="ObjectShortName">copy_act1_ns</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/is_ref">
            <obj_property name="ElementShortName">is_ref</obj_property>
            <obj_property name="ObjectShortName">is_ref</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/zeroth_slot">
            <obj_property name="ElementShortName">zeroth_slot[1:0]</obj_property>
            <obj_property name="ObjectShortName">zeroth_slot[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/first_slot">
            <obj_property name="ElementShortName">first_slot[1:0]</obj_property>
            <obj_property name="ObjectShortName">first_slot[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/second_slot">
            <obj_property name="ElementShortName">second_slot[1:0]</obj_property>
            <obj_property name="ObjectShortName">second_slot[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/third_slot">
            <obj_property name="ElementShortName">third_slot[1:0]</obj_property>
            <obj_property name="ObjectShortName">third_slot[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/copy_state_r">
            <obj_property name="ElementShortName">copy_state_r[1:0]</obj_property>
            <obj_property name="ObjectShortName">copy_state_r[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/copy_state_ns">
            <obj_property name="ElementShortName">copy_state_ns[1:0]</obj_property>
            <obj_property name="ObjectShortName">copy_state_ns[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/cp_act1_sent_r">
            <obj_property name="ElementShortName">cp_act1_sent_r</obj_property>
            <obj_property name="ObjectShortName">cp_act1_sent_r</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/cp_act1_sent_ns">
            <obj_property name="ElementShortName">cp_act1_sent_ns</obj_property>
            <obj_property name="ObjectShortName">cp_act1_sent_ns</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/cp_pre_sent_r">
            <obj_property name="ElementShortName">cp_pre_sent_r</obj_property>
            <obj_property name="ObjectShortName">cp_pre_sent_r</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/cp_pre_sent_ns">
            <obj_property name="ElementShortName">cp_pre_sent_ns</obj_property>
            <obj_property name="ObjectShortName">cp_pre_sent_ns</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/cp_act1_idx_r">
            <obj_property name="ElementShortName">cp_act1_idx_r[4:0]</obj_property>
            <obj_property name="ObjectShortName">cp_act1_idx_r[4:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/cp_act1_idx_ns">
            <obj_property name="ElementShortName">cp_act1_idx_ns[4:0]</obj_property>
            <obj_property name="ObjectShortName">cp_act1_idx_ns[4:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/cp_pre_idx_r">
            <obj_property name="ElementShortName">cp_pre_idx_r[4:0]</obj_property>
            <obj_property name="ObjectShortName">cp_pre_idx_r[4:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/cp_pre_idx_ns">
            <obj_property name="ElementShortName">cp_pre_idx_ns[4:0]</obj_property>
            <obj_property name="ObjectShortName">cp_pre_idx_ns[4:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/cp_act2_idx_r">
            <obj_property name="ElementShortName">cp_act2_idx_r[4:0]</obj_property>
            <obj_property name="ObjectShortName">cp_act2_idx_r[4:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/cp_act2_idx_ns">
            <obj_property name="ElementShortName">cp_act2_idx_ns[4:0]</obj_property>
            <obj_property name="ObjectShortName">cp_act2_idx_ns[4:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/phy_cmd">
            <obj_property name="ElementShortName">phy_cmd[27:0]</obj_property>
            <obj_property name="ObjectShortName">phy_cmd[27:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/ref_state_r">
            <obj_property name="ElementShortName">ref_state_r[1:0]</obj_property>
            <obj_property name="ObjectShortName">ref_state_r[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/ref_state_ns">
            <obj_property name="ElementShortName">ref_state_ns[1:0]</obj_property>
            <obj_property name="ObjectShortName">ref_state_ns[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/ZERO">
            <obj_property name="ElementShortName">ZERO[31:0]</obj_property>
            <obj_property name="ObjectShortName">ZERO[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/ONE">
            <obj_property name="ElementShortName">ONE[31:0]</obj_property>
            <obj_property name="ObjectShortName">ONE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/TWO">
            <obj_property name="ElementShortName">TWO[31:0]</obj_property>
            <obj_property name="ObjectShortName">TWO[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/THREE">
            <obj_property name="ElementShortName">THREE[31:0]</obj_property>
            <obj_property name="ObjectShortName">THREE[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/IDLE_S">
            <obj_property name="ElementShortName">IDLE_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">IDLE_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/COPY_S">
            <obj_property name="ElementShortName">COPY_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">COPY_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/REF_S">
            <obj_property name="ElementShortName">REF_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">REF_S[31:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group1560">
         <obj_property name="label">poc</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/RNG_WAIT_S">
            <obj_property name="ElementShortName">RNG_WAIT_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">RNG_WAIT_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/RNG_REQ_S">
            <obj_property name="ElementShortName">RNG_REQ_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">RNG_REQ_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/RNG_RESP_S">
            <obj_property name="ElementShortName">RNG_RESP_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">RNG_RESP_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/REF_WAIT_S">
            <obj_property name="ElementShortName">REF_WAIT_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">REF_WAIT_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/REF_REQ_S">
            <obj_property name="ElementShortName">REF_REQ_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">REF_REQ_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/REF_RESP_S">
            <obj_property name="ElementShortName">REF_RESP_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">REF_RESP_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc/clk">
            <obj_property name="ElementShortName">clk</obj_property>
            <obj_property name="ObjectShortName">clk</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc/rst">
            <obj_property name="ElementShortName">rst</obj_property>
            <obj_property name="ObjectShortName">rst</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/phy_rddata">
            <obj_property name="ElementShortName">phy_rddata[511:0]</obj_property>
            <obj_property name="ObjectShortName">phy_rddata[511:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc/phy_rdvalid">
            <obj_property name="ElementShortName">phy_rdvalid</obj_property>
            <obj_property name="ObjectShortName">phy_rdvalid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/arb_cmd">
            <obj_property name="ElementShortName">arb_cmd[6:0]</obj_property>
            <obj_property name="ObjectShortName">arb_cmd[6:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/arb_addr">
            <obj_property name="ElementShortName">arb_addr[59:0]</obj_property>
            <obj_property name="ObjectShortName">arb_addr[59:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc/arb_valid">
            <obj_property name="ElementShortName">arb_valid</obj_property>
            <obj_property name="ObjectShortName">arb_valid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc/arb_ack">
            <obj_property name="ElementShortName">arb_ack</obj_property>
            <obj_property name="ObjectShortName">arb_ack</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_fifo_full">
            <obj_property name="ElementShortName">rng_fifo_full</obj_property>
            <obj_property name="ObjectShortName">rng_fifo_full</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_valid">
            <obj_property name="ElementShortName">rng_valid</obj_property>
            <obj_property name="ObjectShortName">rng_valid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_bits">
            <obj_property name="ElementShortName">rng_bits[1:0]</obj_property>
            <obj_property name="ObjectShortName">rng_bits[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_prd">
            <obj_property name="ElementShortName">rng_prd[31:0]</obj_property>
            <obj_property name="ObjectShortName">rng_prd[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_addr">
            <obj_property name="ElementShortName">rng_addr[29:0]</obj_property>
            <obj_property name="ObjectShortName">rng_addr[29:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_idx1">
            <obj_property name="ElementShortName">rng_idx1[8:0]</obj_property>
            <obj_property name="ObjectShortName">rng_idx1[8:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_idx2">
            <obj_property name="ElementShortName">rng_idx2[8:0]</obj_property>
            <obj_property name="ObjectShortName">rng_idx2[8:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc/per_rng_req">
            <obj_property name="ElementShortName">per_rng_req</obj_property>
            <obj_property name="ObjectShortName">per_rng_req</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_state_r">
            <obj_property name="ElementShortName">rng_state_r[1:0]</obj_property>
            <obj_property name="ObjectShortName">rng_state_r[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_state_ns">
            <obj_property name="ElementShortName">rng_state_ns[1:0]</obj_property>
            <obj_property name="ObjectShortName">rng_state_ns[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_ctr_r">
            <obj_property name="ElementShortName">rng_ctr_r[31:0]</obj_property>
            <obj_property name="ObjectShortName">rng_ctr_r[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_ctr_ns">
            <obj_property name="ElementShortName">rng_ctr_ns[31:0]</obj_property>
            <obj_property name="ObjectShortName">rng_ctr_ns[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_bits_r">
            <obj_property name="ElementShortName">rng_bits_r[1:0]</obj_property>
            <obj_property name="ObjectShortName">rng_bits_r[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_bits_ns">
            <obj_property name="ElementShortName">rng_bits_ns[1:0]</obj_property>
            <obj_property name="ObjectShortName">rng_bits_ns[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_valid_r">
            <obj_property name="ElementShortName">rng_valid_r</obj_property>
            <obj_property name="ObjectShortName">rng_valid_r</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_valid_ns">
            <obj_property name="ElementShortName">rng_valid_ns</obj_property>
            <obj_property name="ObjectShortName">rng_valid_ns</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_cmd_op">
            <obj_property name="ElementShortName">rng_cmd_op[6:0]</obj_property>
            <obj_property name="ObjectShortName">rng_cmd_op[6:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_cmd_addr">
            <obj_property name="ElementShortName">rng_cmd_addr[59:0]</obj_property>
            <obj_property name="ObjectShortName">rng_cmd_addr[59:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc/per_ref_req">
            <obj_property name="ElementShortName">per_ref_req</obj_property>
            <obj_property name="ObjectShortName">per_ref_req</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/ref_state_r">
            <obj_property name="ElementShortName">ref_state_r[1:0]</obj_property>
            <obj_property name="ObjectShortName">ref_state_r[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/ref_state_ns">
            <obj_property name="ElementShortName">ref_state_ns[1:0]</obj_property>
            <obj_property name="ObjectShortName">ref_state_ns[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/ref_ctr_r">
            <obj_property name="ElementShortName">ref_ctr_r[31:0]</obj_property>
            <obj_property name="ObjectShortName">ref_ctr_r[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/ref_ctr_ns">
            <obj_property name="ElementShortName">ref_ctr_ns[31:0]</obj_property>
            <obj_property name="ObjectShortName">ref_ctr_ns[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/ref_cmd_op">
            <obj_property name="ElementShortName">ref_cmd_op[6:0]</obj_property>
            <obj_property name="ObjectShortName">ref_cmd_op[6:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc/per_ref_ack">
            <obj_property name="ElementShortName">per_ref_ack</obj_property>
            <obj_property name="ObjectShortName">per_ref_ack</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc/per_rng_ack">
            <obj_property name="ElementShortName">per_rng_ack</obj_property>
            <obj_property name="ObjectShortName">per_rng_ack</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group1586">
         <obj_property name="label">imoc</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/clk">
            <obj_property name="ElementShortName">clk</obj_property>
            <obj_property name="ObjectShortName">clk</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/rst">
            <obj_property name="ElementShortName">rst</obj_property>
            <obj_property name="ObjectShortName">rst</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/imo_req_valid">
            <obj_property name="ElementShortName">imo_req_valid</obj_property>
            <obj_property name="ObjectShortName">imo_req_valid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/imo_req_ack">
            <obj_property name="ElementShortName">imo_req_ack</obj_property>
            <obj_property name="ObjectShortName">imo_req_ack</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/imo_req_inst">
            <obj_property name="ElementShortName">imo_req_inst[127:0]</obj_property>
            <obj_property name="ObjectShortName">imo_req_inst[127:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/imo_resp_data">
            <obj_property name="ElementShortName">imo_resp_data[511:0]</obj_property>
            <obj_property name="ObjectShortName">imo_resp_data[511:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/imo_resp_valid">
            <obj_property name="ElementShortName">imo_resp_valid</obj_property>
            <obj_property name="ObjectShortName">imo_resp_valid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/arb_cmd">
            <obj_property name="ElementShortName">arb_cmd[6:0]</obj_property>
            <obj_property name="ObjectShortName">arb_cmd[6:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/arb_valid">
            <obj_property name="ElementShortName">arb_valid</obj_property>
            <obj_property name="ObjectShortName">arb_valid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/arb_addr">
            <obj_property name="ElementShortName">arb_addr[59:0]</obj_property>
            <obj_property name="ObjectShortName">arb_addr[59:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/arb_ack">
            <obj_property name="ElementShortName">arb_ack</obj_property>
            <obj_property name="ObjectShortName">arb_ack</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/rng_fifo_full">
            <obj_property name="ElementShortName">rng_fifo_full</obj_property>
            <obj_property name="ObjectShortName">rng_fifo_full</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/rng_valid">
            <obj_property name="ElementShortName">rng_valid</obj_property>
            <obj_property name="ObjectShortName">rng_valid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/rng_bits">
            <obj_property name="ElementShortName">rng_bits[3:0]</obj_property>
            <obj_property name="ObjectShortName">rng_bits[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/cr_waddr">
            <obj_property name="ElementShortName">cr_waddr[3:0]</obj_property>
            <obj_property name="ObjectShortName">cr_waddr[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/cr_wdata">
            <obj_property name="ElementShortName">cr_wdata[31:0]</obj_property>
            <obj_property name="ObjectShortName">cr_wdata[31:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/cr_wvalid">
            <obj_property name="ElementShortName">cr_wvalid</obj_property>
            <obj_property name="ObjectShortName">cr_wvalid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/imo_req_inst_ns">
            <obj_property name="ElementShortName">imo_req_inst_ns[127:0]</obj_property>
            <obj_property name="ObjectShortName">imo_req_inst_ns[127:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/imo_req_inst_r">
            <obj_property name="ElementShortName">imo_req_inst_r[127:0]</obj_property>
            <obj_property name="ObjectShortName">imo_req_inst_r[127:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/imo_req_ack_ns">
            <obj_property name="ElementShortName">imo_req_ack_ns</obj_property>
            <obj_property name="ObjectShortName">imo_req_ack_ns</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/imo_req_ack_r">
            <obj_property name="ElementShortName">imo_req_ack_r</obj_property>
            <obj_property name="ObjectShortName">imo_req_ack_r</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/imo_resp_data_ns">
            <obj_property name="ElementShortName">imo_resp_data_ns[511:0]</obj_property>
            <obj_property name="ObjectShortName">imo_resp_data_ns[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/imo_resp_data_r">
            <obj_property name="ElementShortName">imo_resp_data_r[511:0]</obj_property>
            <obj_property name="ObjectShortName">imo_resp_data_r[511:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/imo_resp_valid_ns">
            <obj_property name="ElementShortName">imo_resp_valid_ns</obj_property>
            <obj_property name="ObjectShortName">imo_resp_valid_ns</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/imo_resp_valid_r">
            <obj_property name="ElementShortName">imo_resp_valid_r</obj_property>
            <obj_property name="ObjectShortName">imo_resp_valid_r</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/state_r">
            <obj_property name="ElementShortName">state_r[3:0]</obj_property>
            <obj_property name="ObjectShortName">state_r[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/state_ns">
            <obj_property name="ElementShortName">state_ns[3:0]</obj_property>
            <obj_property name="ObjectShortName">state_ns[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/opcode">
            <obj_property name="ElementShortName">opcode[15:0]</obj_property>
            <obj_property name="ObjectShortName">opcode[15:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/is_read_rng_available">
            <obj_property name="ElementShortName">is_read_rng_available</obj_property>
            <obj_property name="ObjectShortName">is_read_rng_available</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/is_read_rng">
            <obj_property name="ElementShortName">is_read_rng</obj_property>
            <obj_property name="ObjectShortName">is_read_rng</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/is_write_cr">
            <obj_property name="ElementShortName">is_write_cr</obj_property>
            <obj_property name="ObjectShortName">is_write_cr</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/opcode_ns">
            <obj_property name="ElementShortName">opcode_ns[15:0]</obj_property>
            <obj_property name="ObjectShortName">opcode_ns[15:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/fast_response">
            <obj_property name="ElementShortName">fast_response</obj_property>
            <obj_property name="ObjectShortName">fast_response</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/is_rlrd">
            <obj_property name="ElementShortName">is_rlrd</obj_property>
            <obj_property name="ObjectShortName">is_rlrd</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/is_copy">
            <obj_property name="ElementShortName">is_copy</obj_property>
            <obj_property name="ObjectShortName">is_copy</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/rn">
            <obj_property name="ElementShortName">rn[31:0]</obj_property>
            <obj_property name="ObjectShortName">rn[31:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/imoc/rd_rn">
            <obj_property name="ElementShortName">rd_rn</obj_property>
            <obj_property name="ObjectShortName">rd_rn</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/rn_word_count">
            <obj_property name="ElementShortName">rn_word_count[7:0]</obj_property>
            <obj_property name="ObjectShortName">rn_word_count[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/wait_ctr">
            <obj_property name="ElementShortName">wait_ctr[3:0]</obj_property>
            <obj_property name="ObjectShortName">wait_ctr[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/IDLE_S">
            <obj_property name="ElementShortName">IDLE_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">IDLE_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/HNDL_S">
            <obj_property name="ElementShortName">HNDL_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">HNDL_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/RESP_S">
            <obj_property name="ElementShortName">RESP_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">RESP_S[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/WAIT_S">
            <obj_property name="ElementShortName">WAIT_S[31:0]</obj_property>
            <obj_property name="ObjectShortName">WAIT_S[31:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group1642">
         <obj_property name="label">crf</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/crf/clk">
            <obj_property name="ElementShortName">clk</obj_property>
            <obj_property name="ObjectShortName">clk</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/crf/rst">
            <obj_property name="ElementShortName">rst</obj_property>
            <obj_property name="ObjectShortName">rst</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/crf/cr_waddr">
            <obj_property name="ElementShortName">cr_waddr[3:0]</obj_property>
            <obj_property name="ObjectShortName">cr_waddr[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/crf/cr_wdata">
            <obj_property name="ElementShortName">cr_wdata[31:0]</obj_property>
            <obj_property name="ObjectShortName">cr_wdata[31:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/crf/cr_wvalid">
            <obj_property name="ElementShortName">cr_wvalid</obj_property>
            <obj_property name="ObjectShortName">cr_wvalid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/crf/rc_t1">
            <obj_property name="ElementShortName">rc_t1[3:0]</obj_property>
            <obj_property name="ObjectShortName">rc_t1[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/crf/rc_t2">
            <obj_property name="ElementShortName">rc_t2[3:0]</obj_property>
            <obj_property name="ObjectShortName">rc_t2[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/crf/rlrd_t1">
            <obj_property name="ElementShortName">rlrd_t1[3:0]</obj_property>
            <obj_property name="ObjectShortName">rlrd_t1[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/crf/rng_prd">
            <obj_property name="ElementShortName">rng_prd[31:0]</obj_property>
            <obj_property name="ObjectShortName">rng_prd[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/crf/rng_addr">
            <obj_property name="ElementShortName">rng_addr[30:0]</obj_property>
            <obj_property name="ObjectShortName">rng_addr[30:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/crf/rng_idx1">
            <obj_property name="ElementShortName">rng_idx1[8:0]</obj_property>
            <obj_property name="ObjectShortName">rng_idx1[8:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/crf/rng_idx2">
            <obj_property name="ElementShortName">rng_idx2[8:0]</obj_property>
            <obj_property name="ObjectShortName">rng_idx2[8:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/crf/rng_idx3">
            <obj_property name="ElementShortName">rng_idx3[8:0]</obj_property>
            <obj_property name="ObjectShortName">rng_idx3[8:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/crf/rng_idx4">
            <obj_property name="ElementShortName">rng_idx4[8:0]</obj_property>
            <obj_property name="ObjectShortName">rng_idx4[8:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/crf/rng_boost_enable">
            <obj_property name="ElementShortName">rng_boost_enable</obj_property>
            <obj_property name="ObjectShortName">rng_boost_enable</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/crf/cr_rf">
            <obj_property name="ElementShortName">cr_rf[15:0][31:0]</obj_property>
            <obj_property name="ObjectShortName">cr_rf[15:0][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/crf/i">
            <obj_property name="ElementShortName">i[31:0]</obj_property>
            <obj_property name="ObjectShortName">i[31:0]</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group1283">
      <obj_property name="label">atd</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/clk">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/start">
         <obj_property name="ElementShortName">start</obj_property>
         <obj_property name="ObjectShortName">start</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_awid">
         <obj_property name="ElementShortName">m_axi_awid[5:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_awid[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_awaddr">
         <obj_property name="ElementShortName">m_axi_awaddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_awaddr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_awlen">
         <obj_property name="ElementShortName">m_axi_awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_awlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_awsize">
         <obj_property name="ElementShortName">m_axi_awsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_awsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_awburst">
         <obj_property name="ElementShortName">m_axi_awburst[1:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_awburst[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/m_axi_awlock">
         <obj_property name="ElementShortName">m_axi_awlock</obj_property>
         <obj_property name="ObjectShortName">m_axi_awlock</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_awcache">
         <obj_property name="ElementShortName">m_axi_awcache[3:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_awcache[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_awprot">
         <obj_property name="ElementShortName">m_axi_awprot[2:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_awprot[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_awqos">
         <obj_property name="ElementShortName">m_axi_awqos[3:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_awqos[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/m_axi_awvalid">
         <obj_property name="ElementShortName">m_axi_awvalid</obj_property>
         <obj_property name="ObjectShortName">m_axi_awvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/m_axi_awready">
         <obj_property name="ElementShortName">m_axi_awready</obj_property>
         <obj_property name="ObjectShortName">m_axi_awready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_wdata">
         <obj_property name="ElementShortName">m_axi_wdata[63:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_wdata[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_wstrb">
         <obj_property name="ElementShortName">m_axi_wstrb[7:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_wstrb[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/m_axi_wlast">
         <obj_property name="ElementShortName">m_axi_wlast</obj_property>
         <obj_property name="ObjectShortName">m_axi_wlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/m_axi_wvalid">
         <obj_property name="ElementShortName">m_axi_wvalid</obj_property>
         <obj_property name="ObjectShortName">m_axi_wvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/m_axi_wready">
         <obj_property name="ElementShortName">m_axi_wready</obj_property>
         <obj_property name="ObjectShortName">m_axi_wready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_bid">
         <obj_property name="ElementShortName">m_axi_bid[5:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_bid[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_bresp">
         <obj_property name="ElementShortName">m_axi_bresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_bresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/m_axi_bvalid">
         <obj_property name="ElementShortName">m_axi_bvalid</obj_property>
         <obj_property name="ObjectShortName">m_axi_bvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/m_axi_bready">
         <obj_property name="ElementShortName">m_axi_bready</obj_property>
         <obj_property name="ObjectShortName">m_axi_bready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_arid">
         <obj_property name="ElementShortName">m_axi_arid[5:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_arid[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_araddr">
         <obj_property name="ElementShortName">m_axi_araddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_araddr[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_arlen">
         <obj_property name="ElementShortName">m_axi_arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_arlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_arsize">
         <obj_property name="ElementShortName">m_axi_arsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_arsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_arburst">
         <obj_property name="ElementShortName">m_axi_arburst[1:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_arburst[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/m_axi_arlock">
         <obj_property name="ElementShortName">m_axi_arlock</obj_property>
         <obj_property name="ObjectShortName">m_axi_arlock</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_arcache">
         <obj_property name="ElementShortName">m_axi_arcache[3:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_arcache[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_arprot">
         <obj_property name="ElementShortName">m_axi_arprot[2:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_arprot[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_arqos">
         <obj_property name="ElementShortName">m_axi_arqos[3:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_arqos[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/m_axi_arvalid">
         <obj_property name="ElementShortName">m_axi_arvalid</obj_property>
         <obj_property name="ObjectShortName">m_axi_arvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/m_axi_arready">
         <obj_property name="ElementShortName">m_axi_arready</obj_property>
         <obj_property name="ObjectShortName">m_axi_arready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_rid">
         <obj_property name="ElementShortName">m_axi_rid[5:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_rid[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_rdata">
         <obj_property name="ElementShortName">m_axi_rdata[63:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_rdata[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/atd/m_axi_rresp">
         <obj_property name="ElementShortName">m_axi_rresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">m_axi_rresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/m_axi_rlast">
         <obj_property name="ElementShortName">m_axi_rlast</obj_property>
         <obj_property name="ObjectShortName">m_axi_rlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/m_axi_rvalid">
         <obj_property name="ElementShortName">m_axi_rvalid</obj_property>
         <obj_property name="ObjectShortName">m_axi_rvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/atd/m_axi_rready">
         <obj_property name="ElementShortName">m_axi_rready</obj_property>
         <obj_property name="ObjectShortName">m_axi_rready</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group1607">
      <obj_property name="label">CMG</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/tb_memctl_top/copy_manager/clk">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/copy_manager/rst">
         <obj_property name="ElementShortName">rst</obj_property>
         <obj_property name="ObjectShortName">rst</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/copy_manager/init_calib_complete">
         <obj_property name="ElementShortName">init_calib_complete</obj_property>
         <obj_property name="ObjectShortName">init_calib_complete</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/copy_manager/imo_req_valid">
         <obj_property name="ElementShortName">imo_req_valid</obj_property>
         <obj_property name="ObjectShortName">imo_req_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/copy_manager/imo_req_ack">
         <obj_property name="ElementShortName">imo_req_ack</obj_property>
         <obj_property name="ObjectShortName">imo_req_ack</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/copy_manager/imo_req_inst">
         <obj_property name="ElementShortName">imo_req_inst[127:0]</obj_property>
         <obj_property name="ObjectShortName">imo_req_inst[127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/copy_manager/imo_resp_data">
         <obj_property name="ElementShortName">imo_resp_data[511:0]</obj_property>
         <obj_property name="ObjectShortName">imo_resp_data[511:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/copy_manager/imo_resp_valid">
         <obj_property name="ElementShortName">imo_resp_valid</obj_property>
         <obj_property name="ObjectShortName">imo_resp_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/copy_manager/state_r">
         <obj_property name="ElementShortName">state_r[5:0]</obj_property>
         <obj_property name="ObjectShortName">state_r[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/copy_manager/state_ns">
         <obj_property name="ElementShortName">state_ns[5:0]</obj_property>
         <obj_property name="ObjectShortName">state_ns[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/copy_manager/IDLE_S">
         <obj_property name="ElementShortName">IDLE_S[31:0]</obj_property>
         <obj_property name="ObjectShortName">IDLE_S[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/copy_manager/TIMINGPARAMS_S">
         <obj_property name="ElementShortName">TIMINGPARAMS_S[31:0]</obj_property>
         <obj_property name="ObjectShortName">TIMINGPARAMS_S[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/copy_manager/RNGPARAMS_S">
         <obj_property name="ElementShortName">RNGPARAMS_S[31:0]</obj_property>
         <obj_property name="ObjectShortName">RNGPARAMS_S[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/copy_manager/RNGPARAMS2_S">
         <obj_property name="ElementShortName">RNGPARAMS2_S[31:0]</obj_property>
         <obj_property name="ObjectShortName">RNGPARAMS2_S[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/copy_manager/RNGPARAMS3_S">
         <obj_property name="ElementShortName">RNGPARAMS3_S[31:0]</obj_property>
         <obj_property name="ObjectShortName">RNGPARAMS3_S[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/copy_manager/RLRD_S">
         <obj_property name="ElementShortName">RLRD_S[31:0]</obj_property>
         <obj_property name="ObjectShortName">RLRD_S[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/copy_manager/COPY_S">
         <obj_property name="ElementShortName">COPY_S[31:0]</obj_property>
         <obj_property name="ObjectShortName">COPY_S[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/copy_manager/RDRNGSIZE_S">
         <obj_property name="ElementShortName">RDRNGSIZE_S[31:0]</obj_property>
         <obj_property name="ObjectShortName">RDRNGSIZE_S[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/copy_manager/RDRNGBITS_S">
         <obj_property name="ElementShortName">RDRNGBITS_S[31:0]</obj_property>
         <obj_property name="ObjectShortName">RDRNGBITS_S[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/copy_manager/FIN_S">
         <obj_property name="ElementShortName">FIN_S[31:0]</obj_property>
         <obj_property name="ObjectShortName">FIN_S[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/copy_manager/RNGPARAMS4_S">
         <obj_property name="ElementShortName">RNGPARAMS4_S[31:0]</obj_property>
         <obj_property name="ObjectShortName">RNGPARAMS4_S[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/is_rd">
      <obj_property name="ElementShortName">is_rd</obj_property>
      <obj_property name="ObjectShortName">is_rd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/is_rlrd">
      <obj_property name="ElementShortName">is_rlrd</obj_property>
      <obj_property name="ObjectShortName">is_rlrd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/is_per_rng">
      <obj_property name="ElementShortName">is_per_rng</obj_property>
      <obj_property name="ObjectShortName">is_per_rng</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_row1_r">
      <obj_property name="ElementShortName">s2_row1_r[13:0]</obj_property>
      <obj_property name="ObjectShortName">s2_row1_r[13:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_row2_r">
      <obj_property name="ElementShortName">s2_row2_r[13:0]</obj_property>
      <obj_property name="ObjectShortName">s2_row2_r[13:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_bank_r">
      <obj_property name="ElementShortName">s2_bank_r[2:0]</obj_property>
      <obj_property name="ObjectShortName">s2_bank_r[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd/s2_col_r">
      <obj_property name="ElementShortName">s2_col_r[9:0]</obj_property>
      <obj_property name="ObjectShortName">s2_col_r[9:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_bits_r">
      <obj_property name="ElementShortName">rng_bits_r[1:0]</obj_property>
      <obj_property name="ObjectShortName">rng_bits_r[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_bits_ns">
      <obj_property name="ElementShortName">rng_bits_ns[1:0]</obj_property>
      <obj_property name="ObjectShortName">rng_bits_ns[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_valid_r">
      <obj_property name="ElementShortName">rng_valid_r</obj_property>
      <obj_property name="ObjectShortName">rng_valid_r</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/poc/rng_valid_ns">
      <obj_property name="ElementShortName">rng_valid_ns</obj_property>
      <obj_property name="ObjectShortName">rng_valid_ns</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/imoc/rng_bits">
      <obj_property name="ElementShortName">rng_bits[3:0]</obj_property>
      <obj_property name="ObjectShortName">rng_bits[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/scd_rd_flag">
      <obj_property name="ElementShortName">scd_rd_flag[5:0]</obj_property>
      <obj_property name="ObjectShortName">scd_rd_flag[5:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/scd/rd_en">
      <obj_property name="ElementShortName">rd_en</obj_property>
      <obj_property name="ObjectShortName">rd_en</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_rd_flag">
      <obj_property name="ElementShortName">phy_rd_flag[5:0]</obj_property>
      <obj_property name="ObjectShortName">phy_rd_flag[5:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_rddata_valid">
      <obj_property name="ElementShortName">phy_rddata_valid</obj_property>
      <obj_property name="ObjectShortName">phy_rddata_valid</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_rd_data">
      <obj_property name="ElementShortName">phy_rd_data[511:0]</obj_property>
      <obj_property name="ObjectShortName">phy_rd_data[511:0]</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group1610">
      <obj_property name="label">phy</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_ras_n">
         <obj_property name="ElementShortName">mc_ras_n[3:0]</obj_property>
         <obj_property name="ObjectShortName">mc_ras_n[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_cas_n">
         <obj_property name="ElementShortName">mc_cas_n[3:0]</obj_property>
         <obj_property name="ObjectShortName">mc_cas_n[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_we_n">
         <obj_property name="ElementShortName">mc_we_n[3:0]</obj_property>
         <obj_property name="ObjectShortName">mc_we_n[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_address">
         <obj_property name="ElementShortName">mc_address[55:0]</obj_property>
         <obj_property name="ObjectShortName">mc_address[55:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_bank">
         <obj_property name="ElementShortName">mc_bank[11:0]</obj_property>
         <obj_property name="ObjectShortName">mc_bank[11:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_cs_n">
         <obj_property name="ElementShortName">mc_cs_n[3:0]</obj_property>
         <obj_property name="ObjectShortName">mc_cs_n[3:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_reset_n">
         <obj_property name="ElementShortName">mc_reset_n</obj_property>
         <obj_property name="ObjectShortName">mc_reset_n</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_odt">
         <obj_property name="ElementShortName">mc_odt[1:0]</obj_property>
         <obj_property name="ObjectShortName">mc_odt[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_cke">
         <obj_property name="ElementShortName">mc_cke[3:0]</obj_property>
         <obj_property name="ObjectShortName">mc_cke[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_aux_out0">
         <obj_property name="ElementShortName">mc_aux_out0[3:0]</obj_property>
         <obj_property name="ObjectShortName">mc_aux_out0[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_aux_out1">
         <obj_property name="ElementShortName">mc_aux_out1[3:0]</obj_property>
         <obj_property name="ObjectShortName">mc_aux_out1[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_cmd_wren">
         <obj_property name="ElementShortName">mc_cmd_wren</obj_property>
         <obj_property name="ObjectShortName">mc_cmd_wren</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_ctl_wren">
         <obj_property name="ElementShortName">mc_ctl_wren</obj_property>
         <obj_property name="ObjectShortName">mc_ctl_wren</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_cmd">
         <obj_property name="ElementShortName">mc_cmd[2:0]</obj_property>
         <obj_property name="ObjectShortName">mc_cmd[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_cas_slot">
         <obj_property name="ElementShortName">mc_cas_slot[1:0]</obj_property>
         <obj_property name="ObjectShortName">mc_cas_slot[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_data_offset">
         <obj_property name="ElementShortName">mc_data_offset[5:0]</obj_property>
         <obj_property name="ObjectShortName">mc_data_offset[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_data_offset_1">
         <obj_property name="ElementShortName">mc_data_offset_1[5:0]</obj_property>
         <obj_property name="ObjectShortName">mc_data_offset_1[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_data_offset_2">
         <obj_property name="ElementShortName">mc_data_offset_2[5:0]</obj_property>
         <obj_property name="ObjectShortName">mc_data_offset_2[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_rank_cnt">
         <obj_property name="ElementShortName">mc_rank_cnt[1:0]</obj_property>
         <obj_property name="ObjectShortName">mc_rank_cnt[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_memctl_top/mem_ctl_top/phy_conv/mc_wrdata_en">
         <obj_property name="ElementShortName">mc_wrdata_en</obj_property>
         <obj_property name="ObjectShortName">mc_wrdata_en</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
