DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
]
instances [
(Instance
name "clk_mux_inst"
duLibraryName "mopshub_lib"
duName "clk_mux_fake"
elements [
]
mwi 0
uid 199,0
)
(Instance
name "emp_bram_gen_inst"
duLibraryName "mopshub_lib"
duName "emp_bram_gen"
elements [
(GiElement
name "MEMORY_DEPTH"
type "integer"
value "MEMORY_DEPTH"
)
(GiElement
name "MEMORY_WIDTH"
type "integer"
value "32"
)
]
mwi 0
uid 203,0
)
(Instance
name "emp_elink_mem_interface_regs_inst"
duLibraryName "mopshub_lib"
duName "emp_elink_mem_interface_regs"
elements [
(GiElement
name "AXI_ADDR_WIDTH"
type "integer"
value "AXI_ADDR_WIDTH"
po "--BASEADDR       : std_logic_vector(31 downto 0) := x\"A2000000\" -- the register file's system base address"
apo 0
e "-- width of the AXI address bus"
)
]
mwi 0
uid 211,0
)
]
embeddedInstances [
(EmbeddedInstance
name "SM"
number "17"
view 1
machine (Machine
name "fsm_state"
children [
(Machine
name "fsm_state"
children [
]
stateSignalName "fsm_state"
)
]
)
)
(EmbeddedInstance
name "eb1"
number "18"
)
(EmbeddedInstance
name "clk_change"
number "19"
)
(EmbeddedInstance
name "eb2"
number "20"
)
(EmbeddedInstance
name "cdc_axi_2_fsm"
number "21"
)
(EmbeddedInstance
name "cdc_fsm_2_axi"
number "22"
)
(EmbeddedInstance
name "eb3"
number "23"
)
]
properties [
(HdrProperty
class "HDS"
name "DocView"
value "emp_elink_memory_interface_entity.vhd"
)
(HdrProperty
class "HDS"
name "DocViewState"
value "1678962087"
)
(HdrProperty
class "HDS"
name "DocView"
value "emp_elink_memory_interface_entity.vhd"
)
(HdrProperty
class "HDS"
name "DocViewState"
value ""
)
]
)
version "32.1"
newIbd 1
appVersion "2019.4 (Build 4)"
model (IbdDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/emp_elink_memory_interface/@behavioral.ibd.info"
)
(vvPair
variable "SideDataUserDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/emp_elink_memory_interface/@behavioral.ibd.user"
)
(vvPair
variable "SourceDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "Behavioral"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/emp_elink_memory_interface"
)
(vvPair
variable "d_logical"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/emp_elink_memory_interface"
)
(vvPair
variable "date"
value "03/16/23"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "16"
)
(vvPair
variable "entity_name"
value "emp_elink_memory_interface"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "@behavioral.ibd"
)
(vvPair
variable "f_logical"
value "Behavioral.ibd"
)
(vvPair
variable "f_noext"
value "@behavioral"
)
(vvPair
variable "graphical_source_author"
value "dcs"
)
(vvPair
variable "graphical_source_date"
value "03/16/23"
)
(vvPair
variable "graphical_source_group"
value "dcs"
)
(vvPair
variable "graphical_source_host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "graphical_source_time"
value "12:44:00"
)
(vvPair
variable "group"
value "dcs"
)
(vvPair
variable "host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "mopshub_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/mopshub_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/mopshub_lib/ps"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "library_downstream_QuestaSimSimulator"
value "$HDS_PROJECT_DIR/mopshub_lib/sim"
)
(vvPair
variable "library_downstream_SvAssistantInvoke"
value "$HDS_PROJECT_DIR/mopshub_lib/svassistant"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "emp_elink_memory_interface"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/emp_elink_memory_interface/@behavioral.ibd"
)
(vvPair
variable "p_logical"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/emp_elink_memory_interface/Behavioral.ibd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "mopshub"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "ibd"
)
(vvPair
variable "this_file"
value "@behavioral"
)
(vvPair
variable "this_file_logical"
value "Behavioral"
)
(vvPair
variable "time"
value "12:44:00"
)
(vvPair
variable "unit"
value "emp_elink_memory_interface"
)
(vvPair
variable "user"
value "dcs"
)
(vvPair
variable "version"
value "2019.4 (Build 4)"
)
(vvPair
variable "view"
value "Behavioral"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 1,0
optionalChildren [
*1 (Property
uid 40,0
pclass "HDS"
pname "DocView"
pvalue "emp_elink_memory_interface_entity.vhd"
ptn "String"
)
*2 (Property
uid 41,0
pclass "HDS"
pname "DocViewState"
pvalue "1678962087"
ptn "String"
)
*3 (Property
uid 718,0
pclass "HDS"
pname "DocView"
pvalue "emp_elink_memory_interface_entity.vhd"
ptn "String"
)
*4 (Property
uid 719,0
pclass "HDS"
pname "DocViewState"
ptn "String"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *5 (PackageList
uid 2,0
stg "VerticalLayoutStrategy"
textVec [
*6 (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*7 (MLText
uid 4,0
va (VaSet
font "courier,8,0"
)
xt "0,900,15000,3600"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 5,0
stg "VerticalLayoutStrategy"
textVec [
*8 (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*9 (Text
uid 7,0
va (VaSet
font "courier,8,1"
)
xt "20000,900,31500,1800"
st "Pre-module directives:"
blo "20000,1600"
)
*10 (MLText
uid 8,0
va (VaSet
font "courier,8,0"
)
xt "20000,1800,30100,3600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*11 (Text
uid 9,0
va (VaSet
font "courier,8,1"
)
xt "20000,3600,32000,4500"
st "Post-module directives:"
blo "20000,4300"
)
*12 (MLText
uid 10,0
va (VaSet
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*13 (Text
uid 11,0
va (VaSet
font "courier,8,1"
)
xt "20000,4500,31500,5400"
st "End-module directives:"
blo "20000,5200"
)
*14 (MLText
uid 12,0
va (VaSet
font "courier,8,0"
)
xt "20000,5400,20000,5400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1015,690"
viewArea "0,0,0,0"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
logical (IbdLogical
uid 13,0
colContainer (IbdColContainer
uid 14,0
optionalChildren [
*15 (IbdInterface
ordering 1
uid 15,0
name "emp_elink_memory_interface"
on 8
fa [
(IbdNFA
io "I"
c *16 (IbdNet
d (Decl
n "BASEADDR"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- the register file's system base address1"
o 49
)
uid 143,0
on 60
nodes [
&15
*17 (IbdHdsComponent
archFileType "UNKNOWN"
p [
*18 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "BASEADDR"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- the register file's system base address"
preAdd 0
posAdd 0
o 1
)
)
)
*19 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "axi_aclk"
t "std_logic"
prec "-- Clock and Reset"
preAdd 0
posAdd 0
o 2
)
)
)
*20 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "axi_aresetn"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*21 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "s_axi_awaddr"
t "std_logic_vector"
b "(AXI_ADDR_WIDTH - 1 downto 0)"
prec "-- AXI Write Address Channel"
preAdd 0
posAdd 0
o 4
)
)
)
*22 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "s_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
eolc "-- sigasi @suppress \"Unused port\""
preAdd 0
posAdd 0
o 5
)
)
)
*23 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "s_axi_awvalid"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*24 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_awready"
t "std_logic"
preAdd 0
posAdd 0
o 7
)
)
)
*25 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "s_axi_wdata"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- AXI Write Data Channel"
preAdd 0
posAdd 0
o 8
)
)
)
*26 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "s_axi_wstrb"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 9
)
)
)
*27 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "s_axi_wvalid"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*28 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_wready"
t "std_logic"
preAdd 0
posAdd 0
o 11
)
)
)
*29 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "s_axi_araddr"
t "std_logic_vector"
b "(AXI_ADDR_WIDTH - 1 downto 0)"
prec "-- AXI Read Address Channel"
preAdd 0
posAdd 0
o 12
)
)
)
*30 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "s_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
eolc "-- sigasi @suppress \"Unused port\""
preAdd 0
posAdd 0
o 13
)
)
)
*31 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "s_axi_arvalid"
t "std_logic"
preAdd 0
posAdd 0
o 14
)
)
)
*32 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_arready"
t "std_logic"
preAdd 0
posAdd 0
o 15
)
)
)
*33 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_rdata"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- AXI Read Data Channel"
preAdd 0
posAdd 0
o 16
)
)
)
*34 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 17
)
)
)
*35 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_rvalid"
t "std_logic"
preAdd 0
posAdd 0
o 18
)
)
)
*36 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "s_axi_rready"
t "std_logic"
preAdd 0
posAdd 0
o 19
)
)
)
*37 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- AXI Write Response Channel"
preAdd 0
posAdd 0
o 20
)
)
)
*38 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_bvalid"
t "std_logic"
preAdd 0
posAdd 0
o 21
)
)
)
*39 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "s_axi_bready"
t "std_logic"
preAdd 0
posAdd 0
o 22
)
)
)
*40 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "magic_strobe"
t "std_logic"
prec "-- User Ports"
eolc "-- Strobe signal for register 'magic' (pulsed when the register is read from the bus)"
preAdd 0
posAdd 0
o 23
)
)
)
*41 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "magic_value"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- Value of register 'magic', field 'value'"
preAdd 0
posAdd 0
o 24
)
)
)
*42 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "command_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'command' (pulsed when the register is written from the bus)"
preAdd 0
posAdd 0
o 25
)
)
)
*43 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "command_mem_read_write"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'command', field 'mem_read_write'"
preAdd 0
posAdd 0
o 26
)
)
)
*44 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "command_start_uplink_storage"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'command', field 'start_uplink_storage'"
preAdd 0
posAdd 0
o 27
)
)
)
*45 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "command_start_downlink_delivery"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'command', field 'start_downlink_delivery'"
preAdd 0
posAdd 0
o 28
)
)
)
*46 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "command_reset"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'command', field 'reset'"
preAdd 0
posAdd 0
o 29
)
)
)
*47 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "command_downlink_loop"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'command', field 'downlink_loop'"
preAdd 0
posAdd 0
o 30
)
)
)
*48 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "status_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'status' (pulsed when the register is read from the bus)"
preAdd 0
posAdd 0
o 31
)
)
)
*49 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "status_done"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'status', field 'done'"
preAdd 0
posAdd 0
o 32
)
)
)
*50 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "mem_addr_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'mem_addr' (pulsed when the register is written from the bus)"
preAdd 0
posAdd 0
o 33
)
)
)
*51 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "mem_addr_value"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- Value of register 'mem_addr', field 'value'"
preAdd 0
posAdd 0
o 34
)
)
)
*52 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "mem_write_data_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'mem_write_data' (pulsed when the register is written from the bus)"
preAdd 0
posAdd 0
o 35
)
)
)
*53 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "mem_write_data_value"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- Value of register 'mem_write_data', field 'value'"
preAdd 0
posAdd 0
o 36
)
)
)
*54 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "mem_read_data_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'mem_read_data' (pulsed when the register is read from the bus)"
preAdd 0
posAdd 0
o 37
)
)
)
*55 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "mem_read_data_value"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- Value of register 'mem_read_data', field 'value'"
preAdd 0
posAdd 0
o 38
)
)
)
*56 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "elink_group_sel_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'elink_group_sel' (pulsed when the register is written from the bus)"
preAdd 0
posAdd 0
o 39
)
)
)
*57 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "elink_group_sel_value"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- Value of register 'elink_group_sel', field 'value'"
preAdd 0
posAdd 0
o 40
)
)
)
*58 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "int_enable_strobe"
t "std_logic"
eolc "-- Strobe signal for register 'int_enable' (pulsed when the register is written from the bus)"
preAdd 0
posAdd 0
o 41
)
)
)
*59 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "int_enable_value"
t "std_logic_vector"
b "(0 downto 0)"
eolc "-- Value of register 'int_enable', field 'value'"
preAdd 0
posAdd 0
o 42
)
)
)
]
inst "emp_elink_mem_interface_regs_inst"
lib "mopshub_lib"
ele [
(GiElement
name "AXI_ADDR_WIDTH"
type "integer"
value "AXI_ADDR_WIDTH"
po "--BASEADDR       : std_logic_vector(31 downto 0) := x\"A2000000\" -- the register file's system base address"
apo 0
e "-- width of the AXI address bus"
)
]
ordering 1
uid 211,0
name "emp_elink_mem_interface_regs"
on 17
fa [
(IbdCFA
l "magic_value"
p &41
c *60 (IbdNet
d (Decl
n "magic_value"
t "std_logic_vector"
b "(31 downto 0)"
o 2
)
uid 49,0
on 12
nodes [
&17
]
)
)
(IbdCFA
l "status_strobe"
p &48
c *61 (IbdNet
d (Decl
n "status_strobe"
t "std_logic"
o 9
)
uid 63,0
on 20
nodes [
&17
]
)
)
(IbdCFA
l "status_done"
p &49
c *62 (IbdNet
d (Decl
n "status_done"
t "std_logic_vector"
b "(0 downto 0)"
o 10
)
uid 65,0
on 21
nodes [
&17
]
)
)
(IbdCFA
l "command_mem_read_write"
p &43
c *63 (IbdNet
d (Decl
n "command_mem_read_write"
t "std_logic_vector"
b "(0 downto 0)"
o 4
)
uid 53,0
optionalChildren [
*64 (IbdWire
slice "(0)"
uid 207,0
on 15
nodes [
*65 (IbdHdsComponent
archFileType "UNKNOWN"
p [
*66 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "clka"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*67 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "clkb"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*68 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "ena"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*69 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "enb"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*70 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "wea"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*71 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "web"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*72 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "addra"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 7
)
)
)
*73 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "addrb"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
)
)
)
*74 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "dina"
t "std_logic_vector"
b "(MEMORY_WIDTH - 1 downto 0)"
preAdd 0
posAdd 0
o 9
)
)
)
*75 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "dinb"
t "std_logic_vector"
b "(MEMORY_WIDTH - 1 downto 0)"
preAdd 0
posAdd 0
o 10
)
)
)
*76 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "douta"
t "std_logic_vector"
b "(MEMORY_WIDTH - 1 downto 0)"
preAdd 0
posAdd 0
o 11
)
)
)
*77 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "doutb"
t "std_logic_vector"
b "(MEMORY_WIDTH - 1 downto 0)"
preAdd 0
posAdd 0
o 12
)
)
)
]
inst "emp_bram_gen_inst"
lib "mopshub_lib"
ele [
(GiElement
name "MEMORY_DEPTH"
type "integer"
value "MEMORY_DEPTH"
)
(GiElement
name "MEMORY_WIDTH"
type "integer"
value "32"
)
]
uid 203,0
name "emp_bram_gen"
on 14
fa [
(IbdCFA
l "addrb"
p &73
c *78 (IbdNet
d (Decl
n "mem_addr_value"
t "std_logic_vector"
b "(31 downto 0)"
o 12
)
uid 69,0
on 23
nodes [
&65
&17
]
)
)
(IbdCFA
l "clka"
p &66
c *79 (IbdNet
d (Decl
n "downlink_clk_40MHz"
t "std_logic"
o 52
)
uid 149,0
on 63
nodes [
&15
*80 (IbdHdsComponent
archFileType "UNKNOWN"
p [
*81 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "clk_downlink"
t "std_logic"
prec "-- Clock in ports"
preAdd 0
posAdd 0
o 1
)
)
)
*82 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "clk_in_sel"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*83 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "clk_mux"
t "std_logic"
prec "-- Clock out ports"
preAdd 0
posAdd 0
o 3
)
)
)
*84 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
prec "-- Status and control signals"
preAdd 0
posAdd 0
o 4
)
)
)
*85 (IbdCptPort
p (LogicalPort
lang 11
m 1
decl (Decl
n "locked"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*86 (IbdCptPort
p (LogicalPort
lang 11
decl (Decl
n "clk_uplink"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
]
inst "clk_mux_inst"
lib "mopshub_lib"
ele [
]
bc " 8 bits per elink @320MHz, 16 bits per elink @640MHz, 32 bits per elink @1280Mbps
 stores 32 bits (1 to 4 elinks) at time
"
uid 199,0
name "clk_mux_fake"
on 11
fa [
(IbdCFA
l "clk_mux"
p &83
c *87 (IbdNet
d (Decl
n "mux_clk_s"
t "std_logic"
o 21
)
uid 87,0
on 32
nodes [
&80
]
)
)
(IbdCFA
l "clk_uplink"
p &86
c *88 (IbdNet
d (Decl
n "uplink_clk_40MHz"
t "std_logic"
o 51
)
uid 147,0
on 62
nodes [
&15
&80
]
)
)
(IbdCFA
l "clk_downlink"
p &81
c &79
)
(IbdCFA
l "clk_in_sel"
p &82
c *89 (IbdNet
d (Decl
n "clk_sel"
t "std_logic"
o 22
i "'0'"
)
uid 89,0
on 33
nodes [
&80
]
)
)
(IbdCFA
l "locked"
p &85
c *90 (IbdNet
d (Decl
n "clk_lock_rdy"
t "std_logic"
o 24
)
uid 93,0
on 35
nodes [
&80
]
)
)
(IbdCFA
l "reset"
p &84
c *91 (IbdNet
d (Decl
n "clk_rst"
t "std_logic"
o 25
i "'0'"
)
uid 95,0
on 36
nodes [
&80
]
)
)
]
dec [
]
ucp [
]
)
&65
]
)
)
(IbdCFA
l "enb"
f "enb"
p &69
io "*"
c *92 (IbdExpr
uid 209,0
on 10
nodes [
&65
]
expr "'1'"
)
)
(IbdCFA
l "douta"
p &76
c *93 (IbdNet
d (Decl
n "downword_buff"
t "std_logic_vector"
b "(31 downto 0)"
o 32
)
uid 109,0
on 43
nodes [
&65
]
)
)
(IbdCFA
l "doutb"
p &77
c *94 (IbdNet
d (Decl
n "mem_read_data_value"
t "std_logic_vector"
b "(31 downto 0)"
o 16
)
uid 77,0
on 27
nodes [
&65
&17
]
)
)
(IbdCFA
l "dinb"
p &75
c *95 (IbdNet
d (Decl
n "mem_write_data_value"
t "std_logic_vector"
b "(31 downto 0)"
o 14
)
uid 73,0
on 25
nodes [
&65
&17
]
)
)
(IbdCFA
l "clkb"
p &67
c *96 (IbdNet
d (Decl
n "axi_aclk"
t "std_logic"
prec "-- AXI
-- Clock and Reset"
preAdd 0
o 56
)
uid 157,0
on 67
nodes [
&15
&65
&17
]
)
)
(IbdCFA
l "ena"
p &68
c *97 (IbdNet
d (Decl
n "en_s"
t "std_logic"
o 28
)
uid 101,0
on 39
nodes [
&65
]
)
)
(IbdCFA
l "wea"
p &70
c *98 (IbdNet
d (Decl
n "we_s"
t "std_logic"
o 29
)
uid 103,0
on 40
nodes [
&65
]
)
)
(IbdCFA
l "addra"
p &72
c *99 (IbdNet
d (Decl
n "addr_s"
t "std_logic_vector"
b "(31 downto 0)"
o 30
)
uid 105,0
on 41
nodes [
&65
]
)
)
(IbdCFA
l "dina"
p &74
c *100 (IbdNet
d (Decl
n "upword_buff"
t "std_logic_vector"
b "(31 downto 0)"
o 31
)
uid 107,0
on 42
nodes [
&65
]
)
)
(IbdCFA
l "web"
p &71
c &64
)
]
dec [
(IbdCFA
f "*"
p &0
io "I"
dt 1
c &63
)
]
ucp [
]
)
]
net &63
)
]
on 14
nodes [
&17
&65
]
)
)
(IbdCFA
l "elink_group_sel_value"
p &57
c *101 (IbdNet
d (Decl
n "elink_group_sel_value"
t "std_logic_vector"
b "(3 downto 0)"
o 18
)
uid 81,0
on 29
nodes [
&17
]
)
)
(IbdCFA
l "int_enable_strobe"
p &58
c *102 (IbdNet
d (Decl
n "int_enable_strobe"
t "std_logic"
o 19
)
uid 83,0
on 30
nodes [
&17
]
)
)
(IbdCFA
l "int_enable_value"
p &59
c *103 (IbdNet
d (Decl
n "int_enable_value"
t "std_logic_vector"
b "(0 downto 0)"
o 20
)
uid 85,0
on 31
nodes [
&17
]
)
)
(IbdCFA
l "mem_addr_strobe"
p &50
c *104 (IbdNet
d (Decl
n "mem_addr_strobe"
t "std_logic"
o 11
)
uid 67,0
on 22
nodes [
&17
]
)
)
(IbdCFA
l "mem_addr_value"
p &51
c &78
)
(IbdCFA
l "command_reset"
p &46
c *105 (IbdNet
d (Decl
n "command_reset"
t "std_logic_vector"
b "(0 downto 0)"
o 7
)
uid 59,0
on 18
nodes [
&17
]
)
)
(IbdCFA
l "command_downlink_loop"
p &47
c *106 (IbdNet
d (Decl
n "command_downlink_loop"
t "std_logic_vector"
b "(0 downto 0)"
o 8
)
uid 61,0
on 19
nodes [
&17
]
)
)
(IbdCFA
l "BASEADDR"
p &18
c &16
)
(IbdCFA
l "s_axi_awready"
p &24
c *107 (IbdNet
d (Decl
n "s_axi_awready"
t "std_logic"
o 61
)
uid 167,0
on 72
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_wdata"
p &25
c *108 (IbdNet
d (Decl
n "s_axi_wdata"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- AXI Write Data Channel"
preAdd 0
o 62
)
uid 169,0
on 73
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_wstrb"
p &26
c *109 (IbdNet
d (Decl
n "s_axi_wstrb"
t "std_logic_vector"
b "(3 downto 0)"
o 63
)
uid 171,0
on 74
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_wvalid"
p &27
c *110 (IbdNet
d (Decl
n "s_axi_wvalid"
t "std_logic"
o 64
)
uid 173,0
on 75
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_wready"
p &28
c *111 (IbdNet
d (Decl
n "s_axi_wready"
t "std_logic"
o 65
)
uid 175,0
on 76
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_araddr"
p &29
c *112 (IbdNet
d (Decl
n "s_axi_araddr"
t "std_logic_vector"
b "(AXI_ADDR_WIDTH - 1 downto 0)"
prec "-- AXI Read Address Channel"
preAdd 0
o 66
)
uid 177,0
on 77
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_arprot"
p &30
c *113 (IbdNet
d (Decl
n "s_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
o 67
)
uid 179,0
on 78
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_arvalid"
p &31
c *114 (IbdNet
d (Decl
n "s_axi_arvalid"
t "std_logic"
o 68
)
uid 181,0
on 79
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_arready"
p &32
c *115 (IbdNet
d (Decl
n "s_axi_arready"
t "std_logic"
o 69
)
uid 183,0
on 80
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_rdata"
p &33
c *116 (IbdNet
d (Decl
n "s_axi_rdata"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- AXI Read Data Channel"
preAdd 0
o 70
)
uid 185,0
on 81
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_rresp"
p &34
c *117 (IbdNet
d (Decl
n "s_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
o 71
)
uid 187,0
on 82
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_rvalid"
p &35
c *118 (IbdNet
d (Decl
n "s_axi_rvalid"
t "std_logic"
o 72
)
uid 189,0
on 83
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_rready"
p &36
c *119 (IbdNet
d (Decl
n "s_axi_rready"
t "std_logic"
o 73
)
uid 191,0
on 84
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_bresp"
p &37
c *120 (IbdNet
d (Decl
n "s_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- AXI Write Response Channel"
preAdd 0
o 74
)
uid 193,0
on 85
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_bvalid"
p &38
c *121 (IbdNet
d (Decl
n "s_axi_bvalid"
t "std_logic"
o 75
)
uid 195,0
on 86
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_bready"
p &39
c *122 (IbdNet
d (Decl
n "s_axi_bready"
t "std_logic"
o 76
)
uid 197,0
on 87
nodes [
&15
&17
]
)
)
(IbdCFA
l "mem_read_data_strobe"
p &54
c *123 (IbdNet
d (Decl
n "mem_read_data_strobe"
t "std_logic"
o 15
)
uid 75,0
on 26
nodes [
&17
]
)
)
(IbdCFA
l "mem_read_data_value"
p &55
c &94
)
(IbdCFA
l "elink_group_sel_strobe"
p &56
c *124 (IbdNet
d (Decl
n "elink_group_sel_strobe"
t "std_logic"
o 17
)
uid 79,0
on 28
nodes [
&17
]
)
)
(IbdCFA
l "command_start_uplink_storage"
p &44
c *125 (IbdNet
d (Decl
n "command_start_uplink_storage"
t "std_logic_vector"
b "(0 downto 0)"
o 5
)
uid 55,0
on 16
nodes [
&17
]
)
)
(IbdCFA
l "command_start_downlink_delivery"
p &45
c *126 (IbdNet
d (Decl
n "command_start_downlink_delivery"
t "std_logic_vector"
b "(0 downto 0)"
o 6
)
uid 57,0
on 17
nodes [
&17
]
)
)
(IbdCFA
l "mem_write_data_strobe"
p &52
c *127 (IbdNet
d (Decl
n "mem_write_data_strobe"
t "std_logic"
o 13
)
uid 71,0
on 24
nodes [
&17
]
)
)
(IbdCFA
l "mem_write_data_value"
p &53
c &95
)
(IbdCFA
l "command_strobe"
p &42
c *128 (IbdNet
d (Decl
n "command_strobe"
t "std_logic"
o 3
)
uid 51,0
on 13
nodes [
&17
]
)
)
(IbdCFA
l "axi_aclk"
p &19
c &96
)
(IbdCFA
l "axi_aresetn"
p &20
c *129 (IbdNet
d (Decl
n "axi_aresetn"
t "std_logic"
o 57
)
uid 159,0
on 68
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_awaddr"
p &21
c *130 (IbdNet
d (Decl
n "s_axi_awaddr"
t "std_logic_vector"
b "(AXI_ADDR_WIDTH - 1 downto 0)"
prec "-- AXI Write Address Channel"
preAdd 0
o 58
)
uid 161,0
on 69
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_awprot"
p &22
c *131 (IbdNet
d (Decl
n "s_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
o 59
)
uid 163,0
on 70
nodes [
&15
&17
]
)
)
(IbdCFA
l "s_axi_awvalid"
p &23
c *132 (IbdNet
d (Decl
n "s_axi_awvalid"
t "std_logic"
o 60
)
uid 165,0
on 71
nodes [
&15
&17
]
)
)
(IbdCFA
l "magic_strobe"
p &40
c *133 (IbdNet
d (Decl
n "magic_strobe"
t "std_logic"
prec "-- User signals:"
preAdd 0
o 1
)
uid 47,0
on 11
nodes [
&17
]
)
)
]
dec [
]
ucp [
]
)
]
)
)
(IbdNFA
io "I"
c *134 (IbdNet
d (Decl
n "rst"
t "std_logic"
o 50
)
uid 145,0
on 61
nodes [
&15
]
)
)
(IbdNFA
io "I"
c &88
)
(IbdNFA
io "I"
c &79
)
(IbdNFA
io "I"
c *135 (IbdNet
d (Decl
n "uplink_data"
t "std_logic_vector"
b "(229 downto 0)"
eolc "--!     * *FEC5 / 10.24 Gbps*: 230bit"
o 53
)
uid 151,0
on 64
nodes [
&15
]
)
)
(IbdNFA
io "O"
c &107
)
(IbdNFA
io "I"
c &108
)
(IbdNFA
io "I"
c &109
)
(IbdNFA
io "I"
c &110
)
(IbdNFA
io "O"
c &111
)
(IbdNFA
io "I"
c &112
)
(IbdNFA
io "I"
c &113
)
(IbdNFA
io "I"
c &114
)
(IbdNFA
io "O"
c &115
)
(IbdNFA
io "O"
c &116
)
(IbdNFA
io "O"
c &117
)
(IbdNFA
io "O"
c &118
)
(IbdNFA
io "I"
c &119
)
(IbdNFA
io "O"
c &120
)
(IbdNFA
io "O"
c &121
)
(IbdNFA
io "I"
c &122
)
(IbdNFA
io "O"
c *136 (IbdNet
d (Decl
n "downlink_data"
t "std_logic_vector"
b "(31 downto 0)"
o 54
)
uid 153,0
on 65
nodes [
&15
]
)
)
(IbdNFA
io "O"
c *137 (IbdNet
d (Decl
n "intr_done"
t "std_logic"
o 55
)
uid 155,0
on 66
nodes [
&15
]
)
)
(IbdNFA
io "I"
c &96
)
(IbdNFA
io "I"
c &129
)
(IbdNFA
io "I"
c &130
)
(IbdNFA
io "I"
c &131
)
(IbdNFA
io "I"
c &132
)
]
dec [
]
)
&80
&65
&17
*138 (IbdEB
uid 215,0
optionalChildren [
*139 (SmEmbeddedModel
version "27.1"
model (StateMachine
uid 217,0
optionalChildren [
*140 (ConcurrentSM
uid 440,0
topDiagram (StateDiagram
LanguageMgr "None"
uid 441,0
optionalChildren [
*141 (State
uid 481,0
shape (Circle
uid 482,0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "0,32768,49152"
lineWidth 2
)
xt "40216,4000,46216,10000"
radius 3000
)
name (Text
uid 483,0
va (VaSet
font "courier,10,1"
)
xt "42016,6500,44416,7500"
st "idle"
ju 0
blo "43216,7300"
tm "ONodeName"
)
wait (TextAssociate
uid 484,0
ps "CenterOffsetStrategy"
text (Text
uid 485,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "courier,10,1"
)
xt "43616,7400,47216,8400"
st "wait 2"
blo "43616,8200"
tm "SmWaitText"
)
)
encoding (Text
uid 486,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "43216,7900,43216,7900"
blo "43216,7900"
tm "SmEncodingMgr"
)
actionBlk (SmStateActionsBlock
uid 489,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 490,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "47116,9900,47316,10100"
)
autoResize 1
tline (Line
uid 491,0
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
xt "43216,7000,43216,7000"
pts [
"43216,7000"
"43216,7000"
]
)
bline (Line
uid 492,0
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
xt "43216,7000,43216,7000"
pts [
"43216,7000"
"43216,7000"
]
)
ttri (Triangle
uid 493,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "42766,6825,43116,7175"
)
btri (Triangle
uid 494,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "42766,6825,43116,7175"
)
entryActions (MLText
uid 495,0
va (VaSet
font "courier,8,0"
)
xt "43216,7000,43216,7000"
tm "Actions"
)
inActions (MLText
uid 496,0
va (VaSet
font "courier,8,0"
)
xt "43216,7000,43216,7000"
tm "Actions"
)
exitActions (MLText
uid 497,0
va (VaSet
font "courier,8,0"
)
xt "43216,7000,43216,7000"
tm "Actions"
)
)
caseExpr (TextAssociate
uid 487,0
ps "CenterOffsetStrategy"
text (MLText
uid 488,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "41066,7800,46566,8700"
st "CASE: expr"
tm "SmCaseExpr"
)
)
impLoop 0
)
*142 (State
uid 498,0
shape (Circle
uid 499,0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "0,32768,49152"
lineWidth 2
)
xt "36283,76558,50029,90304"
radius 6873
)
name (Text
uid 500,0
va (VaSet
font "courier,10,1"
)
xt "36856,82931,49456,83931"
st "uplink_wait_for_lock"
ju 0
blo "43156,83731"
tm "ONodeName"
)
wait (TextAssociate
uid 501,0
ps "CenterOffsetStrategy"
text (Text
uid 502,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "courier,10,1"
)
xt "43556,83831,47156,84831"
st "wait 2"
blo "43556,84631"
tm "SmWaitText"
)
)
encoding (Text
uid 503,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "43156,84331,43156,84331"
blo "43156,84331"
tm "SmEncodingMgr"
)
actionBlk (SmStateActionsBlock
uid 506,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 507,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "47056,86331,47256,86531"
)
autoResize 1
tline (Line
uid 508,0
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
xt "43156,83431,43156,83431"
pts [
"43156,83431"
"43156,83431"
]
)
bline (Line
uid 509,0
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
xt "43156,83431,43156,83431"
pts [
"43156,83431"
"43156,83431"
]
)
ttri (Triangle
uid 510,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "42706,83256,43056,83606"
)
btri (Triangle
uid 511,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "42706,83256,43056,83606"
)
entryActions (MLText
uid 512,0
va (VaSet
font "courier,8,0"
)
xt "43156,83431,43156,83431"
tm "Actions"
)
inActions (MLText
uid 513,0
va (VaSet
font "courier,8,0"
)
xt "43156,83431,43156,83431"
tm "Actions"
)
exitActions (MLText
uid 514,0
va (VaSet
font "courier,8,0"
)
xt "43156,83431,43156,83431"
tm "Actions"
)
)
caseExpr (TextAssociate
uid 504,0
ps "CenterOffsetStrategy"
text (MLText
uid 505,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "41006,84231,46506,85131"
st "CASE: expr"
tm "SmCaseExpr"
)
)
ifStyle 2
impLoop 0
)
*143 (State
uid 515,0
shape (Circle
uid 516,0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "0,32768,49152"
lineWidth 2
)
xt "2633,56821,17567,71755"
radius 7467
)
name (Text
uid 517,0
va (VaSet
font "courier,10,1"
)
xt "3200,63788,17000,64788"
st "downlink_wait_for_lock"
ju 0
blo "10100,64588"
tm "ONodeName"
)
wait (TextAssociate
uid 518,0
ps "CenterOffsetStrategy"
text (Text
uid 519,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "courier,10,1"
)
xt "10500,64688,14100,65688"
st "wait 2"
blo "10500,65488"
tm "SmWaitText"
)
)
encoding (Text
uid 520,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "10100,65188,10100,65188"
blo "10100,65188"
tm "SmEncodingMgr"
)
actionBlk (SmStateActionsBlock
uid 523,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 524,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "14000,67188,14200,67388"
)
autoResize 1
tline (Line
uid 525,0
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
xt "10100,64288,10100,64288"
pts [
"10100,64288"
"10100,64288"
]
)
bline (Line
uid 526,0
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
xt "10100,64288,10100,64288"
pts [
"10100,64288"
"10100,64288"
]
)
ttri (Triangle
uid 527,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "9650,64113,10000,64463"
)
btri (Triangle
uid 528,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "9650,64113,10000,64463"
)
entryActions (MLText
uid 529,0
va (VaSet
font "courier,8,0"
)
xt "10100,64288,10100,64288"
tm "Actions"
)
inActions (MLText
uid 530,0
va (VaSet
font "courier,8,0"
)
xt "10100,64288,10100,64288"
tm "Actions"
)
exitActions (MLText
uid 531,0
va (VaSet
font "courier,8,0"
)
xt "10100,64288,10100,64288"
tm "Actions"
)
)
caseExpr (TextAssociate
uid 521,0
ps "CenterOffsetStrategy"
text (MLText
uid 522,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "7950,65088,13450,65988"
st "CASE: expr"
tm "SmCaseExpr"
)
)
ifStyle 2
impLoop 0
)
*144 (State
uid 532,0
shape (Circle
uid 533,0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "0,32768,49152"
lineWidth 2
)
xt "70613,20402,81989,31778"
radius 5688
)
name (Text
uid 534,0
va (VaSet
font "courier,10,1"
)
xt "71201,25590,81401,26590"
st "uplink_receiving"
ju 0
blo "76301,26390"
tm "ONodeName"
)
wait (TextAssociate
uid 535,0
ps "CenterOffsetStrategy"
text (Text
uid 536,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "courier,10,1"
)
xt "76701,26490,80301,27490"
st "wait 2"
blo "76701,27290"
tm "SmWaitText"
)
)
encoding (Text
uid 537,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "76301,26990,76301,26990"
blo "76301,26990"
tm "SmEncodingMgr"
)
actionBlk (SmStateActionsBlock
uid 540,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 541,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "80201,28990,80401,29190"
)
autoResize 1
tline (Line
uid 542,0
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
xt "76301,26090,76301,26090"
pts [
"76301,26090"
"76301,26090"
]
)
bline (Line
uid 543,0
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
xt "76301,26090,76301,26090"
pts [
"76301,26090"
"76301,26090"
]
)
ttri (Triangle
uid 544,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "75851,25915,76201,26265"
)
btri (Triangle
uid 545,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "75851,25915,76201,26265"
)
entryActions (MLText
uid 546,0
va (VaSet
font "courier,8,0"
)
xt "76301,26090,76301,26090"
tm "Actions"
)
inActions (MLText
uid 547,0
va (VaSet
font "courier,8,0"
)
xt "76301,26090,125801,29690"
st "upword_buff <= uplink_data(elink_group_sel_value_int*32 + 31 downto elink_group_sel_value_int*32);
en_s        <= '1';
we_s        <= '1';
addr_unsig  <= addr_unsig + 1;"
tm "Actions"
)
exitActions (MLText
uid 548,0
va (VaSet
font "courier,8,0"
)
xt "76301,26090,76301,26090"
tm "Actions"
)
)
caseExpr (TextAssociate
uid 538,0
ps "CenterOffsetStrategy"
text (MLText
uid 539,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "74151,26890,79651,27790"
st "CASE: expr"
tm "SmCaseExpr"
)
)
ifStyle 2
impLoop 0
)
*145 (State
uid 549,0
shape (Circle
uid 550,0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "0,32768,49152"
lineWidth 2
)
xt "4443,20402,15819,31778"
radius 5688
)
name (Text
uid 551,0
va (VaSet
font "courier,10,1"
)
xt "5031,25590,15231,26590"
st "downlink_sending"
ju 0
blo "10131,26390"
tm "ONodeName"
)
wait (TextAssociate
uid 552,0
ps "CenterOffsetStrategy"
text (Text
uid 553,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "courier,10,1"
)
xt "10531,26490,14131,27490"
st "wait 2"
blo "10531,27290"
tm "SmWaitText"
)
)
encoding (Text
uid 554,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "10131,26990,10131,26990"
blo "10131,26990"
tm "SmEncodingMgr"
)
actionBlk (SmStateActionsBlock
uid 557,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 558,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "14031,28990,14231,29190"
)
autoResize 1
tline (Line
uid 559,0
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
xt "10131,26090,10131,26090"
pts [
"10131,26090"
"10131,26090"
]
)
bline (Line
uid 560,0
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
xt "10131,26090,10131,26090"
pts [
"10131,26090"
"10131,26090"
]
)
ttri (Triangle
uid 561,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "9681,25915,10031,26265"
)
btri (Triangle
uid 562,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "9681,25915,10031,26265"
)
entryActions (MLText
uid 563,0
va (VaSet
font "courier,8,0"
)
xt "10131,26090,10131,26090"
tm "Actions"
)
inActions (MLText
uid 564,0
va (VaSet
font "courier,8,0"
)
xt "10131,26090,28131,29690"
st "en_s          <= '1';
we_s          <= '0';
addr_unsig    <= addr_unsig + 1;
downlink_data <= downword_buff_tim;"
tm "Actions"
)
exitActions (MLText
uid 565,0
va (VaSet
font "courier,8,0"
)
xt "10131,26090,10131,26090"
tm "Actions"
)
)
caseExpr (TextAssociate
uid 555,0
ps "CenterOffsetStrategy"
text (MLText
uid 556,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "7981,26890,13481,27790"
st "CASE: expr"
tm "SmCaseExpr"
)
)
impLoop 0
)
*146 (State
uid 566,0
shape (Circle
uid 567,0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "0,32768,49152"
lineWidth 2
)
xt "70348,58304,82316,70272"
radius 5984
)
name (Text
uid 568,0
va (VaSet
font "courier,10,1"
)
xt "70932,63788,81732,64788"
st "waiting_for_reset"
ju 0
blo "76332,64588"
tm "ONodeName"
)
wait (TextAssociate
uid 569,0
ps "CenterOffsetStrategy"
text (Text
uid 570,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "courier,10,1"
)
xt "76732,64688,80332,65688"
st "wait 2"
blo "76732,65488"
tm "SmWaitText"
)
)
encoding (Text
uid 571,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "76332,65188,76332,65188"
blo "76332,65188"
tm "SmEncodingMgr"
)
actionBlk (SmStateActionsBlock
uid 574,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 575,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "80232,67188,80432,67388"
)
autoResize 1
tline (Line
uid 576,0
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
xt "76332,64288,76332,64288"
pts [
"76332,64288"
"76332,64288"
]
)
bline (Line
uid 577,0
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
xt "76332,64288,76332,64288"
pts [
"76332,64288"
"76332,64288"
]
)
ttri (Triangle
uid 578,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "75882,64113,76232,64463"
)
btri (Triangle
uid 579,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "75882,64113,76232,64463"
)
entryActions (MLText
uid 580,0
va (VaSet
font "courier,8,0"
)
xt "76332,64288,76332,64288"
tm "Actions"
)
inActions (MLText
uid 581,0
va (VaSet
font "courier,8,0"
)
xt "76332,64288,76332,64288"
tm "Actions"
)
exitActions (MLText
uid 582,0
va (VaSet
font "courier,8,0"
)
xt "76332,64288,76332,64288"
tm "Actions"
)
)
caseExpr (TextAssociate
uid 572,0
ps "CenterOffsetStrategy"
text (MLText
uid 573,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "74182,65088,79682,65988"
st "CASE: expr"
tm "SmCaseExpr"
)
)
)
*147 (SmResetPoint
uid 583,0
shape (CompositeShape
uid 584,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
optionalChildren [
(Pentagon
uid 585,0
sl 0
ro 270
xt "-5375,-11375,-3125,-10375"
)
(OrthoPolyLine
uid 586,0
sl 0
ro 270
va (VaSet
vasetType 3
)
xt "-4475,-11175,-3876,-10575"
pts [
"-3876,-10575"
"-4176,-10575"
"-4176,-11175"
"-4475,-11175"
]
)
(Line
uid 587,0
sl 0
ro 270
xt "-5126,-11050,-5026,-11000"
pts [
"-5126,-11000"
"-5026,-11050"
]
)
(Line
uid 588,0
sl 0
ro 270
xt "-5126,-11050,-5126,-10700"
pts [
"-5126,-10700"
"-5126,-11050"
]
)
(Circle
uid 589,0
layer 10
sl 0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,0"
)
xt "-4326,-11025,-4026,-10725"
radius 150
)
]
)
cond (SmControlCondition
uid 595,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 596,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,32768,49152"
)
xt "-5375,-12875,-475,-11775"
)
autoResize 1
cond (MLText
uid 597,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-5275,-12775,-575,-11875"
st "rst = '0'"
tm "SmControlConditionMgr"
)
)
prio (TransitionPriority
uid 592,0
ps "PercentageFromStartStrategy"
shape (Circle
uid 593,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "-3125,-11526,-1823,-10224"
radius 651
)
pr (Text
uid 594,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-2724,-11325,-2224,-10425"
st "1"
ju 0
blo "-2474,-10625"
tm "TransitionPriority"
)
padding "100,100"
)
name (TextAssociate
uid 590,0
ps "CenterOffsetStrategy"
text (Text
uid 591,0
va (VaSet
font "courier,8,0"
)
xt "-6875,-11325,-5375,-10425"
st "rst"
ju 2
blo "-5375,-10625"
tm "SmControlSignalNameMgr"
)
)
actions (TextAssociate
uid 598,0
ps "CenterOffsetStrategy"
text (MLText
uid 599,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2500,-6750,9500,-5850"
st "< Automatic >"
tm "Actions"
)
)
)
*148 (SmClockPoint
uid 600,0
shape (CompositeShape
uid 601,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
optionalChildren [
(Pentagon
uid 602,0
sl 0
ro 270
xt "-4250,-6375,-2000,-5375"
)
(OrthoPolyLine
uid 603,0
sl 0
ro 270
va (VaSet
vasetType 3
)
xt "-3350,-6175,-2751,-5575"
pts [
"-3350,-5575"
"-3051,-5575"
"-3051,-6175"
"-2751,-6175"
]
)
(Arc2D
pts [
"-3740,-5721"
"-3996,-6029"
"-3740,-6029"
]
uid 604,0
sl 0
ro 270
va (VaSet
vasetType 1
transparent 1
)
xt "-3996,-6029,-3740,-5721"
)
]
)
name (TextAssociate
uid 605,0
ps "CenterOffsetStrategy"
text (Text
uid 606,0
va (VaSet
font "courier,8,0"
)
xt "-9250,-6375,-4750,-5475"
st "mux_clk_s"
ju 2
blo "-4750,-5675"
tm "SmControlSignalNameMgr"
)
)
cond (SmControlCondition
uid 607,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 608,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,32768,49152"
)
xt "-2000,-6425,16500,-5325"
)
autoResize 1
cond (MLText
uid 609,0
va (VaSet
font "courier,8,0"
)
xt "-1900,-6325,16400,-5425"
st "mux_clk_s'EVENT AND mux_clk_s = '1'"
tm "SmControlConditionMgr"
)
)
)
*149 (Link
uid 610,0
shape (CompositeShape
uid 611,0
va (VaSet
vasetType 1
fg "65535,65535,0"
bg "0,0,0"
)
optionalChildren [
(Pentagon
uid 612,0
sl 0
ro 270
xt "5075,-11375,7325,-10375"
)
(Line
uid 613,0
sl 0
ro 270
xt "4575,-10875,5075,-10875"
pts [
"4575,-10875"
"5075,-10875"
]
)
]
)
name (TextAssociate
uid 614,0
ps "CenterOffsetStrategy"
text (Text
uid 615,0
va (VaSet
font "courier,8,1"
)
xt "7825,-11375,9825,-10475"
st "idle"
blo "7825,-10675"
tm "LinkName"
)
)
)
*150 (Transition
uid 616,0
shape (Spline
uid 617,0
va (VaSet
vasetType 3
)
xt "-3125,-10875,4575,-10875"
pts [
"-3125,-10875"
"4575,-10875"
]
)
start &147
end &149
ss 0
es 0
cond "rst = '0'"
tb (TransitionBlock
uid 618,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 619,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "0,32768,49152"
)
xt "-2125,-11825,3575,-9925"
)
autoResize 1
lineShape (Line
uid 620,0
va (VaSet
vasetType 3
)
xt "-1625,-10525,3075,-10525"
pts [
"-1625,-10525"
"3075,-10525"
]
)
condition (MLText
uid 621,0
va (VaSet
font "courier,8,0"
)
xt "-1625,-11825,3075,-10925"
st "rst = '0'"
tm "Condition"
)
actions (MLText
uid 622,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-2775,-10125,4225,-9225"
st "< Automatic >"
tm "Actions"
)
)
tp (TransitionPriority
uid 623,0
ps "PercentageFromStartStrategy"
shape (Circle
uid 624,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "-3006,-11526,-1704,-10224"
radius 651
)
pr (Text
uid 625,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-2605,-11325,-2105,-10425"
st "1"
ju 0
blo "-2355,-10625"
tm "TransitionPriority"
)
padding "100,100"
)
)
*151 (Transition
uid 626,0
shape (Spline
uid 627,0
va (VaSet
vasetType 3
)
xt "46114,7775,72278,22070"
pts [
"46114,7775"
"62315,12114"
"72278,22070"
]
arrow 1
)
start &141
end &144
ss 0
es 0
cond "command_start_uplink_storage_cdc = '1'"
tb (TransitionBlock
uid 628,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 629,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "0,32768,49152"
)
xt "61815,11614,82515,14814"
)
autoResize 1
lineShape (Line
uid 630,0
va (VaSet
vasetType 3
)
xt "62315,13214,82015,13214"
pts [
"62315,13214"
"82015,13214"
]
)
condition (MLText
uid 631,0
va (VaSet
font "courier,8,0"
)
xt "62315,12114,82015,13014"
st "command_start_uplink_storage_cdc = '1'"
tm "Condition"
)
actions (MLText
uid 632,0
va (VaSet
font "courier,8,0"
)
xt "66565,13414,77765,14314"
st "clk_sel_order <= '1';"
tm "Actions"
)
)
tp (TransitionPriority
uid 633,0
ps "PercentageFromStartStrategy"
shape (Circle
uid 634,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "48494,7766,49796,9068"
radius 651
)
pr (Text
uid 635,0
va (VaSet
font "courier,8,0"
)
xt "48895,7967,49395,8867"
st "1"
ju 0
blo "49145,8667"
tm "TransitionPriority"
)
padding "100,100"
)
)
*152 (Transition
uid 636,0
shape (Spline
uid 637,0
va (VaSet
vasetType 3
)
xt "15610,9093,41068,24563"
pts [
"41068,9093"
"29036,20821"
"15610,24563"
]
arrow 1
)
start &141
end &145
ss 0
es 0
cond "command_start_downlink_delivery_cdc = '1'"
tb (TransitionBlock
uid 638,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 639,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "0,32768,49152"
)
xt "28536,20321,50736,23521"
)
autoResize 1
lineShape (Line
uid 640,0
va (VaSet
vasetType 3
)
xt "29036,21921,50236,21921"
pts [
"29036,21921"
"50236,21921"
]
)
condition (MLText
uid 641,0
va (VaSet
font "courier,8,0"
)
xt "29036,20821,50236,21721"
st "command_start_downlink_delivery_cdc = '1'"
tm "Condition"
)
actions (MLText
uid 642,0
va (VaSet
font "courier,8,0"
)
xt "34036,22121,45236,23021"
st "clk_sel_order <= '0';"
tm "Actions"
)
)
tp (TransitionPriority
uid 643,0
ps "PercentageFromStartStrategy"
shape (Circle
uid 644,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "38316,10703,39618,12005"
radius 651
)
pr (Text
uid 645,0
va (VaSet
font "courier,8,0"
)
xt "38717,10904,39217,11804"
st "2"
ju 0
blo "38967,11604"
tm "TransitionPriority"
)
padding "100,100"
)
)
*153 (Transition
uid 646,0
shape (Spline
uid 647,0
va (VaSet
vasetType 3
)
xt "46440,30939,73328,77394"
pts [
"46440,77394"
"59001,54307"
"73328,30939"
]
arrow 1
)
start &142
end &144
ss 0
es 0
cond "clk_lock_rdy = '1'"
tb (TransitionBlock
uid 648,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 649,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "0,32768,49152"
)
xt "58501,53807,69201,55707"
)
autoResize 1
lineShape (Line
uid 650,0
va (VaSet
vasetType 3
isHidden 1
)
xt "61251,55607,61251,55607"
pts [
"61251,55607"
"61251,55607"
]
)
condition (MLText
uid 651,0
va (VaSet
font "courier,8,0"
)
xt "59001,54307,68701,55207"
st "clk_lock_rdy = '1'"
tm "Condition"
)
actions (MLText
uid 652,0
va (VaSet
font "courier,8,0"
)
xt "63851,55607,63851,55607"
tm "Actions"
)
)
tp (TransitionPriority
uid 653,0
ps "PercentageFromStartStrategy"
shape (Circle
uid 654,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "48320,72006,49622,73308"
radius 651
)
pr (Text
uid 655,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "48721,72207,49221,73107"
st "1"
ju 0
blo "48971,72907"
tm "TransitionPriority"
)
padding "100,100"
)
)
*154 (Transition
uid 656,0
shape (Spline
uid 657,0
va (VaSet
vasetType 3
)
xt "5000,31585,8664,57077"
pts [
"8163,57077"
"5000,45307"
"8664,31585"
]
arrow 1
)
start &143
end &145
ss 0
es 0
cond "clk_lock_rdy = '1'"
tb (TransitionBlock
uid 658,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 659,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "0,32768,49152"
)
xt "4500,44807,15200,46707"
)
autoResize 1
lineShape (Line
uid 660,0
va (VaSet
vasetType 3
isHidden 1
)
xt "7250,46607,7250,46607"
pts [
"7250,46607"
"7250,46607"
]
)
condition (MLText
uid 661,0
va (VaSet
font "courier,8,0"
)
xt "5000,45307,14700,46207"
st "clk_lock_rdy = '1'"
tm "Condition"
)
actions (MLText
uid 662,0
va (VaSet
font "courier,8,0"
)
xt "9850,46607,9850,46607"
tm "Actions"
)
)
tp (TransitionPriority
uid 663,0
ps "PercentageFromStartStrategy"
shape (Circle
uid 664,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "6621,53930,7923,55232"
radius 651
)
pr (Text
uid 665,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "7022,54131,7522,55031"
st "1"
ju 0
blo "7272,54831"
tm "TransitionPriority"
)
padding "100,100"
)
)
*155 (Transition
uid 666,0
shape (Spline
uid 667,0
va (VaSet
vasetType 3
)
xt "77776,31583,81431,58507"
pts [
"77776,31583"
"81431,45185"
"77875,58507"
]
arrow 1
)
start &144
end &146
ss 0
es 0
cond "addr_unsig = MEMORY_DEPTH - 1"
tb (TransitionBlock
uid 668,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 669,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "0,32768,49152"
)
xt "79331,44685,98531,51485"
)
autoResize 1
lineShape (Line
uid 670,0
va (VaSet
vasetType 3
)
xt "79831,46285,98031,46285"
pts [
"79831,46285"
"98031,46285"
]
)
condition (MLText
uid 671,0
va (VaSet
font "courier,8,0"
)
xt "81431,45185,96431,46085"
st "addr_unsig = MEMORY_DEPTH - 1"
tm "Condition"
)
actions (MLText
uid 672,0
va (VaSet
font "courier,8,0"
)
xt "79831,46485,98031,50985"
st "en_s            <= '0';
we_s            <= '0';
upword_buff     <= (others => '0');
addr_unsig      <= (others => '0');
status_done_cdc <= '1';"
tm "Actions"
)
)
tp (TransitionPriority
uid 673,0
ps "PercentageFromStartStrategy"
shape (Circle
uid 674,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "78021,33581,79323,34883"
radius 651
)
pr (Text
uid 675,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "78422,33782,78922,34682"
st "1"
ju 0
blo "78672,34482"
tm "TransitionPriority"
)
padding "100,100"
)
)
*156 (Transition
uid 676,0
shape (Spline
uid 677,0
va (VaSet
vasetType 3
)
xt "14347,29907,70635,62459"
pts [
"14347,29907"
"39121,52338"
"70635,62459"
]
arrow 1
)
start &145
end &146
ss 0
es 0
cond "addr_unsig = MEMORY_DEPTH - 1 and command_downlink_loop(0) = '0'"
tb (TransitionBlock
uid 678,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 679,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "0,32768,49152"
)
xt "38621,51838,72321,58638"
)
autoResize 1
lineShape (Line
uid 680,0
va (VaSet
vasetType 3
)
xt "39121,53438,71821,53438"
pts [
"39121,53438"
"71821,53438"
]
)
condition (MLText
uid 681,0
va (VaSet
font "courier,8,0"
)
xt "39121,52338,71821,53238"
st "addr_unsig = MEMORY_DEPTH - 1 and command_downlink_loop(0) = '0'"
tm "Condition"
)
actions (MLText
uid 682,0
va (VaSet
font "courier,8,0"
)
xt "46371,53638,64571,58138"
st "en_s            <= '0';
we_s            <= '0';
downlink_data   <= (others => '0');
addr_unsig      <= (others => '0');
status_done_cdc <= '1';"
tm "Actions"
)
)
tp (TransitionPriority
uid 683,0
ps "PercentageFromStartStrategy"
shape (Circle
uid 684,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "18391,33992,19693,35294"
radius 651
)
pr (Text
uid 685,0
va (VaSet
font "courier,8,0"
)
xt "18792,34193,19292,35093"
st "1"
ju 0
blo "19042,34893"
tm "TransitionPriority"
)
padding "100,100"
)
)
*157 (Transition
uid 686,0
shape (Spline
uid 687,0
va (VaSet
vasetType 3
)
xt "-7968,11364,7802,28395"
pts [
"4476,26697"
"-5777,27799"
"-7215,16136"
"3579,11492"
"7802,20901"
]
arrow 1
)
start &145
end &145
ss 0
es 0
cond "addr_unsig = MEMORY_DEPTH - 1 and command_downlink_loop(0) = '1'"
tb (TransitionBlock
uid 688,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 689,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "0,32768,49152"
)
xt "-7715,15636,25985,19736"
)
autoResize 1
lineShape (Line
uid 690,0
va (VaSet
vasetType 3
)
xt "-7215,17236,25485,17236"
pts [
"-7215,17236"
"25485,17236"
]
)
condition (MLText
uid 691,0
va (VaSet
font "courier,8,0"
)
xt "-7215,16136,25485,17036"
st "addr_unsig = MEMORY_DEPTH - 1 and command_downlink_loop(0) = '1'"
tm "Condition"
)
actions (MLText
uid 692,0
va (VaSet
font "courier,8,0"
)
xt "-3965,17436,22235,19236"
st "-- start again
                     addr_unsig <= (others => '0');"
tm "Actions"
)
)
tp (TransitionPriority
uid 693,0
ps "PercentageFromStartStrategy"
shape (Circle
uid 694,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "-592,27175,710,28477"
radius 651
)
pr (Text
uid 695,0
va (VaSet
font "courier,8,0"
)
xt "-191,27376,309,28276"
st "2"
ju 0
blo "59,28076"
tm "TransitionPriority"
)
padding "100,100"
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 0
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *158 (PackageList
uid 470,0
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
uid 471,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "-468,97104,6032,98004"
st "Package List"
blo "-468,97804"
)
*160 (MLText
uid 472,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-468,98004,14532,100704"
tm "SmPackageListTextMgr"
)
]
)
compDirBlock (MlTextGroup
uid 473,0
stg "VerticalLayoutStrategy"
textVec [
*161 (Text
uid 474,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "12032,92304,22032,93204"
st "Compiler Directives"
blo "12032,93004"
)
*162 (Text
uid 475,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "12032,93204,23532,94104"
st "Pre-module directives:"
blo "12032,93904"
)
*163 (MLText
uid 476,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "12032,94104,22132,95904"
st "`resetall
`timescale 1ns/10ps"
tm "SmCompilerDirectivesTextMgr"
)
*164 (Text
uid 477,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "12032,95904,24032,96804"
st "Post-module directives:"
blo "12032,96604"
)
*165 (MLText
uid 478,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "12032,92304,12032,92304"
tm "SmCompilerDirectivesTextMgr"
)
*166 (Text
uid 479,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "12032,96804,23532,97704"
st "End-module directives:"
blo "12032,97504"
)
*167 (MLText
uid 480,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "12032,97704,12032,97704"
tm "SmCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1015,690"
viewArea "-9250,-11825,125801,95004"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
isTopLevel 1
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
localDecl *168 (SmLocalDecl
uid 442,0
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
uid 443,0
va (VaSet
font "courier,8,1"
)
xt "40782,92304,53782,93204"
st "Architecture Declarations"
blo "40782,93004"
)
*170 (MLText
uid 444,0
va (VaSet
font "courier,8,0"
)
xt "40782,92304,40782,92304"
tm "LocalDeclTextMgr"
)
*171 (Text
uid 445,0
va (VaSet
font "courier,8,1"
)
xt "40782,93204,45282,94104"
st "Pre Decls"
blo "40782,93904"
)
*172 (MLText
uid 446,0
va (VaSet
font "courier,8,0"
)
xt "40782,92304,40782,92304"
tm "LocalDeclTextMgr"
)
*173 (Text
uid 447,0
va (VaSet
font "courier,8,1"
)
xt "40782,94104,46282,95004"
st "Post Decls"
blo "40782,94804"
)
*174 (MLText
uid 448,0
va (VaSet
font "courier,8,0"
)
xt "40782,95004,40782,95004"
tm "LocalDeclTextMgr"
)
]
)
processDecl *175 (SmProcessDecl
uid 449,0
stg "VerticalLayoutStrategy"
textVec [
*176 (Text
uid 450,0
va (VaSet
font "courier,8,1"
)
xt "66500,-1000,77000,-100"
st "Process Declarations"
blo "66500,-300"
)
*177 (Text
uid 451,0
va (VaSet
font "courier,8,1"
)
xt "66500,-100,75000,800"
st "Clocked Process:"
blo "66500,600"
)
*178 (MLText
uid 452,0
va (VaSet
font "courier,8,0"
)
xt "66500,-1000,66500,-1000"
tm "ProcessDeclTextMgr"
)
*179 (Text
uid 453,0
va (VaSet
font "courier,8,1"
)
xt "66500,800,74500,1700"
st "Output Process:"
blo "66500,1500"
)
*180 (MLText
uid 454,0
va (VaSet
font "courier,8,0"
)
xt "66500,1700,66500,1700"
tm "ProcessDeclTextMgr"
)
]
associable 1
)
defaultActions *181 (MlTextGroup
uid 455,0
stg "VerticalLayoutStrategy"
textVec [
*182 (Text
uid 456,0
va (VaSet
font "courier,8,1"
)
xt "9032,92304,16532,93204"
st "Global Actions"
blo "9032,93004"
)
*183 (Text
uid 457,0
va (VaSet
font "courier,8,1"
)
xt "9032,93204,15532,94104"
st "Pre Actions:"
blo "9032,93904"
)
*184 (MLText
uid 458,0
va (VaSet
font "courier,8,0"
)
xt "9032,92304,9032,92304"
tm "Actions"
)
*185 (Text
uid 459,0
va (VaSet
font "courier,8,1"
)
xt "9032,94104,16032,95004"
st "Post Actions:"
blo "9032,94804"
)
*186 (MLText
uid 460,0
va (VaSet
font "courier,8,0"
)
xt "9032,95004,9032,95004"
tm "Actions"
)
]
associable 1
)
archConcurrentStatementBlock *187 (BiTextGroup
uid 461,0
stg "VerticalLayoutStrategy"
first (Text
uid 462,0
va (VaSet
font "courier,8,1"
)
xt "22282,92304,33282,93204"
st "Concurrent Statements"
blo "22282,93004"
)
second (MLText
uid 463,0
va (VaSet
font "courier,8,0"
)
xt "22282,93204,22282,93204"
tm "ArchConcStmtTextMgr"
)
associable 1
)
signalsGenStatus *188 (SmSignalGenStatus
uid 467,0
stg "VerticalLayoutStrategy"
first (Text
uid 468,0
va (VaSet
font "courier,8,1"
)
xt "62282,92304,69282,93204"
st "Signal Status"
blo "62282,93004"
)
second (MLText
uid 469,0
va (VaSet
font "courier,8,0"
)
xt "62282,93204,62282,93204"
tm "SmSignalsGenStatusTextMgr"
)
)
stateRegBlock *189 (BiTextGroup
uid 464,0
stg "VerticalLayoutStrategy"
first (Text
uid 465,0
va (VaSet
font "courier,8,1"
)
xt "74782,92304,87782,93204"
st "State Register Statements"
blo "74782,93004"
)
second (MLText
uid 466,0
va (VaSet
font "courier,8,0"
)
xt "74782,93204,74782,93204"
tm "Actions"
)
associable 1
)
)
genChar (SmGenChar
uid 696,0
csName "fsm_state"
nextStateClocking 0
numProcs 0
)
encoding (Encoding
scheme 3
encodingStyles [
(pair
scheme 0
style 0
)
(pair
scheme 1
style 1
)
(pair
scheme 2
style 0
)
(pair
scheme 3
style 0
)
(pair
scheme 4
style 0
)
(pair
scheme 5
style 0
)
]
otherValues [
(pair
scheme 1
otherValue ""
)
(pair
scheme 2
otherValue ""
)
]
attribute 0
synSafe 0
outputEncodedLocals 0
useVerilogParameterRange 0
radix 2
)
stateOrder [
&141
&142
&143
&144
&145
&146
]
name "fsm_state"
)
]
lastUid 0,0
commonDM (CommonDM
ldm (LogicalDM
ordering 1
emptyRow *190 (LEmptyRow
)
uid 219,0
optionalChildren [
*191 (RefLabelRowHdr
)
*192 (TitleRowHdr
)
*193 (FilterRowHdr
)
*194 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*195 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*196 (GroupColHdr
tm "GroupColHdrMgr"
)
*197 (NameColHdr
tm "SmNameColHdrMgr"
)
*198 (ModeColHdr
tm "SmModeColHdrMgr"
)
*199 (TypeColHdr
tm "SmTypeColHdrMgr"
)
*200 (BoundsColHdr
tm "SmBoundsColHdrMgr"
)
*201 (InitColHdr
tm "SmInitColHdrMgr"
)
*202 (ColumnHdr
tm "SmCategoryColHdrMgr"
)
*203 (ColumnHdr
tm "SmAssignColHdrMgr"
)
*204 (ColumnHdr
tm "SmExprColHdrMgr"
)
*205 (ColumnHdr
tm "SmSchemeColHdrMgr"
)
*206 (ColumnHdr
tm "SmDefValColHdrMgr"
)
*207 (ColumnHdr
tm "SmRstValColHdrMgr"
)
*208 (EolColHdr
tm "SmEolColHdrMgr"
)
*209 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mux_clk_s"
t "std_logic"
o 21
)
)
uid 238,0
cat 1
scheme 0
expr "mux_clk_s'EVENT AND mux_clk_s = '1'"
)
*210 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_logic"
o 51
)
)
uid 239,0
cat 8
expr "rst = '0'"
)
*211 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "magic_strobe"
t "std_logic"
prec "-- User signals:"
preAdd 0
o 1
)
)
uid 240,0
scheme 1
)
*212 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "magic_value"
t "std_logic_vector"
b "(31 downto 0)"
o 2
)
)
uid 241,0
scheme 1
)
*213 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_strobe"
t "std_logic"
o 3
)
)
uid 242,0
scheme 1
)
*214 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_mem_read_write"
t "std_logic_vector"
b "(0 downto 0)"
o 4
)
)
uid 243,0
scheme 1
)
*215 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_start_uplink_storage"
t "std_logic_vector"
b "(0 downto 0)"
o 5
)
)
uid 244,0
scheme 1
)
*216 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_start_downlink_delivery"
t "std_logic_vector"
b "(0 downto 0)"
o 6
)
)
uid 245,0
scheme 1
)
*217 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_reset"
t "std_logic_vector"
b "(0 downto 0)"
o 7
)
)
uid 246,0
scheme 1
)
*218 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_downlink_loop"
t "std_logic_vector"
b "(0 downto 0)"
o 8
)
)
uid 247,0
scheme 1
)
*219 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "status_strobe"
t "std_logic"
o 9
)
)
uid 248,0
scheme 1
)
*220 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "status_done"
t "std_logic_vector"
b "(0 downto 0)"
o 10
)
)
uid 249,0
scheme 1
)
*221 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mem_addr_strobe"
t "std_logic"
o 11
)
)
uid 250,0
scheme 1
)
*222 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mem_addr_value"
t "std_logic_vector"
b "(31 downto 0)"
o 12
)
)
uid 251,0
scheme 1
)
*223 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mem_write_data_strobe"
t "std_logic"
o 13
)
)
uid 252,0
scheme 1
)
*224 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mem_write_data_value"
t "std_logic_vector"
b "(31 downto 0)"
o 14
)
)
uid 253,0
scheme 1
)
*225 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mem_read_data_strobe"
t "std_logic"
o 15
)
)
uid 254,0
scheme 1
)
*226 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mem_read_data_value"
t "std_logic_vector"
b "(31 downto 0)"
o 16
)
)
uid 255,0
scheme 1
)
*227 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "elink_group_sel_strobe"
t "std_logic"
o 17
)
)
uid 256,0
scheme 1
)
*228 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "elink_group_sel_value"
t "std_logic_vector"
b "(3 downto 0)"
o 18
)
)
uid 257,0
scheme 1
)
*229 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "int_enable_strobe"
t "std_logic"
o 19
)
)
uid 258,0
scheme 1
)
*230 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "int_enable_value"
t "std_logic_vector"
b "(0 downto 0)"
o 20
)
)
uid 259,0
scheme 1
)
*231 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk_sel"
t "std_logic"
o 22
i "'0'"
)
)
uid 260,0
scheme 1
)
*232 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk_sel_order"
t "std_logic"
o 23
i "'0'"
)
)
uid 261,0
scheme 1
)
*233 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk_lock_rdy"
t "std_logic"
o 24
)
)
uid 262,0
scheme 1
)
*234 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk_rst"
t "std_logic"
o 25
i "'0'"
)
)
uid 263,0
scheme 1
)
*235 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "addr_unsig"
t "unsigned"
b "(31 downto 0)"
o 26
i "(others => '0')"
)
)
uid 264,0
scheme 1
)
*236 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "elink_group_sel_value_int"
t "integer"
b "RANGE 0 to 6"
o 27
i "0"
)
)
uid 265,0
scheme 1
)
*237 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "fsm_state"
t "fsm_state_t"
prec "type fsm_state_t is (idle, uplink_wait_for_lock, downlink_wait_for_lock, uplink_receiving, downlink_sending, waiting_for_reset);
	--type fsm_state_t is (idle, uplink_receiving, downlink_sending, waiting_for_reset);"
preAdd 0
o 28
i "idle"
)
)
uid 266,0
scheme 1
)
*238 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "en_s"
t "std_logic"
o 29
)
)
uid 267,0
scheme 1
)
*239 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "we_s"
t "std_logic"
o 30
)
)
uid 268,0
scheme 1
)
*240 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "addr_s"
t "std_logic_vector"
b "(31 downto 0)"
o 31
)
)
uid 269,0
scheme 1
)
*241 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "upword_buff"
t "std_logic_vector"
b "(31 downto 0)"
o 32
)
)
uid 270,0
scheme 1
)
*242 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "downword_buff"
t "std_logic_vector"
b "(31 downto 0)"
o 33
)
)
uid 271,0
scheme 1
)
*243 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "downword_buff_tim"
t "std_logic_vector"
b "(31 downto 0)"
o 34
)
)
uid 272,0
scheme 1
)
*244 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_start_uplink_storage_m1"
t "std_logic"
o 35
)
)
uid 273,0
scheme 1
)
*245 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_start_uplink_storage_m2"
t "std_logic"
o 36
)
)
uid 274,0
scheme 1
)
*246 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_start_uplink_storage_cdc"
t "std_logic"
o 37
)
)
uid 275,0
scheme 1
)
*247 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_start_uplink_storage_strech"
t "std_logic"
o 38
)
)
uid 276,0
scheme 1
)
*248 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_start_downlink_delivery_m1"
t "std_logic"
o 39
)
)
uid 277,0
scheme 1
)
*249 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_start_downlink_delivery_m2"
t "std_logic"
o 40
)
)
uid 278,0
scheme 1
)
*250 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_start_downlink_delivery_cdc"
t "std_logic"
o 41
)
)
uid 279,0
scheme 1
)
*251 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_start_downlink_delivery_strech"
t "std_logic"
o 42
)
)
uid 280,0
scheme 1
)
*252 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_reset_m1"
t "std_logic"
o 43
)
)
uid 281,0
scheme 1
)
*253 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_reset_m2"
t "std_logic"
o 44
)
)
uid 282,0
scheme 1
)
*254 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_reset_cdc"
t "std_logic"
o 45
)
)
uid 283,0
scheme 1
)
*255 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "command_reset_strech"
t "std_logic"
o 46
)
)
uid 284,0
scheme 1
)
*256 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "status_done_m1"
t "std_logic"
o 47
)
)
uid 285,0
scheme 1
)
*257 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "status_done_m2"
t "std_logic"
o 48
)
)
uid 286,0
scheme 1
)
*258 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "status_done_cdc"
t "std_logic"
posc "--
--		attribute mark_debug of clk_sel: signal is \"true\";
--		attribute mark_debug of clk_sel_order: signal is \"true\";
--		attribute mark_debug of clk_rst: signal is \"true\";
--		attribute mark_debug of clk_lock_rdy: signal is \"true\";
--
--	attribute mark_debug of elink_group_sel_value_int : signal is \"true\";
--	attribute mark_debug of fsm_state : signal is \"true\";
--	attribute mark_debug of status_done_cdc : signal is \"true\";
--	attribute mark_debug of command_start_uplink_storage_cdc : signal is \"true\";
--	attribute mark_debug of command_start_downlink_delivery_cdc : signal is \"true\";
--	attribute mark_debug of int_enable_value : signal is \"true\";
--
--	attribute mark_debug of upword_buff : signal is \"true\";
--	attribute mark_debug of downword_buff_tim : signal is \"true\";
--
--	attribute mark_debug of addr_unsig : signal is \"true\";
--	attribute mark_debug of en_s : signal is \"true\";
--	attribute mark_debug of we_s : signal is \"true\";"
eolc "--	attribute mark_debug : string;"
posAdd 0
o 49
)
)
uid 287,0
scheme 1
)
*259 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "BASEADDR"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- the register file's system base address1"
o 50
)
)
uid 288,0
ass ""
)
*260 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "uplink_clk_40MHz"
t "std_logic"
o 52
)
)
uid 289,0
ass ""
)
*261 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "downlink_clk_40MHz"
t "std_logic"
o 53
)
)
uid 290,0
ass ""
)
*262 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "uplink_data"
t "std_logic_vector"
b "(229 downto 0)"
eolc "--!     * *FEC5 / 10.24 Gbps*: 230bit"
o 54
)
)
uid 291,0
ass ""
)
*263 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "downlink_data"
t "std_logic_vector"
b "(31 downto 0)"
o 55
)
)
uid 292,0
scheme 0
)
*264 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "intr_done"
t "std_logic"
o 56
)
)
uid 293,0
scheme 0
)
*265 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "axi_aclk"
t "std_logic"
prec "-- AXI
-- Clock and Reset"
preAdd 0
o 57
)
)
uid 294,0
ass ""
)
*266 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "axi_aresetn"
t "std_logic"
o 58
)
)
uid 295,0
ass ""
)
*267 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_awaddr"
t "std_logic_vector"
b "(AXI_ADDR_WIDTH - 1 downto 0)"
prec "-- AXI Write Address Channel"
preAdd 0
o 59
)
)
uid 296,0
ass ""
)
*268 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
o 60
)
)
uid 297,0
ass ""
)
*269 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_awvalid"
t "std_logic"
o 61
)
)
uid 298,0
ass ""
)
*270 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_awready"
t "std_logic"
o 62
)
)
uid 299,0
scheme 0
)
*271 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_wdata"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- AXI Write Data Channel"
preAdd 0
o 63
)
)
uid 300,0
ass ""
)
*272 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_wstrb"
t "std_logic_vector"
b "(3 downto 0)"
o 64
)
)
uid 301,0
ass ""
)
*273 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_wvalid"
t "std_logic"
o 65
)
)
uid 302,0
ass ""
)
*274 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_wready"
t "std_logic"
o 66
)
)
uid 303,0
scheme 0
)
*275 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_araddr"
t "std_logic_vector"
b "(AXI_ADDR_WIDTH - 1 downto 0)"
prec "-- AXI Read Address Channel"
preAdd 0
o 67
)
)
uid 304,0
ass ""
)
*276 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
o 68
)
)
uid 305,0
ass ""
)
*277 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_arvalid"
t "std_logic"
o 69
)
)
uid 306,0
ass ""
)
*278 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_arready"
t "std_logic"
o 70
)
)
uid 307,0
scheme 0
)
*279 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_rdata"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- AXI Read Data Channel"
preAdd 0
o 71
)
)
uid 308,0
scheme 0
)
*280 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
o 72
)
)
uid 309,0
scheme 0
)
*281 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_rvalid"
t "std_logic"
o 73
)
)
uid 310,0
scheme 0
)
*282 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_rready"
t "std_logic"
o 74
)
)
uid 311,0
ass ""
)
*283 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- AXI Write Response Channel"
preAdd 0
o 75
)
)
uid 312,0
scheme 0
)
*284 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "s_axi_bvalid"
t "std_logic"
o 76
)
)
uid 313,0
scheme 0
)
*285 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "s_axi_bready"
t "std_logic"
o 77
)
)
uid 314,0
ass ""
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 315,0
optionalChildren [
*286 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *287 (MRCItem
litem &190
pos 3
dimension 20
)
uid 317,0
optionalChildren [
*288 (MRCItem
litem &191
pos 0
dimension 20
uid 318,0
)
*289 (MRCItem
litem &192
pos 1
dimension 23
uid 319,0
)
*290 (MRCItem
litem &193
pos 2
hidden 1
dimension 20
uid 320,0
)
*291 (MRCItem
litem &209
pos 28
dimension 20
uid 321,0
)
*292 (MRCItem
litem &210
pos 1
dimension 20
uid 322,0
)
*293 (MRCItem
litem &211
pos 29
dimension 20
uid 323,0
)
*294 (MRCItem
litem &212
pos 30
dimension 20
uid 324,0
)
*295 (MRCItem
litem &213
pos 31
dimension 20
uid 325,0
)
*296 (MRCItem
litem &214
pos 32
dimension 20
uid 326,0
)
*297 (MRCItem
litem &215
pos 33
dimension 20
uid 327,0
)
*298 (MRCItem
litem &216
pos 34
dimension 20
uid 328,0
)
*299 (MRCItem
litem &217
pos 35
dimension 20
uid 329,0
)
*300 (MRCItem
litem &218
pos 36
dimension 20
uid 330,0
)
*301 (MRCItem
litem &219
pos 37
dimension 20
uid 331,0
)
*302 (MRCItem
litem &220
pos 38
dimension 20
uid 332,0
)
*303 (MRCItem
litem &221
pos 39
dimension 20
uid 333,0
)
*304 (MRCItem
litem &222
pos 40
dimension 20
uid 334,0
)
*305 (MRCItem
litem &223
pos 41
dimension 20
uid 335,0
)
*306 (MRCItem
litem &224
pos 42
dimension 20
uid 336,0
)
*307 (MRCItem
litem &225
pos 43
dimension 20
uid 337,0
)
*308 (MRCItem
litem &226
pos 44
dimension 20
uid 338,0
)
*309 (MRCItem
litem &227
pos 45
dimension 20
uid 339,0
)
*310 (MRCItem
litem &228
pos 46
dimension 20
uid 340,0
)
*311 (MRCItem
litem &229
pos 47
dimension 20
uid 341,0
)
*312 (MRCItem
litem &230
pos 48
dimension 20
uid 342,0
)
*313 (MRCItem
litem &231
pos 49
dimension 20
uid 343,0
)
*314 (MRCItem
litem &232
pos 50
dimension 20
uid 344,0
)
*315 (MRCItem
litem &233
pos 51
dimension 20
uid 345,0
)
*316 (MRCItem
litem &234
pos 52
dimension 20
uid 346,0
)
*317 (MRCItem
litem &235
pos 53
dimension 20
uid 347,0
)
*318 (MRCItem
litem &236
pos 54
dimension 20
uid 348,0
)
*319 (MRCItem
litem &237
pos 55
dimension 20
uid 349,0
)
*320 (MRCItem
litem &238
pos 56
dimension 20
uid 350,0
)
*321 (MRCItem
litem &239
pos 57
dimension 20
uid 351,0
)
*322 (MRCItem
litem &240
pos 58
dimension 20
uid 352,0
)
*323 (MRCItem
litem &241
pos 59
dimension 20
uid 353,0
)
*324 (MRCItem
litem &242
pos 60
dimension 20
uid 354,0
)
*325 (MRCItem
litem &243
pos 61
dimension 20
uid 355,0
)
*326 (MRCItem
litem &244
pos 62
dimension 20
uid 356,0
)
*327 (MRCItem
litem &245
pos 63
dimension 20
uid 357,0
)
*328 (MRCItem
litem &246
pos 64
dimension 20
uid 358,0
)
*329 (MRCItem
litem &247
pos 65
dimension 20
uid 359,0
)
*330 (MRCItem
litem &248
pos 66
dimension 20
uid 360,0
)
*331 (MRCItem
litem &249
pos 67
dimension 20
uid 361,0
)
*332 (MRCItem
litem &250
pos 68
dimension 20
uid 362,0
)
*333 (MRCItem
litem &251
pos 69
dimension 20
uid 363,0
)
*334 (MRCItem
litem &252
pos 70
dimension 20
uid 364,0
)
*335 (MRCItem
litem &253
pos 71
dimension 20
uid 365,0
)
*336 (MRCItem
litem &254
pos 72
dimension 20
uid 366,0
)
*337 (MRCItem
litem &255
pos 73
dimension 20
uid 367,0
)
*338 (MRCItem
litem &256
pos 74
dimension 20
uid 368,0
)
*339 (MRCItem
litem &257
pos 75
dimension 20
uid 369,0
)
*340 (MRCItem
litem &258
pos 76
dimension 20
uid 370,0
)
*341 (MRCItem
litem &259
pos 0
dimension 20
uid 371,0
)
*342 (MRCItem
litem &260
pos 2
dimension 20
uid 372,0
)
*343 (MRCItem
litem &261
pos 3
dimension 20
uid 373,0
)
*344 (MRCItem
litem &262
pos 4
dimension 20
uid 374,0
)
*345 (MRCItem
litem &263
pos 5
dimension 20
uid 375,0
)
*346 (MRCItem
litem &264
pos 6
dimension 20
uid 376,0
)
*347 (MRCItem
litem &265
pos 7
dimension 20
uid 377,0
)
*348 (MRCItem
litem &266
pos 8
dimension 20
uid 378,0
)
*349 (MRCItem
litem &267
pos 9
dimension 20
uid 379,0
)
*350 (MRCItem
litem &268
pos 10
dimension 20
uid 380,0
)
*351 (MRCItem
litem &269
pos 11
dimension 20
uid 381,0
)
*352 (MRCItem
litem &270
pos 12
dimension 20
uid 382,0
)
*353 (MRCItem
litem &271
pos 13
dimension 20
uid 383,0
)
*354 (MRCItem
litem &272
pos 14
dimension 20
uid 384,0
)
*355 (MRCItem
litem &273
pos 15
dimension 20
uid 385,0
)
*356 (MRCItem
litem &274
pos 16
dimension 20
uid 386,0
)
*357 (MRCItem
litem &275
pos 17
dimension 20
uid 387,0
)
*358 (MRCItem
litem &276
pos 18
dimension 20
uid 388,0
)
*359 (MRCItem
litem &277
pos 19
dimension 20
uid 389,0
)
*360 (MRCItem
litem &278
pos 20
dimension 20
uid 390,0
)
*361 (MRCItem
litem &279
pos 21
dimension 20
uid 391,0
)
*362 (MRCItem
litem &280
pos 22
dimension 20
uid 392,0
)
*363 (MRCItem
litem &281
pos 23
dimension 20
uid 393,0
)
*364 (MRCItem
litem &282
pos 24
dimension 20
uid 394,0
)
*365 (MRCItem
litem &283
pos 25
dimension 20
uid 395,0
)
*366 (MRCItem
litem &284
pos 26
dimension 20
uid 396,0
)
*367 (MRCItem
litem &285
pos 27
dimension 20
uid 397,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 398,0
optionalChildren [
*368 (MRCItem
litem &194
pos 0
dimension 20
uid 399,0
)
*369 (MRCItem
litem &196
pos 1
dimension 50
uid 400,0
)
*370 (MRCItem
litem &197
pos 2
dimension 70
uid 401,0
)
*371 (MRCItem
litem &198
pos 3
dimension 50
uid 402,0
)
*372 (MRCItem
litem &199
pos 4
dimension 80
uid 403,0
)
*373 (MRCItem
litem &200
pos 5
dimension 80
uid 404,0
)
*374 (MRCItem
litem &201
pos 6
dimension 40
uid 405,0
)
*375 (MRCItem
litem &202
pos 7
dimension 100
uid 406,0
)
*376 (MRCItem
litem &203
pos 8
dimension 60
uid 407,0
)
*377 (MRCItem
litem &204
pos 9
dimension 130
uid 408,0
)
*378 (MRCItem
litem &205
pos 10
hidden 1
dimension 56
uid 409,0
)
*379 (MRCItem
litem &206
pos 11
dimension 50
uid 410,0
)
*380 (MRCItem
litem &207
pos 12
dimension 50
uid 411,0
)
*381 (MRCItem
litem &208
pos 13
dimension 80
uid 412,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 316,0
vaOverrides [
]
)
]
)
uid 218,0
)
cdmCsm &0
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *382 (LEmptyRow
)
uid 414,0
optionalChildren [
*383 (RefLabelRowHdr
)
*384 (TitleRowHdr
)
*385 (FilterRowHdr
)
*386 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*387 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*388 (GroupColHdr
tm "GroupColHdrMgr"
)
*389 (NameColHdr
tm "GenericNameColHdrMgr"
)
*390 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*391 (InitColHdr
tm "GenericValueColHdrMgr"
)
*392 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*393 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 426,0
optionalChildren [
*394 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *395 (MRCItem
litem &382
pos 3
dimension 20
)
uid 428,0
optionalChildren [
*396 (MRCItem
litem &383
pos 0
dimension 20
uid 429,0
)
*397 (MRCItem
litem &384
pos 1
dimension 23
uid 430,0
)
*398 (MRCItem
litem &385
pos 2
hidden 1
dimension 20
uid 431,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 432,0
optionalChildren [
*399 (MRCItem
litem &386
pos 0
dimension 20
uid 433,0
)
*400 (MRCItem
litem &388
pos 1
dimension 50
uid 434,0
)
*401 (MRCItem
litem &389
pos 2
dimension 100
uid 435,0
)
*402 (MRCItem
litem &390
pos 3
dimension 100
uid 436,0
)
*403 (MRCItem
litem &391
pos 4
dimension 50
uid 437,0
)
*404 (MRCItem
litem &392
pos 5
dimension 50
uid 438,0
)
*405 (MRCItem
litem &393
pos 6
dimension 80
uid 439,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 427,0
vaOverrides [
]
)
]
)
uid 413,0
type 1
)
signalSuffix "_int"
clockSuffix "_cld"
defaultState (State
shape (Circle
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "0,32768,49152"
lineWidth 2
)
xt "-3000,-3000,3000,3000"
radius 3000
)
name (Text
va (VaSet
font "courier,10,1"
)
xt "0,0,1200,1000"
st "s0"
ju 0
blo "600,800"
tm "ONodeName"
)
wait (TextAssociate
ps "CenterOffsetStrategy"
text (Text
va (VaSet
isHidden 1
fg "0,0,32768"
font "courier,10,1"
)
xt "1000,900,4600,1900"
st "wait 2"
blo "1000,1700"
tm "SmWaitText"
)
)
encoding (Text
va (VaSet
font "courier,8,1"
)
blo "0,0"
tm "SmEncodingMgr"
)
actionBlk (SmStateActionsBlock
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "3900,2900,4100,3100"
)
autoResize 1
tline (Line
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
pts [
"0,0"
"0,0"
]
)
bline (Line
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
pts [
"0,0"
"0,0"
]
)
ttri (Triangle
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "-450,-175,-100,175"
)
btri (Triangle
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "-450,-175,-100,175"
)
entryActions (MLText
va (VaSet
font "courier,8,0"
)
tm "Actions"
)
inActions (MLText
va (VaSet
font "courier,8,0"
)
tm "Actions"
)
exitActions (MLText
va (VaSet
font "courier,8,0"
)
tm "Actions"
)
)
caseExpr (TextAssociate
ps "CenterOffsetStrategy"
text (MLText
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "-2150,800,3350,1700"
st "CASE: expr"
tm "SmCaseExpr"
)
)
)
defaultWaitState (State
shape (CircleInOctagon
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "-529,-529,6529,6529"
)
name (Text
va (VaSet
font "courier,10,1"
)
xt "0,0,1200,1000"
st "s0"
ju 0
blo "600,800"
tm "ONodeName"
)
wait (TextAssociate
ps "CenterOffsetStrategy"
text (Text
va (VaSet
isHidden 1
fg "0,0,32768"
font "courier,10,1"
)
xt "1000,900,4600,1900"
st "wait 2"
blo "1000,1700"
tm "SmWaitText"
)
)
encoding (Text
va (VaSet
font "courier,8,1"
)
blo "0,0"
tm "SmEncodingMgr"
)
actionBlk (SmStateActionsBlock
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "8900,5900,9100,6100"
)
autoResize 1
tline (Line
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
xt "5000,3000,5000,3000"
pts [
"5000,3000"
"5000,3000"
]
)
bline (Line
va (VaSet
vasetType 3
isHidden 1
lineColor "39936,56832,65280"
lineWidth -1
)
xt "5000,3000,5000,3000"
pts [
"5000,3000"
"5000,3000"
]
)
ttri (Triangle
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "4550,2825,4900,3175"
)
btri (Triangle
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,32768,49152"
bg "0,0,0"
lineColor "39936,56832,65280"
lineWidth -1
)
xt "4550,2825,4900,3175"
)
entryActions (MLText
va (VaSet
font "courier,8,0"
)
xt "5000,3000,5000,3000"
tm "Actions"
)
inActions (MLText
va (VaSet
font "courier,8,0"
)
xt "5000,3000,5000,3000"
tm "Actions"
)
exitActions (MLText
va (VaSet
font "courier,8,0"
)
xt "5000,3000,5000,3000"
tm "Actions"
)
)
caseExpr (TextAssociate
ps "CenterOffsetStrategy"
text (MLText
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "-2150,800,3350,1700"
st "CASE: expr"
tm "SmCaseExpr"
)
)
isWait 1
)
defaultCompositeState (CompositeState
shape (TripleCircle
va (VaSet
vasetType 1
fg "29952,39936,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "-3000,-3000,3000,3000"
radius 3000
)
name (Text
va (VaSet
font "courier,10,1"
)
xt "-600,-500,600,500"
st "s0"
ju 0
blo "0,300"
tm "ONodeName"
)
childDiagram &0
)
defaultJunction (Junction
shape (Diamond
va (VaSet
vasetType 1
fg "59904,39936,65280"
)
xt "-700,-700,1700,1700"
)
symbol (Text
va (VaSet
font "courier,10,1"
)
xt "200,0,800,1000"
st "&"
ju 0
blo "500,800"
)
name (TextAssociate
ps "CenterOffsetStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "2000,1000,2000,1000"
blo "2000,1000"
tm "JunctionName"
)
)
caseExpr (TextAssociate
ps "CenterOffsetStrategy"
text (MLText
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "-2450,1800,3050,2700"
st "CASE: expr"
tm "SmCaseExpr"
)
)
)
defaultEntryPoint (EntryPoint
shape (CompositeShape
va (VaSet
vasetType 1
fg "29952,39936,65280"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-875,875,1375,1875"
)
(Line
sl 0
ro 270
xt "1375,1375,1875,1375"
pts [
"1375,1375"
"1875,1375"
]
)
]
)
)
defaultInterruptPoint (InterruptPoint
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,0,0"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-875,875,1375,1875"
)
(Line
sl 0
ro 270
xt "1375,1375,1875,1375"
pts [
"1375,1375"
"1875,1375"
]
)
(CustomPolygon
pts [
"-625,1600"
"-625,1300"
"25,1425"
"-75,1150"
"1025,1350"
"200,1350"
"375,1600"
]
sl 0
ro 270
va (VaSet
vasetType 1
fg "65535,65535,0"
bg "65535,0,0"
lineColor "65535,65535,0"
)
xt "-625,1150,1025,1600"
)
]
)
)
defaultLink (Link
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,0"
bg "0,0,0"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-375,875,1875,1875"
)
(Line
sl 0
ro 270
xt "-875,1375,-375,1375"
pts [
"-875,1375"
"-375,1375"
]
)
]
)
name (TextAssociate
ps "CenterOffsetStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "2375,875,4375,1775"
st "Link"
blo "2375,1575"
tm "LinkName"
)
)
)
defaultExitPoint (ExitPoint
shape (CompositeShape
va (VaSet
vasetType 1
fg "29952,39936,65280"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-375,875,1875,1875"
)
(Line
sl 0
ro 270
xt "-875,1375,-375,1375"
pts [
"-875,1375"
"-375,1375"
]
)
]
)
)
defaultTransition (Transition
shape (Spline
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
arrow 1
)
ss 0
es 0
cond "condition"
tb (TransitionBlock
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "0,32768,49152"
)
xt "-500,-500,5000,1400"
)
autoResize 1
lineShape (Line
va (VaSet
vasetType 3
isHidden 1
)
xt "2250,1300,2250,1300"
pts [
"2250,1300"
"2250,1300"
]
)
condition (MLText
va (VaSet
font "courier,8,0"
)
xt "0,0,4500,900"
st "condition"
tm "Condition"
)
actions (MLText
va (VaSet
font "courier,8,0"
)
xt "2250,1700,2250,1700"
tm "Actions"
)
)
tp (TransitionPriority
ps "PercentageFromStartStrategy"
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "-651,-651,651,651"
radius 651
)
pr (Text
va (VaSet
font "courier,8,0"
)
xt "-250,-450,250,450"
st "1"
ju 0
blo "0,250"
tm "TransitionPriority"
)
padding "100,100"
)
)
defaultClk (SmClockPoint
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,0"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-625,625,1625,1625"
)
(OrthoPolyLine
sl 0
ro 270
va (VaSet
vasetType 3
)
xt "275,825,874,1425"
pts [
"275,1425"
"574,1425"
"574,825"
"874,825"
]
)
(Arc2D
pts [
"-115,1279"
"-371,971"
"-115,971"
]
sl 0
ro 270
va (VaSet
vasetType 1
transparent 1
)
xt "-371,971,-115,1279"
)
]
)
name (TextAssociate
ps "CenterOffsetStrategy"
text (Text
va (VaSet
font "courier,8,0"
)
xt "-2625,625,-1125,1525"
st "clk"
ju 2
blo "-1125,1325"
tm "SmControlSignalNameMgr"
)
)
cond (SmControlCondition
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,32768,49152"
)
xt "1625,575,3825,1675"
)
autoResize 1
cond (MLText
va (VaSet
font "courier,8,0"
)
xt "1725,675,3725,1575"
st "cond"
tm "SmControlConditionMgr"
)
)
)
defaultEnable (SmEnablePoint
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,0"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-625,625,1625,1625"
)
(OrthoPolyLine
sl 0
ro 270
va (VaSet
vasetType 3
)
xt "275,825,874,1425"
pts [
"874,1425"
"574,1425"
"574,825"
"275,825"
]
)
(Arc2D
pts [
"-130,1263"
"-415,1064"
"-76,1064"
]
layer 10
sl 0
ro 270
va (VaSet
vasetType 1
transparent 1
)
xt "-415,1064,-76,1263"
)
(Line
sl 0
ro 270
xt "-415,1064,-106,1064"
pts [
"-415,1064"
"-106,1064"
]
)
]
)
name (TextAssociate
ps "CenterOffsetStrategy"
text (Text
va (VaSet
font "courier,8,0"
)
xt "-4125,625,-1125,1525"
st "enable"
ju 2
blo "-1125,1325"
tm "SmControlSignalNameMgr"
)
)
cond (SmControlCondition
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,32768,49152"
)
xt "1625,575,3825,1675"
)
autoResize 1
cond (MLText
va (VaSet
font "courier,8,0"
)
xt "1725,675,3725,1575"
st "cond"
tm "SmControlConditionMgr"
)
)
)
defaultRst (SmResetPoint
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,0"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-625,625,1625,1625"
)
(OrthoPolyLine
sl 0
ro 270
va (VaSet
vasetType 3
)
xt "275,825,874,1425"
pts [
"874,1425"
"574,1425"
"574,825"
"275,825"
]
)
(Line
sl 0
ro 270
xt "-376,950,-276,1000"
pts [
"-376,1000"
"-276,950"
]
)
(Line
sl 0
ro 270
xt "-376,950,-376,1300"
pts [
"-376,1300"
"-376,950"
]
)
(Circle
layer 10
sl 0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,0"
)
xt "424,975,724,1275"
radius 150
)
]
)
cond (SmControlCondition
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,32768,49152"
)
xt "-625,-875,1575,225"
)
autoResize 1
cond (MLText
va (VaSet
font "courier,8,0"
)
xt "-525,-775,1475,125"
st "cond"
tm "SmControlConditionMgr"
)
)
prio (TransitionPriority
ps "PercentageFromStartStrategy"
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "1625,474,2927,1776"
radius 651
)
pr (Text
va (VaSet
font "courier,8,0"
)
xt "2026,675,2526,1575"
st "1"
ju 0
blo "2276,1375"
tm "TransitionPriority"
)
padding "100,100"
)
name (TextAssociate
ps "CenterOffsetStrategy"
text (Text
va (VaSet
font "courier,8,0"
)
xt "-2125,675,-625,1575"
st "rst"
ju 2
blo "-625,1375"
tm "SmControlSignalNameMgr"
)
)
actions (TextAssociate
ps "CenterOffsetStrategy"
text (MLText
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "4750,2625,11750,3525"
st "< Automatic >"
tm "Actions"
)
)
)
defaultRecStatePt (SmRecoveryStatePoint
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,0,0"
)
optionalChildren [
(Circle
sl 0
xt "-900,-900,900,900"
radius 900
)
(Line
sl 0
va (VaSet
vasetType 3
lineColor "65535,65535,0"
lineWidth 1
)
xt "-426,-426,426,426"
pts [
"-426,426"
"426,-426"
]
)
(Line
sl 0
va (VaSet
vasetType 3
lineColor "65535,65535,0"
lineWidth 1
)
xt "-426,-426,426,426"
pts [
"426,426"
"-426,-426"
]
)
]
)
)
LanguageMgr "Vhdl2008LangMgr"
)
)
]
name "SM"
on 18
fa [
]
dec [
]
)
*406 (IbdEB
uid 698,0
optionalChildren [
*407 (IbdEmbeddedText
theText "magic_value <= x\"736D656D\";         -- smem in ascii
elink_group_sel_value_int <= to_integer(unsigned(elink_group_sel_value));
"
uid 699,0
)
]
name "eb1"
on 19
fa [
]
dec [
]
)
*408 (IbdEB
uid 701,0
optionalChildren [
*409 (IbdEmbeddedText
theText "clk_change : process(uplink_clk_40MHz) is
      variable counter : integer range 0 to 10 := 10;
   begin
      if rising_edge(uplink_clk_40MHz) then

         if rst = '1' then
            counter := 10;
            clk_sel <= '0';
            clk_rst <= '1';
         else
            if clk_sel_order /= clk_sel then
               clk_rst <= '1';
               counter := 10;
            end if;

            if clk_rst = '1' then
               clk_sel <= clk_sel_order;
               counter := counter - 1;
               if counter = 0 then
                  clk_rst <= '0';
               end if;
            end if;
         end if;
      end if;
   end process;
"
uid 702,0
)
]
name "clk_change"
on 20
fa [
]
dec [
]
)
*410 (IbdEB
uid 704,0
optionalChildren [
*411 (IbdEmbeddedText
theText "intr_done <= status_done_cdc and int_enable_value(0); -- interrupt
"
uid 705,0
)
]
name "eb2"
on 21
fa [
]
dec [
]
)
*412 (IbdEB
uid 707,0
optionalChildren [
*413 (IbdEmbeddedText
theText "cdc_axi_2_fsm : process(mux_clk_s) is
   begin
      if rising_edge(mux_clk_s) then
         command_start_uplink_storage_m1  <= command_start_uplink_storage_strech;
         command_start_uplink_storage_m2  <= command_start_uplink_storage_m1;
         command_start_uplink_storage_cdc <= command_start_uplink_storage_m2;

         command_start_downlink_delivery_m1  <= command_start_downlink_delivery_strech;
         command_start_downlink_delivery_m2  <= command_start_downlink_delivery_m1;
         command_start_downlink_delivery_cdc <= command_start_downlink_delivery_m2;

         command_reset_m1  <= command_reset_strech;
         command_reset_m2  <= command_reset_m1;
         command_reset_cdc <= command_reset_m2;
      end if;
   end process;
"
uid 708,0
)
]
name "cdc_axi_2_fsm"
on 22
fa [
]
dec [
]
)
*414 (IbdEB
uid 710,0
optionalChildren [
*415 (IbdEmbeddedText
theText "cdc_fsm_2_axi : process(axi_aclk) is
      variable command_start_uplink_storage_counter, command_start_downlink_delivery_counter, command_reset_counter : integer range 0 to 2 := 2;
   begin
      if rising_edge(axi_aclk) then
         status_done_m1 <= status_done_cdc; -- does not need streching because it's not a pulse
         status_done_m2 <= status_done_m1;
         status_done(0) <= status_done_m2;

         -- strech pulses for 2 clock cycles
         if command_start_uplink_storage(0) = '1' then
            command_start_uplink_storage_strech  <= '1';
            command_start_uplink_storage_counter := 2;
         elsif command_start_uplink_storage_counter > 0 then
            command_start_uplink_storage_strech  <= '1';
            command_start_uplink_storage_counter := command_start_uplink_storage_counter - 1;
         else
            command_start_uplink_storage_strech <= '0';
         end if;

         -- strech pulses for 2 clock cycles
         if command_start_downlink_delivery(0) = '1' then
            command_start_downlink_delivery_strech  <= '1';
            command_start_downlink_delivery_counter := 2;
         elsif command_start_downlink_delivery_counter > 0 then
            command_start_downlink_delivery_strech  <= '1';
            command_start_downlink_delivery_counter := command_start_downlink_delivery_counter - 1;
         else
            command_start_downlink_delivery_strech <= '0';
         end if;

         -- strech pulses for 2 clock cycles
         if command_reset(0) = '1' then
            command_reset_strech  <= '1';
            command_reset_counter := 2;
         elsif command_reset_counter > 0 then
            command_reset_strech  <= '1';
            command_reset_counter := command_reset_counter - 1;
         else
            command_reset_strech <= '0';
         end if;

      end if;
   end process;
"
uid 711,0
)
]
name "cdc_fsm_2_axi"
on 23
fa [
]
dec [
]
)
*416 (IbdEB
uid 713,0
optionalChildren [
*417 (IbdEmbeddedText
theText "addr_s <= std_logic_vector(addr_unsig);
"
uid 714,0
)
]
name "eb3"
on 24
fa [
]
dec [
]
)
]
)
rowContainer (IbdRowContainer
uid 16,0
optionalChildren [
&133
&60
&128
&63
&125
&126
&105
&106
&61
&62
&104
&78
&127
&95
&123
&94
&124
&101
&102
&103
&87
&89
*418 (IbdNet
d (Decl
n "clk_sel_order"
t "std_logic"
o 23
i "'0'"
)
uid 91,0
on 34
)
&90
&91
*419 (IbdNet
d (Decl
n "addr_unsig"
t "unsigned"
b "(31 downto 0)"
o 26
i "(others => '0')"
)
uid 97,0
on 37
)
*420 (IbdNet
d (Decl
n "elink_group_sel_value_int"
t "integer"
b "RANGE 0 to 6"
o 27
i "0"
)
uid 99,0
on 38
)
&97
&98
&99
&100
&93
*421 (IbdNet
d (Decl
n "downword_buff_tim"
t "std_logic_vector"
b "(31 downto 0)"
o 33
)
uid 111,0
on 44
)
*422 (IbdNet
d (Decl
n "command_start_uplink_storage_m1"
t "std_logic"
o 34
)
uid 113,0
on 45
)
*423 (IbdNet
d (Decl
n "command_start_uplink_storage_m2"
t "std_logic"
o 35
)
uid 115,0
on 46
)
*424 (IbdNet
d (Decl
n "command_start_uplink_storage_cdc"
t "std_logic"
o 36
)
uid 117,0
on 47
)
*425 (IbdNet
d (Decl
n "command_start_uplink_storage_strech"
t "std_logic"
o 37
)
uid 119,0
on 48
)
*426 (IbdNet
d (Decl
n "command_start_downlink_delivery_m1"
t "std_logic"
o 38
)
uid 121,0
on 49
)
*427 (IbdNet
d (Decl
n "command_start_downlink_delivery_m2"
t "std_logic"
o 39
)
uid 123,0
on 50
)
*428 (IbdNet
d (Decl
n "command_start_downlink_delivery_cdc"
t "std_logic"
o 40
)
uid 125,0
on 51
)
*429 (IbdNet
d (Decl
n "command_start_downlink_delivery_strech"
t "std_logic"
o 41
)
uid 127,0
on 52
)
*430 (IbdNet
d (Decl
n "command_reset_m1"
t "std_logic"
o 42
)
uid 129,0
on 53
)
*431 (IbdNet
d (Decl
n "command_reset_m2"
t "std_logic"
o 43
)
uid 131,0
on 54
)
*432 (IbdNet
d (Decl
n "command_reset_cdc"
t "std_logic"
o 44
)
uid 133,0
on 55
)
*433 (IbdNet
d (Decl
n "command_reset_strech"
t "std_logic"
o 45
)
uid 135,0
on 56
)
*434 (IbdNet
d (Decl
n "status_done_m1"
t "std_logic"
o 46
)
uid 137,0
on 57
)
*435 (IbdNet
d (Decl
n "status_done_m2"
t "std_logic"
o 47
)
uid 139,0
on 58
)
*436 (IbdNet
d (Decl
n "status_done_cdc"
t "std_logic"
posc "--
--		attribute mark_debug of clk_sel: signal is \"true\";
--		attribute mark_debug of clk_sel_order: signal is \"true\";
--		attribute mark_debug of clk_rst: signal is \"true\";
--		attribute mark_debug of clk_lock_rdy: signal is \"true\";
--
--	attribute mark_debug of elink_group_sel_value_int : signal is \"true\";
--	attribute mark_debug of fsm_state : signal is \"true\";
--	attribute mark_debug of status_done_cdc : signal is \"true\";
--	attribute mark_debug of command_start_uplink_storage_cdc : signal is \"true\";
--	attribute mark_debug of command_start_downlink_delivery_cdc : signal is \"true\";
--	attribute mark_debug of int_enable_value : signal is \"true\";
--
--	attribute mark_debug of upword_buff : signal is \"true\";
--	attribute mark_debug of downword_buff_tim : signal is \"true\";
--
--	attribute mark_debug of addr_unsig : signal is \"true\";
--	attribute mark_debug of en_s : signal is \"true\";
--	attribute mark_debug of we_s : signal is \"true\";"
eolc "--	attribute mark_debug : string;"
posAdd 0
o 48
)
uid 141,0
on 59
)
&16
&134
&88
&79
&135
&136
&137
&96
&129
&130
&131
&132
&107
&108
&109
&110
&111
&112
&113
&114
&115
&116
&117
&118
&119
&120
&121
&122
&92
]
)
)
physical (MPhysicalIbd
activeIct &0
mainIct (MIct
name "All"
mcolContainer (MIctColContainer
optionalChildren [
*437 (MRefCol
p 0
uid 20,0
d 20
)
*438 (MNameCol
p 2
uid 21,0
d 234
)
*439 (MTypeCol
p 4
uid 22,0
d 102
)
*440 (MBoundsCol
p 5
uid 23,0
d 180
)
*441 (MFilterCol
p 6
hidden 1
uid 24,0
d 120
)
*442 (MFixedCol
p 7
hidden 1
uid 25,0
d 20
)
*443 (MInterfaceCol
p 8
uid 26,0
d 35
ibdInterface &15
)
*444 (MValueCol
p 25
uid 27,0
d 96
)
*445 (MEolCol
p 26
uid 28,0
d 264
)
*446 (MSliceCol
p 3
uid 46,0
)
*447 (MHdsCompInstCol
p 9
uid 200,0
optionalChildren [
*448 (MCompPortCol
p 10
hidden 1
uid 201,0
d 78
)
*449 (MCompActualCol
p 11
hidden 1
uid 202,0
d 35
)
]
d 35
comp &80
)
*450 (MHdsCompInstCol
p 12
uid 204,0
optionalChildren [
*451 (MCompPortCol
p 13
hidden 1
uid 205,0
)
*452 (MCompActualCol
p 14
hidden 1
uid 206,0
d 35
)
]
d 35
comp &65
)
*453 (MHdsCompInstCol
p 15
uid 212,0
optionalChildren [
*454 (MCompPortCol
p 16
hidden 1
uid 213,0
d 192
)
*455 (MCompActualCol
p 17
hidden 1
uid 214,0
d 35
)
]
d 35
comp &17
)
*456 (MEBCol
p 18
uid 697,0
d 35
eb &138
)
*457 (MEBCol
p 19
uid 700,0
d 35
eb &406
)
*458 (MEBCol
p 20
uid 703,0
d 35
eb &408
)
*459 (MEBCol
p 21
uid 706,0
d 35
eb &410
)
*460 (MEBCol
p 22
uid 709,0
d 35
eb &412
)
*461 (MEBCol
p 23
uid 712,0
d 35
eb &414
)
*462 (MEBCol
p 24
uid 715,0
d 35
eb &416
)
*463 (MExpandCol
p 1
uid 716,0
d 15
depth 1
)
]
)
mrowContainer (MIctRowContainer
optionalChildren [
*464 (MRefRow
p 0
uid 30,0
)
*465 (MNameRow
p 1
uid 31,0
d 174
)
*466 (MLibRow
p 2
uid 32,0
)
*467 (MInstanceRefRow
p 3
uid 33,0
)
*468 (MPortMapLabelRow
p 4
uid 34,0
)
*469 (MFilterRow
p 5
hidden 1
uid 35,0
d 20
)
*470 (MFixedRow
p 6
hidden 1
uid 36,0
)
*471 (MReqRow
p 7
hidden 1
uid 37,0
)
*472 (MUcPortGroupRow
p 8
hidden 1
uid 38,0
)
*473 (MEmptyRow
p 88
uid 39,0
)
*474 (MNetRow
p 11
uid 48,0
net &133
)
*475 (MNetRow
p 12
uid 50,0
net &60
)
*476 (MNetRow
p 13
uid 52,0
net &128
)
*477 (MNetRow
p 14
uid 54,0
optionalChildren [
*478 (MWireRow
p 15
uid 208,0
wire &64
)
]
expandCol &463
net &63
)
*479 (MNetRow
p 16
uid 56,0
net &125
)
*480 (MNetRow
p 17
uid 58,0
net &126
)
*481 (MNetRow
p 18
uid 60,0
net &105
)
*482 (MNetRow
p 19
uid 62,0
net &106
)
*483 (MNetRow
p 20
uid 64,0
net &61
)
*484 (MNetRow
p 21
uid 66,0
net &62
)
*485 (MNetRow
p 22
uid 68,0
net &104
)
*486 (MNetRow
p 23
uid 70,0
net &78
)
*487 (MNetRow
p 24
uid 72,0
net &127
)
*488 (MNetRow
p 25
uid 74,0
net &95
)
*489 (MNetRow
p 26
uid 76,0
net &123
)
*490 (MNetRow
p 27
uid 78,0
net &94
)
*491 (MNetRow
p 28
uid 80,0
net &124
)
*492 (MNetRow
p 29
uid 82,0
net &101
)
*493 (MNetRow
p 30
uid 84,0
net &102
)
*494 (MNetRow
p 31
uid 86,0
net &103
)
*495 (MNetRow
p 32
uid 88,0
net &87
)
*496 (MNetRow
p 33
uid 90,0
net &89
)
*497 (MNetRow
p 34
uid 92,0
net &418
)
*498 (MNetRow
p 35
uid 94,0
net &90
)
*499 (MNetRow
p 36
uid 96,0
net &91
)
*500 (MNetRow
p 37
uid 98,0
net &419
)
*501 (MNetRow
p 38
uid 100,0
net &420
)
*502 (MNetRow
p 39
uid 102,0
net &97
)
*503 (MNetRow
p 40
uid 104,0
net &98
)
*504 (MNetRow
p 41
uid 106,0
net &99
)
*505 (MNetRow
p 42
uid 108,0
net &100
)
*506 (MNetRow
p 43
uid 110,0
net &93
)
*507 (MNetRow
p 44
uid 112,0
net &421
)
*508 (MNetRow
p 45
uid 114,0
net &422
)
*509 (MNetRow
p 46
uid 116,0
net &423
)
*510 (MNetRow
p 47
uid 118,0
net &424
)
*511 (MNetRow
p 48
uid 120,0
net &425
)
*512 (MNetRow
p 49
uid 122,0
net &426
)
*513 (MNetRow
p 50
uid 124,0
net &427
)
*514 (MNetRow
p 51
uid 126,0
net &428
)
*515 (MNetRow
p 52
uid 128,0
net &429
)
*516 (MNetRow
p 53
uid 130,0
net &430
)
*517 (MNetRow
p 54
uid 132,0
net &431
)
*518 (MNetRow
p 55
uid 134,0
net &432
)
*519 (MNetRow
p 56
uid 136,0
net &433
)
*520 (MNetRow
p 57
uid 138,0
net &434
)
*521 (MNetRow
p 58
uid 140,0
net &435
)
*522 (MNetRow
p 59
uid 142,0
net &436
)
*523 (MNetRow
p 60
uid 144,0
net &16
)
*524 (MNetRow
p 61
uid 146,0
net &134
)
*525 (MNetRow
p 62
uid 148,0
net &88
)
*526 (MNetRow
p 63
uid 150,0
net &79
)
*527 (MNetRow
p 64
uid 152,0
net &135
)
*528 (MNetRow
p 65
uid 154,0
net &136
)
*529 (MNetRow
p 66
uid 156,0
net &137
)
*530 (MNetRow
p 67
uid 158,0
net &96
)
*531 (MNetRow
p 68
uid 160,0
net &129
)
*532 (MNetRow
p 69
uid 162,0
net &130
)
*533 (MNetRow
p 70
uid 164,0
net &131
)
*534 (MNetRow
p 71
uid 166,0
net &132
)
*535 (MNetRow
p 72
uid 168,0
net &107
)
*536 (MNetRow
p 73
uid 170,0
net &108
)
*537 (MNetRow
p 74
uid 172,0
net &109
)
*538 (MNetRow
p 75
uid 174,0
net &110
)
*539 (MNetRow
p 76
uid 176,0
net &111
)
*540 (MNetRow
p 77
uid 178,0
net &112
)
*541 (MNetRow
p 78
uid 180,0
net &113
)
*542 (MNetRow
p 79
uid 182,0
net &114
)
*543 (MNetRow
p 80
uid 184,0
net &115
)
*544 (MNetRow
p 81
uid 186,0
net &116
)
*545 (MNetRow
p 82
uid 188,0
net &117
)
*546 (MNetRow
p 83
uid 190,0
net &118
)
*547 (MNetRow
p 84
uid 192,0
net &119
)
*548 (MNetRow
p 85
uid 194,0
net &120
)
*549 (MNetRow
p 86
uid 196,0
net &121
)
*550 (MNetRow
p 87
uid 198,0
net &122
)
*551 (MGroupRow
p 9
uid 717,0
optionalChildren [
*552 (MExprRow
p 10
uid 210,0
ibdExpr &92
)
]
expandCol &463
groupName "Port map frames"
groupRowMva (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
)
]
)
vaOverrides [
]
)
blkMVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,1"
)
hdsCompMva (MVa
cellColor "45055,65535,30000"
fontColor "0,0,0"
font "courier,10,1"
)
mwCompMva (MVa
cellColor "0,65535,65535"
fontColor "0,0,0"
font "courier,10,1"
)
ipCompMva (MVa
cellColor "45055,65535,30000"
fontColor "0,0,0"
font "courier,10,1"
)
embeddedBlkMva (MVa
cellColor "65535,65535,37120"
fontColor "0,0,0"
font "courier,10,1"
)
expressionRowMva (MVa
alignment 0
cellColor "65280,65280,46080"
fontColor "0,0,0"
font "courier,10,1"
)
netSliceMva (MVa
alignment 0
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,1"
)
bundleMva (MVa
alignment 0
cellColor "65280,65280,46080"
fontColor "0,0,0"
font "courier,10,1"
)
propColMva (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,1"
)
groupColMva (MVa
alignment 0
cellColor "62965,57054,46003"
fontColor "0,0,0"
font "courier,10,1"
)
interfaceColMva (MVa
cellColor "59904,39936,65280"
fontColor "0,0,0"
font "courier,10,1"
)
frameColMva (MVa
alignment 0
cellColor "0,0,65535"
fontColor "65535,65535,65535"
font "courier,10,1"
)
propRowMva (MVa
alignment 0
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,1"
)
groupRowMva (MVa
alignment 0
cellColor "62965,57054,46003"
fontColor "0,0,0"
font "courier,10,1"
)
netRowMva (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
uid 17,0
)
lastUid 719,0
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *553 (LEmptyRow
)
optionalChildren [
*554 (RefLabelRowHdr
)
*555 (TitleRowHdr
)
*556 (FilterRowHdr
)
*557 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*558 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*559 (GroupColHdr
tm "GroupColHdrMgr"
)
*560 (NameColHdr
tm "GenericNameColHdrMgr"
)
*561 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*562 (InitColHdr
tm "GenericValueColHdrMgr"
)
*563 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*564 (EolColHdr
tm "GenericEolColHdrMgr"
)
*565 (LogGeneric
generic (GiElement
name "AXI_ADDR_WIDTH"
type "integer"
value "32"
pr "-- Constants:"
apr 0
e "-- width of the AXI address bus"
)
uid 43,0
)
*566 (LogGeneric
generic (GiElement
name "MEMORY_DEPTH"
type "integer"
value "70000"
pr "--BASEADDR       : std_logic_vector(31 downto 0) := x\"A2000000\"; -- the register file's system base address1"
apr 0
)
uid 45,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*567 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *568 (MRCItem
litem &553
pos 3
dimension 20
)
optionalChildren [
*569 (MRCItem
litem &554
pos 0
dimension 20
)
*570 (MRCItem
litem &555
pos 1
dimension 23
)
*571 (MRCItem
litem &556
pos 2
hidden 1
dimension 20
)
*572 (MRCItem
litem &565
pos 0
dimension 20
uid 42,0
)
*573 (MRCItem
litem &566
pos 1
dimension 20
uid 44,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*574 (MRCItem
litem &557
pos 0
dimension 20
)
*575 (MRCItem
litem &559
pos 1
dimension 50
)
*576 (MRCItem
litem &560
pos 2
dimension 100
)
*577 (MRCItem
litem &561
pos 3
dimension 100
)
*578 (MRCItem
litem &562
pos 4
dimension 50
)
*579 (MRCItem
litem &563
pos 5
dimension 50
)
*580 (MRCItem
litem &564
pos 6
dimension 80
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
type 1
)
)
