|top
clk => adc_clk.IN6
rst_n => rst_n.IN4
ad7606_data[0] => ad7606_data[0].IN1
ad7606_data[1] => ad7606_data[1].IN1
ad7606_data[2] => ad7606_data[2].IN1
ad7606_data[3] => ad7606_data[3].IN1
ad7606_data[4] => ad7606_data[4].IN1
ad7606_data[5] => ad7606_data[5].IN1
ad7606_data[6] => ad7606_data[6].IN1
ad7606_data[7] => ad7606_data[7].IN1
ad7606_data[8] => ad7606_data[8].IN1
ad7606_data[9] => ad7606_data[9].IN1
ad7606_data[10] => ad7606_data[10].IN1
ad7606_data[11] => ad7606_data[11].IN1
ad7606_data[12] => ad7606_data[12].IN1
ad7606_data[13] => ad7606_data[13].IN1
ad7606_data[14] => ad7606_data[14].IN1
ad7606_data[15] => ad7606_data[15].IN1
ad7606_busy => ad7606_busy.IN1
ad7606_first_data => ad7606_first_data.IN1
ad7606_os[0] <= ad7606_if:ad7606_if_m0.ad_os
ad7606_os[1] <= ad7606_if:ad7606_if_m0.ad_os
ad7606_os[2] <= ad7606_if:ad7606_if_m0.ad_os
ad7606_cs <= ad7606_if:ad7606_if_m0.ad_cs
ad7606_rd <= ad7606_if:ad7606_if_m0.ad_rd
ad7606_reset <= ad7606_if:ad7606_if_m0.ad_reset
ad7606_convstab <= ad7606_if:ad7606_if_m0.ad_convstab
vga_out_hs <= wav_display:wav_display_m1.o_hs
vga_out_vs <= wav_display:wav_display_m1.o_vs
vga_out_r[0] <= wav_display:wav_display_m1.o_data
vga_out_r[1] <= wav_display:wav_display_m1.o_data
vga_out_r[2] <= wav_display:wav_display_m1.o_data
vga_out_r[3] <= wav_display:wav_display_m1.o_data
vga_out_r[4] <= wav_display:wav_display_m1.o_data
vga_out_g[0] <= wav_display:wav_display_m1.o_data
vga_out_g[1] <= wav_display:wav_display_m1.o_data
vga_out_g[2] <= wav_display:wav_display_m1.o_data
vga_out_g[3] <= wav_display:wav_display_m1.o_data
vga_out_g[4] <= wav_display:wav_display_m1.o_data
vga_out_g[5] <= wav_display:wav_display_m1.o_data
vga_out_b[0] <= wav_display:wav_display_m1.o_data
vga_out_b[1] <= wav_display:wav_display_m1.o_data
vga_out_b[2] <= wav_display:wav_display_m1.o_data
vga_out_b[3] <= wav_display:wav_display_m1.o_data
vga_out_b[4] <= wav_display:wav_display_m1.o_data


|top|video_pll:video_pll_m0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|top|video_pll:video_pll_m0|altpll:altpll_component
inclk[0] => video_pll_altpll:auto_generated.inclk[0]
inclk[1] => video_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top|color_bar:color_bar_m0
clk => rgb_b_reg[0].CLK
clk => rgb_b_reg[1].CLK
clk => rgb_b_reg[2].CLK
clk => rgb_b_reg[3].CLK
clk => rgb_b_reg[4].CLK
clk => rgb_b_reg[5].CLK
clk => rgb_b_reg[6].CLK
clk => rgb_b_reg[7].CLK
clk => rgb_g_reg[0].CLK
clk => rgb_g_reg[1].CLK
clk => rgb_g_reg[2].CLK
clk => rgb_g_reg[3].CLK
clk => rgb_g_reg[4].CLK
clk => rgb_g_reg[5].CLK
clk => rgb_g_reg[6].CLK
clk => rgb_g_reg[7].CLK
clk => rgb_r_reg[0].CLK
clk => rgb_r_reg[1].CLK
clk => rgb_r_reg[2].CLK
clk => rgb_r_reg[3].CLK
clk => rgb_r_reg[4].CLK
clk => rgb_r_reg[5].CLK
clk => rgb_r_reg[6].CLK
clk => rgb_r_reg[7].CLK
clk => v_active.CLK
clk => vs_reg.CLK
clk => h_active.CLK
clk => hs_reg.CLK
clk => v_cnt[0].CLK
clk => v_cnt[1].CLK
clk => v_cnt[2].CLK
clk => v_cnt[3].CLK
clk => v_cnt[4].CLK
clk => v_cnt[5].CLK
clk => v_cnt[6].CLK
clk => v_cnt[7].CLK
clk => v_cnt[8].CLK
clk => v_cnt[9].CLK
clk => v_cnt[10].CLK
clk => v_cnt[11].CLK
clk => active_x[0].CLK
clk => active_x[1].CLK
clk => active_x[2].CLK
clk => active_x[3].CLK
clk => active_x[4].CLK
clk => active_x[5].CLK
clk => active_x[6].CLK
clk => active_x[7].CLK
clk => active_x[8].CLK
clk => active_x[9].CLK
clk => active_x[10].CLK
clk => active_x[11].CLK
clk => h_cnt[0].CLK
clk => h_cnt[1].CLK
clk => h_cnt[2].CLK
clk => h_cnt[3].CLK
clk => h_cnt[4].CLK
clk => h_cnt[5].CLK
clk => h_cnt[6].CLK
clk => h_cnt[7].CLK
clk => h_cnt[8].CLK
clk => h_cnt[9].CLK
clk => h_cnt[10].CLK
clk => h_cnt[11].CLK
clk => video_active_d0.CLK
clk => vs_reg_d0.CLK
clk => hs_reg_d0.CLK
rst => rgb_b_reg[0].ACLR
rst => rgb_b_reg[1].ACLR
rst => rgb_b_reg[2].ACLR
rst => rgb_b_reg[3].ACLR
rst => rgb_b_reg[4].ACLR
rst => rgb_b_reg[5].ACLR
rst => rgb_b_reg[6].ACLR
rst => rgb_b_reg[7].ACLR
rst => rgb_g_reg[0].ACLR
rst => rgb_g_reg[1].ACLR
rst => rgb_g_reg[2].ACLR
rst => rgb_g_reg[3].ACLR
rst => rgb_g_reg[4].ACLR
rst => rgb_g_reg[5].ACLR
rst => rgb_g_reg[6].ACLR
rst => rgb_g_reg[7].ACLR
rst => rgb_r_reg[0].ACLR
rst => rgb_r_reg[1].ACLR
rst => rgb_r_reg[2].ACLR
rst => rgb_r_reg[3].ACLR
rst => rgb_r_reg[4].ACLR
rst => rgb_r_reg[5].ACLR
rst => rgb_r_reg[6].ACLR
rst => rgb_r_reg[7].ACLR
rst => v_active.ACLR
rst => vs_reg.ACLR
rst => h_active.ACLR
rst => hs_reg.ACLR
rst => v_cnt[0].ACLR
rst => v_cnt[1].ACLR
rst => v_cnt[2].ACLR
rst => v_cnt[3].ACLR
rst => v_cnt[4].ACLR
rst => v_cnt[5].ACLR
rst => v_cnt[6].ACLR
rst => v_cnt[7].ACLR
rst => v_cnt[8].ACLR
rst => v_cnt[9].ACLR
rst => v_cnt[10].ACLR
rst => v_cnt[11].ACLR
rst => active_x[0].ACLR
rst => active_x[1].ACLR
rst => active_x[2].ACLR
rst => active_x[3].ACLR
rst => active_x[4].ACLR
rst => active_x[5].ACLR
rst => active_x[6].ACLR
rst => active_x[7].ACLR
rst => active_x[8].ACLR
rst => active_x[9].ACLR
rst => active_x[10].ACLR
rst => active_x[11].ACLR
rst => h_cnt[0].ACLR
rst => h_cnt[1].ACLR
rst => h_cnt[2].ACLR
rst => h_cnt[3].ACLR
rst => h_cnt[4].ACLR
rst => h_cnt[5].ACLR
rst => h_cnt[6].ACLR
rst => h_cnt[7].ACLR
rst => h_cnt[8].ACLR
rst => h_cnt[9].ACLR
rst => h_cnt[10].ACLR
rst => h_cnt[11].ACLR
rst => video_active_d0.ACLR
rst => vs_reg_d0.ACLR
rst => hs_reg_d0.ACLR
hs <= hs_reg_d0.DB_MAX_OUTPUT_PORT_TYPE
vs <= vs_reg_d0.DB_MAX_OUTPUT_PORT_TYPE
de <= video_active_d0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r[0] <= rgb_r_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[1] <= rgb_r_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[2] <= rgb_r_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[3] <= rgb_r_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[4] <= rgb_r_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[5] <= rgb_r_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[6] <= rgb_r_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[7] <= rgb_r_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[0] <= rgb_g_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[1] <= rgb_g_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[2] <= rgb_g_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[3] <= rgb_g_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[4] <= rgb_g_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[5] <= rgb_g_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[6] <= rgb_g_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[7] <= rgb_g_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[0] <= rgb_b_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[1] <= rgb_b_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[2] <= rgb_b_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[3] <= rgb_b_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[4] <= rgb_b_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[5] <= rgb_b_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[6] <= rgb_b_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[7] <= rgb_b_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|top|ad7606_if:ad7606_if_m0
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => ad_convstab~reg0.CLK
clk => ad_rd~reg0.CLK
clk => ad_cs~reg0.CLK
clk => ad_ch8[0]~reg0.CLK
clk => ad_ch8[1]~reg0.CLK
clk => ad_ch8[2]~reg0.CLK
clk => ad_ch8[3]~reg0.CLK
clk => ad_ch8[4]~reg0.CLK
clk => ad_ch8[5]~reg0.CLK
clk => ad_ch8[6]~reg0.CLK
clk => ad_ch8[7]~reg0.CLK
clk => ad_ch8[8]~reg0.CLK
clk => ad_ch8[9]~reg0.CLK
clk => ad_ch8[10]~reg0.CLK
clk => ad_ch8[11]~reg0.CLK
clk => ad_ch8[12]~reg0.CLK
clk => ad_ch8[13]~reg0.CLK
clk => ad_ch8[14]~reg0.CLK
clk => ad_ch8[15]~reg0.CLK
clk => ad_ch7[0]~reg0.CLK
clk => ad_ch7[1]~reg0.CLK
clk => ad_ch7[2]~reg0.CLK
clk => ad_ch7[3]~reg0.CLK
clk => ad_ch7[4]~reg0.CLK
clk => ad_ch7[5]~reg0.CLK
clk => ad_ch7[6]~reg0.CLK
clk => ad_ch7[7]~reg0.CLK
clk => ad_ch7[8]~reg0.CLK
clk => ad_ch7[9]~reg0.CLK
clk => ad_ch7[10]~reg0.CLK
clk => ad_ch7[11]~reg0.CLK
clk => ad_ch7[12]~reg0.CLK
clk => ad_ch7[13]~reg0.CLK
clk => ad_ch7[14]~reg0.CLK
clk => ad_ch7[15]~reg0.CLK
clk => ad_ch6[0]~reg0.CLK
clk => ad_ch6[1]~reg0.CLK
clk => ad_ch6[2]~reg0.CLK
clk => ad_ch6[3]~reg0.CLK
clk => ad_ch6[4]~reg0.CLK
clk => ad_ch6[5]~reg0.CLK
clk => ad_ch6[6]~reg0.CLK
clk => ad_ch6[7]~reg0.CLK
clk => ad_ch6[8]~reg0.CLK
clk => ad_ch6[9]~reg0.CLK
clk => ad_ch6[10]~reg0.CLK
clk => ad_ch6[11]~reg0.CLK
clk => ad_ch6[12]~reg0.CLK
clk => ad_ch6[13]~reg0.CLK
clk => ad_ch6[14]~reg0.CLK
clk => ad_ch6[15]~reg0.CLK
clk => ad_ch5[0]~reg0.CLK
clk => ad_ch5[1]~reg0.CLK
clk => ad_ch5[2]~reg0.CLK
clk => ad_ch5[3]~reg0.CLK
clk => ad_ch5[4]~reg0.CLK
clk => ad_ch5[5]~reg0.CLK
clk => ad_ch5[6]~reg0.CLK
clk => ad_ch5[7]~reg0.CLK
clk => ad_ch5[8]~reg0.CLK
clk => ad_ch5[9]~reg0.CLK
clk => ad_ch5[10]~reg0.CLK
clk => ad_ch5[11]~reg0.CLK
clk => ad_ch5[12]~reg0.CLK
clk => ad_ch5[13]~reg0.CLK
clk => ad_ch5[14]~reg0.CLK
clk => ad_ch5[15]~reg0.CLK
clk => ad_ch4[0]~reg0.CLK
clk => ad_ch4[1]~reg0.CLK
clk => ad_ch4[2]~reg0.CLK
clk => ad_ch4[3]~reg0.CLK
clk => ad_ch4[4]~reg0.CLK
clk => ad_ch4[5]~reg0.CLK
clk => ad_ch4[6]~reg0.CLK
clk => ad_ch4[7]~reg0.CLK
clk => ad_ch4[8]~reg0.CLK
clk => ad_ch4[9]~reg0.CLK
clk => ad_ch4[10]~reg0.CLK
clk => ad_ch4[11]~reg0.CLK
clk => ad_ch4[12]~reg0.CLK
clk => ad_ch4[13]~reg0.CLK
clk => ad_ch4[14]~reg0.CLK
clk => ad_ch4[15]~reg0.CLK
clk => ad_ch3[0]~reg0.CLK
clk => ad_ch3[1]~reg0.CLK
clk => ad_ch3[2]~reg0.CLK
clk => ad_ch3[3]~reg0.CLK
clk => ad_ch3[4]~reg0.CLK
clk => ad_ch3[5]~reg0.CLK
clk => ad_ch3[6]~reg0.CLK
clk => ad_ch3[7]~reg0.CLK
clk => ad_ch3[8]~reg0.CLK
clk => ad_ch3[9]~reg0.CLK
clk => ad_ch3[10]~reg0.CLK
clk => ad_ch3[11]~reg0.CLK
clk => ad_ch3[12]~reg0.CLK
clk => ad_ch3[13]~reg0.CLK
clk => ad_ch3[14]~reg0.CLK
clk => ad_ch3[15]~reg0.CLK
clk => ad_ch2[0]~reg0.CLK
clk => ad_ch2[1]~reg0.CLK
clk => ad_ch2[2]~reg0.CLK
clk => ad_ch2[3]~reg0.CLK
clk => ad_ch2[4]~reg0.CLK
clk => ad_ch2[5]~reg0.CLK
clk => ad_ch2[6]~reg0.CLK
clk => ad_ch2[7]~reg0.CLK
clk => ad_ch2[8]~reg0.CLK
clk => ad_ch2[9]~reg0.CLK
clk => ad_ch2[10]~reg0.CLK
clk => ad_ch2[11]~reg0.CLK
clk => ad_ch2[12]~reg0.CLK
clk => ad_ch2[13]~reg0.CLK
clk => ad_ch2[14]~reg0.CLK
clk => ad_ch2[15]~reg0.CLK
clk => ad_ch1[0]~reg0.CLK
clk => ad_ch1[1]~reg0.CLK
clk => ad_ch1[2]~reg0.CLK
clk => ad_ch1[3]~reg0.CLK
clk => ad_ch1[4]~reg0.CLK
clk => ad_ch1[5]~reg0.CLK
clk => ad_ch1[6]~reg0.CLK
clk => ad_ch1[7]~reg0.CLK
clk => ad_ch1[8]~reg0.CLK
clk => ad_ch1[9]~reg0.CLK
clk => ad_ch1[10]~reg0.CLK
clk => ad_ch1[11]~reg0.CLK
clk => ad_ch1[12]~reg0.CLK
clk => ad_ch1[13]~reg0.CLK
clk => ad_ch1[14]~reg0.CLK
clk => ad_ch1[15]~reg0.CLK
clk => ad_reset~reg0.CLK
clk => rst_cnt[0].CLK
clk => rst_cnt[1].CLK
clk => rst_cnt[2].CLK
clk => rst_cnt[3].CLK
clk => rst_cnt[4].CLK
clk => rst_cnt[5].CLK
clk => rst_cnt[6].CLK
clk => rst_cnt[7].CLK
clk => rst_cnt[8].CLK
clk => rst_cnt[9].CLK
clk => rst_cnt[10].CLK
clk => rst_cnt[11].CLK
clk => rst_cnt[12].CLK
clk => rst_cnt[13].CLK
clk => rst_cnt[14].CLK
clk => rst_cnt[15].CLK
clk => state~13.DATAIN
rst_n => ad_reset~reg0.ACLR
rst_n => rst_cnt[0].ACLR
rst_n => rst_cnt[1].ACLR
rst_n => rst_cnt[2].ACLR
rst_n => rst_cnt[3].ACLR
rst_n => rst_cnt[4].ACLR
rst_n => rst_cnt[5].ACLR
rst_n => rst_cnt[6].ACLR
rst_n => rst_cnt[7].ACLR
rst_n => rst_cnt[8].ACLR
rst_n => rst_cnt[9].ACLR
rst_n => rst_cnt[10].ACLR
rst_n => rst_cnt[11].ACLR
rst_n => rst_cnt[12].ACLR
rst_n => rst_cnt[13].ACLR
rst_n => rst_cnt[14].ACLR
rst_n => rst_cnt[15].ACLR
ad_data[0] => ad_ch1.DATAB
ad_data[0] => ad_ch2.DATAB
ad_data[0] => ad_ch3.DATAB
ad_data[0] => ad_ch4.DATAB
ad_data[0] => ad_ch5.DATAB
ad_data[0] => ad_ch6.DATAB
ad_data[0] => ad_ch7.DATAB
ad_data[0] => ad_ch8.DATAB
ad_data[1] => ad_ch1.DATAB
ad_data[1] => ad_ch2.DATAB
ad_data[1] => ad_ch3.DATAB
ad_data[1] => ad_ch4.DATAB
ad_data[1] => ad_ch5.DATAB
ad_data[1] => ad_ch6.DATAB
ad_data[1] => ad_ch7.DATAB
ad_data[1] => ad_ch8.DATAB
ad_data[2] => ad_ch1.DATAB
ad_data[2] => ad_ch2.DATAB
ad_data[2] => ad_ch3.DATAB
ad_data[2] => ad_ch4.DATAB
ad_data[2] => ad_ch5.DATAB
ad_data[2] => ad_ch6.DATAB
ad_data[2] => ad_ch7.DATAB
ad_data[2] => ad_ch8.DATAB
ad_data[3] => ad_ch1.DATAB
ad_data[3] => ad_ch2.DATAB
ad_data[3] => ad_ch3.DATAB
ad_data[3] => ad_ch4.DATAB
ad_data[3] => ad_ch5.DATAB
ad_data[3] => ad_ch6.DATAB
ad_data[3] => ad_ch7.DATAB
ad_data[3] => ad_ch8.DATAB
ad_data[4] => ad_ch1.DATAB
ad_data[4] => ad_ch2.DATAB
ad_data[4] => ad_ch3.DATAB
ad_data[4] => ad_ch4.DATAB
ad_data[4] => ad_ch5.DATAB
ad_data[4] => ad_ch6.DATAB
ad_data[4] => ad_ch7.DATAB
ad_data[4] => ad_ch8.DATAB
ad_data[5] => ad_ch1.DATAB
ad_data[5] => ad_ch2.DATAB
ad_data[5] => ad_ch3.DATAB
ad_data[5] => ad_ch4.DATAB
ad_data[5] => ad_ch5.DATAB
ad_data[5] => ad_ch6.DATAB
ad_data[5] => ad_ch7.DATAB
ad_data[5] => ad_ch8.DATAB
ad_data[6] => ad_ch1.DATAB
ad_data[6] => ad_ch2.DATAB
ad_data[6] => ad_ch3.DATAB
ad_data[6] => ad_ch4.DATAB
ad_data[6] => ad_ch5.DATAB
ad_data[6] => ad_ch6.DATAB
ad_data[6] => ad_ch7.DATAB
ad_data[6] => ad_ch8.DATAB
ad_data[7] => ad_ch1.DATAB
ad_data[7] => ad_ch2.DATAB
ad_data[7] => ad_ch3.DATAB
ad_data[7] => ad_ch4.DATAB
ad_data[7] => ad_ch5.DATAB
ad_data[7] => ad_ch6.DATAB
ad_data[7] => ad_ch7.DATAB
ad_data[7] => ad_ch8.DATAB
ad_data[8] => ad_ch1.DATAB
ad_data[8] => ad_ch2.DATAB
ad_data[8] => ad_ch3.DATAB
ad_data[8] => ad_ch4.DATAB
ad_data[8] => ad_ch5.DATAB
ad_data[8] => ad_ch6.DATAB
ad_data[8] => ad_ch7.DATAB
ad_data[8] => ad_ch8.DATAB
ad_data[9] => ad_ch1.DATAB
ad_data[9] => ad_ch2.DATAB
ad_data[9] => ad_ch3.DATAB
ad_data[9] => ad_ch4.DATAB
ad_data[9] => ad_ch5.DATAB
ad_data[9] => ad_ch6.DATAB
ad_data[9] => ad_ch7.DATAB
ad_data[9] => ad_ch8.DATAB
ad_data[10] => ad_ch1.DATAB
ad_data[10] => ad_ch2.DATAB
ad_data[10] => ad_ch3.DATAB
ad_data[10] => ad_ch4.DATAB
ad_data[10] => ad_ch5.DATAB
ad_data[10] => ad_ch6.DATAB
ad_data[10] => ad_ch7.DATAB
ad_data[10] => ad_ch8.DATAB
ad_data[11] => ad_ch1.DATAB
ad_data[11] => ad_ch2.DATAB
ad_data[11] => ad_ch3.DATAB
ad_data[11] => ad_ch4.DATAB
ad_data[11] => ad_ch5.DATAB
ad_data[11] => ad_ch6.DATAB
ad_data[11] => ad_ch7.DATAB
ad_data[11] => ad_ch8.DATAB
ad_data[12] => ad_ch1.DATAB
ad_data[12] => ad_ch2.DATAB
ad_data[12] => ad_ch3.DATAB
ad_data[12] => ad_ch4.DATAB
ad_data[12] => ad_ch5.DATAB
ad_data[12] => ad_ch6.DATAB
ad_data[12] => ad_ch7.DATAB
ad_data[12] => ad_ch8.DATAB
ad_data[13] => ad_ch1.DATAB
ad_data[13] => ad_ch2.DATAB
ad_data[13] => ad_ch3.DATAB
ad_data[13] => ad_ch4.DATAB
ad_data[13] => ad_ch5.DATAB
ad_data[13] => ad_ch6.DATAB
ad_data[13] => ad_ch7.DATAB
ad_data[13] => ad_ch8.DATAB
ad_data[14] => ad_ch1.DATAB
ad_data[14] => ad_ch2.DATAB
ad_data[14] => ad_ch3.DATAB
ad_data[14] => ad_ch4.DATAB
ad_data[14] => ad_ch5.DATAB
ad_data[14] => ad_ch6.DATAB
ad_data[14] => ad_ch7.DATAB
ad_data[14] => ad_ch8.DATAB
ad_data[15] => ad_ch1.DATAB
ad_data[15] => ad_ch2.DATAB
ad_data[15] => ad_ch3.DATAB
ad_data[15] => ad_ch4.DATAB
ad_data[15] => ad_ch5.DATAB
ad_data[15] => ad_ch6.DATAB
ad_data[15] => ad_ch7.DATAB
ad_data[15] => ad_ch8.DATAB
ad_busy => i.OUTPUTSELECT
ad_busy => i.OUTPUTSELECT
ad_busy => i.OUTPUTSELECT
ad_busy => i.OUTPUTSELECT
ad_busy => i.OUTPUTSELECT
ad_busy => i.OUTPUTSELECT
ad_busy => state.OUTPUTSELECT
ad_busy => state.OUTPUTSELECT
ad_busy => state.OUTPUTSELECT
ad_busy => state.OUTPUTSELECT
ad_busy => state.OUTPUTSELECT
ad_busy => state.OUTPUTSELECT
ad_busy => state.OUTPUTSELECT
ad_busy => state.OUTPUTSELECT
ad_busy => state.OUTPUTSELECT
ad_busy => state.OUTPUTSELECT
ad_busy => state.OUTPUTSELECT
ad_busy => state.OUTPUTSELECT
ad_busy => state.OUTPUTSELECT
first_data => ~NO_FANOUT~
ad_os[0] <= <GND>
ad_os[1] <= <GND>
ad_os[2] <= <GND>
ad_cs <= ad_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_rd <= ad_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_reset <= ad_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_convstab <= ad_convstab~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_valid <= ad_data_valid.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[0] <= ad_ch1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[1] <= ad_ch1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[2] <= ad_ch1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[3] <= ad_ch1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[4] <= ad_ch1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[5] <= ad_ch1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[6] <= ad_ch1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[7] <= ad_ch1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[8] <= ad_ch1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[9] <= ad_ch1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[10] <= ad_ch1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[11] <= ad_ch1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[12] <= ad_ch1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[13] <= ad_ch1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[14] <= ad_ch1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[15] <= ad_ch1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[0] <= ad_ch2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[1] <= ad_ch2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[2] <= ad_ch2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[3] <= ad_ch2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[4] <= ad_ch2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[5] <= ad_ch2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[6] <= ad_ch2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[7] <= ad_ch2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[8] <= ad_ch2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[9] <= ad_ch2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[10] <= ad_ch2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[11] <= ad_ch2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[12] <= ad_ch2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[13] <= ad_ch2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[14] <= ad_ch2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[15] <= ad_ch2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[0] <= ad_ch3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[1] <= ad_ch3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[2] <= ad_ch3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[3] <= ad_ch3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[4] <= ad_ch3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[5] <= ad_ch3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[6] <= ad_ch3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[7] <= ad_ch3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[8] <= ad_ch3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[9] <= ad_ch3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[10] <= ad_ch3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[11] <= ad_ch3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[12] <= ad_ch3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[13] <= ad_ch3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[14] <= ad_ch3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch3[15] <= ad_ch3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[0] <= ad_ch4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[1] <= ad_ch4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[2] <= ad_ch4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[3] <= ad_ch4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[4] <= ad_ch4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[5] <= ad_ch4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[6] <= ad_ch4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[7] <= ad_ch4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[8] <= ad_ch4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[9] <= ad_ch4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[10] <= ad_ch4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[11] <= ad_ch4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[12] <= ad_ch4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[13] <= ad_ch4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[14] <= ad_ch4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch4[15] <= ad_ch4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[0] <= ad_ch5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[1] <= ad_ch5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[2] <= ad_ch5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[3] <= ad_ch5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[4] <= ad_ch5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[5] <= ad_ch5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[6] <= ad_ch5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[7] <= ad_ch5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[8] <= ad_ch5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[9] <= ad_ch5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[10] <= ad_ch5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[11] <= ad_ch5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[12] <= ad_ch5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[13] <= ad_ch5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[14] <= ad_ch5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch5[15] <= ad_ch5[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[0] <= ad_ch6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[1] <= ad_ch6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[2] <= ad_ch6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[3] <= ad_ch6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[4] <= ad_ch6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[5] <= ad_ch6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[6] <= ad_ch6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[7] <= ad_ch6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[8] <= ad_ch6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[9] <= ad_ch6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[10] <= ad_ch6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[11] <= ad_ch6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[12] <= ad_ch6[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[13] <= ad_ch6[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[14] <= ad_ch6[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch6[15] <= ad_ch6[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[0] <= ad_ch7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[1] <= ad_ch7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[2] <= ad_ch7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[3] <= ad_ch7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[4] <= ad_ch7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[5] <= ad_ch7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[6] <= ad_ch7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[7] <= ad_ch7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[8] <= ad_ch7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[9] <= ad_ch7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[10] <= ad_ch7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[11] <= ad_ch7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[12] <= ad_ch7[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[13] <= ad_ch7[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[14] <= ad_ch7[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch7[15] <= ad_ch7[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[0] <= ad_ch8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[1] <= ad_ch8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[2] <= ad_ch8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[3] <= ad_ch8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[4] <= ad_ch8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[5] <= ad_ch8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[6] <= ad_ch8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[7] <= ad_ch8[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[8] <= ad_ch8[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[9] <= ad_ch8[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[10] <= ad_ch8[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[11] <= ad_ch8[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[12] <= ad_ch8[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[13] <= ad_ch8[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[14] <= ad_ch8[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch8[15] <= ad_ch8[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|grid_display:grid_display_m0
rst_n => rst_n.IN1
pclk => pclk.IN1
i_hs => i_hs.IN1
i_vs => i_vs.IN1
i_de => i_de.IN1
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
o_hs <= timing_gen_xy:timing_gen_xy_m0.o_hs
o_vs <= timing_gen_xy:timing_gen_xy_m0.o_vs
o_de <= timing_gen_xy:timing_gen_xy_m0.o_de
o_data[0] <= v_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= v_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= v_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= v_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= v_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= v_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= v_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= v_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= v_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= v_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= v_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= v_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= v_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= v_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= v_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= v_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= v_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= v_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= v_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= v_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= v_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= v_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= v_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= v_data[23].DB_MAX_OUTPUT_PORT_TYPE


|top|grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0
rst_n => x_cnt[0].ACLR
rst_n => x_cnt[1].ACLR
rst_n => x_cnt[2].ACLR
rst_n => x_cnt[3].ACLR
rst_n => x_cnt[4].ACLR
rst_n => x_cnt[5].ACLR
rst_n => x_cnt[6].ACLR
rst_n => x_cnt[7].ACLR
rst_n => x_cnt[8].ACLR
rst_n => x_cnt[9].ACLR
rst_n => x_cnt[10].ACLR
rst_n => x_cnt[11].ACLR
rst_n => y_cnt[0].ACLR
rst_n => y_cnt[1].ACLR
rst_n => y_cnt[2].ACLR
rst_n => y_cnt[3].ACLR
rst_n => y_cnt[4].ACLR
rst_n => y_cnt[5].ACLR
rst_n => y_cnt[6].ACLR
rst_n => y_cnt[7].ACLR
rst_n => y_cnt[8].ACLR
rst_n => y_cnt[9].ACLR
rst_n => y_cnt[10].ACLR
rst_n => y_cnt[11].ACLR
clk => y_cnt[0].CLK
clk => y_cnt[1].CLK
clk => y_cnt[2].CLK
clk => y_cnt[3].CLK
clk => y_cnt[4].CLK
clk => y_cnt[5].CLK
clk => y_cnt[6].CLK
clk => y_cnt[7].CLK
clk => y_cnt[8].CLK
clk => y_cnt[9].CLK
clk => y_cnt[10].CLK
clk => y_cnt[11].CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => x_cnt[5].CLK
clk => x_cnt[6].CLK
clk => x_cnt[7].CLK
clk => x_cnt[8].CLK
clk => x_cnt[9].CLK
clk => x_cnt[10].CLK
clk => x_cnt[11].CLK
clk => i_data_d1[0].CLK
clk => i_data_d1[1].CLK
clk => i_data_d1[2].CLK
clk => i_data_d1[3].CLK
clk => i_data_d1[4].CLK
clk => i_data_d1[5].CLK
clk => i_data_d1[6].CLK
clk => i_data_d1[7].CLK
clk => i_data_d1[8].CLK
clk => i_data_d1[9].CLK
clk => i_data_d1[10].CLK
clk => i_data_d1[11].CLK
clk => i_data_d1[12].CLK
clk => i_data_d1[13].CLK
clk => i_data_d1[14].CLK
clk => i_data_d1[15].CLK
clk => i_data_d1[16].CLK
clk => i_data_d1[17].CLK
clk => i_data_d1[18].CLK
clk => i_data_d1[19].CLK
clk => i_data_d1[20].CLK
clk => i_data_d1[21].CLK
clk => i_data_d1[22].CLK
clk => i_data_d1[23].CLK
clk => i_data_d0[0].CLK
clk => i_data_d0[1].CLK
clk => i_data_d0[2].CLK
clk => i_data_d0[3].CLK
clk => i_data_d0[4].CLK
clk => i_data_d0[5].CLK
clk => i_data_d0[6].CLK
clk => i_data_d0[7].CLK
clk => i_data_d0[8].CLK
clk => i_data_d0[9].CLK
clk => i_data_d0[10].CLK
clk => i_data_d0[11].CLK
clk => i_data_d0[12].CLK
clk => i_data_d0[13].CLK
clk => i_data_d0[14].CLK
clk => i_data_d0[15].CLK
clk => i_data_d0[16].CLK
clk => i_data_d0[17].CLK
clk => i_data_d0[18].CLK
clk => i_data_d0[19].CLK
clk => i_data_d0[20].CLK
clk => i_data_d0[21].CLK
clk => i_data_d0[22].CLK
clk => i_data_d0[23].CLK
clk => hs_d1.CLK
clk => hs_d0.CLK
clk => vs_d1.CLK
clk => vs_d0.CLK
clk => de_d1.CLK
clk => de_d0.CLK
i_hs => hs_d0.DATAIN
i_vs => vs_d0.DATAIN
i_de => de_d0.DATAIN
i_data[0] => i_data_d0[0].DATAIN
i_data[1] => i_data_d0[1].DATAIN
i_data[2] => i_data_d0[2].DATAIN
i_data[3] => i_data_d0[3].DATAIN
i_data[4] => i_data_d0[4].DATAIN
i_data[5] => i_data_d0[5].DATAIN
i_data[6] => i_data_d0[6].DATAIN
i_data[7] => i_data_d0[7].DATAIN
i_data[8] => i_data_d0[8].DATAIN
i_data[9] => i_data_d0[9].DATAIN
i_data[10] => i_data_d0[10].DATAIN
i_data[11] => i_data_d0[11].DATAIN
i_data[12] => i_data_d0[12].DATAIN
i_data[13] => i_data_d0[13].DATAIN
i_data[14] => i_data_d0[14].DATAIN
i_data[15] => i_data_d0[15].DATAIN
i_data[16] => i_data_d0[16].DATAIN
i_data[17] => i_data_d0[17].DATAIN
i_data[18] => i_data_d0[18].DATAIN
i_data[19] => i_data_d0[19].DATAIN
i_data[20] => i_data_d0[20].DATAIN
i_data[21] => i_data_d0[21].DATAIN
i_data[22] => i_data_d0[22].DATAIN
i_data[23] => i_data_d0[23].DATAIN
o_hs <= hs_d1.DB_MAX_OUTPUT_PORT_TYPE
o_vs <= vs_d1.DB_MAX_OUTPUT_PORT_TYPE
o_de <= de_d1.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= i_data_d1[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_data_d1[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_data_d1[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_data_d1[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_data_d1[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_data_d1[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_data_d1[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_data_d1[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= i_data_d1[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= i_data_d1[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= i_data_d1[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= i_data_d1[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= i_data_d1[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= i_data_d1[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= i_data_d1[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= i_data_d1[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= i_data_d1[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= i_data_d1[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= i_data_d1[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= i_data_d1[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= i_data_d1[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= i_data_d1[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= i_data_d1[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= i_data_d1[23].DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y_cnt[11].DB_MAX_OUTPUT_PORT_TYPE


|top|ad7606_sample:ad7606_sample_m0
adc_clk => sample_cnt[0].CLK
adc_clk => sample_cnt[1].CLK
adc_clk => sample_cnt[2].CLK
adc_clk => sample_cnt[3].CLK
adc_clk => sample_cnt[4].CLK
adc_clk => sample_cnt[5].CLK
adc_clk => sample_cnt[6].CLK
adc_clk => sample_cnt[7].CLK
adc_clk => sample_cnt[8].CLK
adc_clk => sample_cnt[9].CLK
adc_clk => sample_cnt[10].CLK
adc_clk => wait_cnt[0].CLK
adc_clk => wait_cnt[1].CLK
adc_clk => wait_cnt[2].CLK
adc_clk => wait_cnt[3].CLK
adc_clk => wait_cnt[4].CLK
adc_clk => wait_cnt[5].CLK
adc_clk => wait_cnt[6].CLK
adc_clk => wait_cnt[7].CLK
adc_clk => wait_cnt[8].CLK
adc_clk => wait_cnt[9].CLK
adc_clk => wait_cnt[10].CLK
adc_clk => wait_cnt[11].CLK
adc_clk => wait_cnt[12].CLK
adc_clk => wait_cnt[13].CLK
adc_clk => wait_cnt[14].CLK
adc_clk => wait_cnt[15].CLK
adc_clk => wait_cnt[16].CLK
adc_clk => wait_cnt[17].CLK
adc_clk => wait_cnt[18].CLK
adc_clk => wait_cnt[19].CLK
adc_clk => wait_cnt[20].CLK
adc_clk => wait_cnt[21].CLK
adc_clk => wait_cnt[22].CLK
adc_clk => wait_cnt[23].CLK
adc_clk => wait_cnt[24].CLK
adc_clk => wait_cnt[25].CLK
adc_clk => wait_cnt[26].CLK
adc_clk => wait_cnt[27].CLK
adc_clk => wait_cnt[28].CLK
adc_clk => wait_cnt[29].CLK
adc_clk => wait_cnt[30].CLK
adc_clk => wait_cnt[31].CLK
adc_clk => adc_data_narrow[0].CLK
adc_clk => adc_data_narrow[1].CLK
adc_clk => adc_data_narrow[2].CLK
adc_clk => adc_data_narrow[3].CLK
adc_clk => adc_data_narrow[4].CLK
adc_clk => adc_data_narrow[5].CLK
adc_clk => adc_data_narrow[6].CLK
adc_clk => adc_data_narrow[7].CLK
adc_clk => adc_data_offset[8].CLK
adc_clk => adc_data_offset[9].CLK
adc_clk => adc_data_offset[10].CLK
adc_clk => adc_data_offset[11].CLK
adc_clk => adc_data_offset[12].CLK
adc_clk => adc_data_offset[13].CLK
adc_clk => adc_data_offset[14].CLK
adc_clk => adc_data_offset[15].CLK
adc_clk => state~3.DATAIN
rst => sample_cnt[0].ACLR
rst => sample_cnt[1].ACLR
rst => sample_cnt[2].ACLR
rst => sample_cnt[3].ACLR
rst => sample_cnt[4].ACLR
rst => sample_cnt[5].ACLR
rst => sample_cnt[6].ACLR
rst => sample_cnt[7].ACLR
rst => sample_cnt[8].ACLR
rst => sample_cnt[9].ACLR
rst => sample_cnt[10].ACLR
rst => wait_cnt[0].ACLR
rst => wait_cnt[1].ACLR
rst => wait_cnt[2].ACLR
rst => wait_cnt[3].ACLR
rst => wait_cnt[4].ACLR
rst => wait_cnt[5].ACLR
rst => wait_cnt[6].ACLR
rst => wait_cnt[7].ACLR
rst => wait_cnt[8].ACLR
rst => wait_cnt[9].ACLR
rst => wait_cnt[10].ACLR
rst => wait_cnt[11].ACLR
rst => wait_cnt[12].ACLR
rst => wait_cnt[13].ACLR
rst => wait_cnt[14].ACLR
rst => wait_cnt[15].ACLR
rst => wait_cnt[16].ACLR
rst => wait_cnt[17].ACLR
rst => wait_cnt[18].ACLR
rst => wait_cnt[19].ACLR
rst => wait_cnt[20].ACLR
rst => wait_cnt[21].ACLR
rst => wait_cnt[22].ACLR
rst => wait_cnt[23].ACLR
rst => wait_cnt[24].ACLR
rst => wait_cnt[25].ACLR
rst => wait_cnt[26].ACLR
rst => wait_cnt[27].ACLR
rst => wait_cnt[28].ACLR
rst => wait_cnt[29].ACLR
rst => wait_cnt[30].ACLR
rst => wait_cnt[31].ACLR
rst => adc_data_narrow[0].ACLR
rst => adc_data_narrow[1].ACLR
rst => adc_data_narrow[2].ACLR
rst => adc_data_narrow[3].ACLR
rst => adc_data_narrow[4].ACLR
rst => adc_data_narrow[5].ACLR
rst => adc_data_narrow[6].ACLR
rst => adc_data_narrow[7].ACLR
rst => adc_data_offset[8].ACLR
rst => adc_data_offset[9].ACLR
rst => adc_data_offset[10].ACLR
rst => adc_data_offset[11].ACLR
rst => adc_data_offset[12].ACLR
rst => adc_data_offset[13].ACLR
rst => adc_data_offset[14].ACLR
rst => adc_data_offset[15].ACLR
rst => state~5.DATAIN
adc_data[0] => ~NO_FANOUT~
adc_data[1] => ~NO_FANOUT~
adc_data[2] => ~NO_FANOUT~
adc_data[3] => ~NO_FANOUT~
adc_data[4] => ~NO_FANOUT~
adc_data[5] => ~NO_FANOUT~
adc_data[6] => ~NO_FANOUT~
adc_data[7] => ~NO_FANOUT~
adc_data[8] => adc_data_offset[8].DATAIN
adc_data[9] => adc_data_offset[9].DATAIN
adc_data[10] => adc_data_offset[10].DATAIN
adc_data[11] => adc_data_offset[11].DATAIN
adc_data[12] => adc_data_offset[12].DATAIN
adc_data[13] => adc_data_offset[13].DATAIN
adc_data[14] => adc_data_offset[14].DATAIN
adc_data[15] => Add0.IN3
adc_data[15] => Add0.IN4
adc_data_valid => adc_buf_wr.IN0
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => state.OUTPUTSELECT
adc_data_valid => state.OUTPUTSELECT
adc_data_valid => state.OUTPUTSELECT
adc_data_valid => adc_data_offset[15].ENA
adc_data_valid => adc_data_offset[14].ENA
adc_data_valid => adc_data_offset[13].ENA
adc_data_valid => adc_data_offset[12].ENA
adc_data_valid => adc_data_offset[11].ENA
adc_data_valid => adc_data_offset[10].ENA
adc_data_valid => adc_data_offset[9].ENA
adc_data_valid => adc_data_offset[8].ENA
adc_data_valid => adc_data_narrow[7].ENA
adc_data_valid => adc_data_narrow[6].ENA
adc_data_valid => adc_data_narrow[5].ENA
adc_data_valid => adc_data_narrow[4].ENA
adc_data_valid => adc_data_narrow[3].ENA
adc_data_valid => adc_data_narrow[2].ENA
adc_data_valid => adc_data_narrow[1].ENA
adc_data_valid => adc_data_narrow[0].ENA
adc_buf_wr <= adc_buf_wr.DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[0] <= sample_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[1] <= sample_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[2] <= sample_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[3] <= sample_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[4] <= sample_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[5] <= sample_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[6] <= sample_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[7] <= sample_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[8] <= sample_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[9] <= sample_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[10] <= sample_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[11] <= <GND>
adc_buf_data[0] <= adc_data_narrow[0].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[1] <= adc_data_narrow[1].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[2] <= adc_data_narrow[2].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[3] <= adc_data_narrow[3].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[4] <= adc_data_narrow[4].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[5] <= adc_data_narrow[5].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[6] <= adc_data_narrow[6].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[7] <= adc_data_narrow[7].DB_MAX_OUTPUT_PORT_TYPE


|top|ad7606_sample:ad7606_sample_m1
adc_clk => sample_cnt[0].CLK
adc_clk => sample_cnt[1].CLK
adc_clk => sample_cnt[2].CLK
adc_clk => sample_cnt[3].CLK
adc_clk => sample_cnt[4].CLK
adc_clk => sample_cnt[5].CLK
adc_clk => sample_cnt[6].CLK
adc_clk => sample_cnt[7].CLK
adc_clk => sample_cnt[8].CLK
adc_clk => sample_cnt[9].CLK
adc_clk => sample_cnt[10].CLK
adc_clk => wait_cnt[0].CLK
adc_clk => wait_cnt[1].CLK
adc_clk => wait_cnt[2].CLK
adc_clk => wait_cnt[3].CLK
adc_clk => wait_cnt[4].CLK
adc_clk => wait_cnt[5].CLK
adc_clk => wait_cnt[6].CLK
adc_clk => wait_cnt[7].CLK
adc_clk => wait_cnt[8].CLK
adc_clk => wait_cnt[9].CLK
adc_clk => wait_cnt[10].CLK
adc_clk => wait_cnt[11].CLK
adc_clk => wait_cnt[12].CLK
adc_clk => wait_cnt[13].CLK
adc_clk => wait_cnt[14].CLK
adc_clk => wait_cnt[15].CLK
adc_clk => wait_cnt[16].CLK
adc_clk => wait_cnt[17].CLK
adc_clk => wait_cnt[18].CLK
adc_clk => wait_cnt[19].CLK
adc_clk => wait_cnt[20].CLK
adc_clk => wait_cnt[21].CLK
adc_clk => wait_cnt[22].CLK
adc_clk => wait_cnt[23].CLK
adc_clk => wait_cnt[24].CLK
adc_clk => wait_cnt[25].CLK
adc_clk => wait_cnt[26].CLK
adc_clk => wait_cnt[27].CLK
adc_clk => wait_cnt[28].CLK
adc_clk => wait_cnt[29].CLK
adc_clk => wait_cnt[30].CLK
adc_clk => wait_cnt[31].CLK
adc_clk => adc_data_narrow[0].CLK
adc_clk => adc_data_narrow[1].CLK
adc_clk => adc_data_narrow[2].CLK
adc_clk => adc_data_narrow[3].CLK
adc_clk => adc_data_narrow[4].CLK
adc_clk => adc_data_narrow[5].CLK
adc_clk => adc_data_narrow[6].CLK
adc_clk => adc_data_narrow[7].CLK
adc_clk => adc_data_offset[8].CLK
adc_clk => adc_data_offset[9].CLK
adc_clk => adc_data_offset[10].CLK
adc_clk => adc_data_offset[11].CLK
adc_clk => adc_data_offset[12].CLK
adc_clk => adc_data_offset[13].CLK
adc_clk => adc_data_offset[14].CLK
adc_clk => adc_data_offset[15].CLK
adc_clk => state~3.DATAIN
rst => sample_cnt[0].ACLR
rst => sample_cnt[1].ACLR
rst => sample_cnt[2].ACLR
rst => sample_cnt[3].ACLR
rst => sample_cnt[4].ACLR
rst => sample_cnt[5].ACLR
rst => sample_cnt[6].ACLR
rst => sample_cnt[7].ACLR
rst => sample_cnt[8].ACLR
rst => sample_cnt[9].ACLR
rst => sample_cnt[10].ACLR
rst => wait_cnt[0].ACLR
rst => wait_cnt[1].ACLR
rst => wait_cnt[2].ACLR
rst => wait_cnt[3].ACLR
rst => wait_cnt[4].ACLR
rst => wait_cnt[5].ACLR
rst => wait_cnt[6].ACLR
rst => wait_cnt[7].ACLR
rst => wait_cnt[8].ACLR
rst => wait_cnt[9].ACLR
rst => wait_cnt[10].ACLR
rst => wait_cnt[11].ACLR
rst => wait_cnt[12].ACLR
rst => wait_cnt[13].ACLR
rst => wait_cnt[14].ACLR
rst => wait_cnt[15].ACLR
rst => wait_cnt[16].ACLR
rst => wait_cnt[17].ACLR
rst => wait_cnt[18].ACLR
rst => wait_cnt[19].ACLR
rst => wait_cnt[20].ACLR
rst => wait_cnt[21].ACLR
rst => wait_cnt[22].ACLR
rst => wait_cnt[23].ACLR
rst => wait_cnt[24].ACLR
rst => wait_cnt[25].ACLR
rst => wait_cnt[26].ACLR
rst => wait_cnt[27].ACLR
rst => wait_cnt[28].ACLR
rst => wait_cnt[29].ACLR
rst => wait_cnt[30].ACLR
rst => wait_cnt[31].ACLR
rst => adc_data_narrow[0].ACLR
rst => adc_data_narrow[1].ACLR
rst => adc_data_narrow[2].ACLR
rst => adc_data_narrow[3].ACLR
rst => adc_data_narrow[4].ACLR
rst => adc_data_narrow[5].ACLR
rst => adc_data_narrow[6].ACLR
rst => adc_data_narrow[7].ACLR
rst => adc_data_offset[8].ACLR
rst => adc_data_offset[9].ACLR
rst => adc_data_offset[10].ACLR
rst => adc_data_offset[11].ACLR
rst => adc_data_offset[12].ACLR
rst => adc_data_offset[13].ACLR
rst => adc_data_offset[14].ACLR
rst => adc_data_offset[15].ACLR
rst => state~5.DATAIN
adc_data[0] => ~NO_FANOUT~
adc_data[1] => ~NO_FANOUT~
adc_data[2] => ~NO_FANOUT~
adc_data[3] => ~NO_FANOUT~
adc_data[4] => ~NO_FANOUT~
adc_data[5] => ~NO_FANOUT~
adc_data[6] => ~NO_FANOUT~
adc_data[7] => ~NO_FANOUT~
adc_data[8] => adc_data_offset[8].DATAIN
adc_data[9] => adc_data_offset[9].DATAIN
adc_data[10] => adc_data_offset[10].DATAIN
adc_data[11] => adc_data_offset[11].DATAIN
adc_data[12] => adc_data_offset[12].DATAIN
adc_data[13] => adc_data_offset[13].DATAIN
adc_data[14] => adc_data_offset[14].DATAIN
adc_data[15] => Add0.IN3
adc_data[15] => Add0.IN4
adc_data_valid => adc_buf_wr.IN0
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => state.OUTPUTSELECT
adc_data_valid => state.OUTPUTSELECT
adc_data_valid => state.OUTPUTSELECT
adc_data_valid => adc_data_offset[15].ENA
adc_data_valid => adc_data_offset[14].ENA
adc_data_valid => adc_data_offset[13].ENA
adc_data_valid => adc_data_offset[12].ENA
adc_data_valid => adc_data_offset[11].ENA
adc_data_valid => adc_data_offset[10].ENA
adc_data_valid => adc_data_offset[9].ENA
adc_data_valid => adc_data_offset[8].ENA
adc_data_valid => adc_data_narrow[7].ENA
adc_data_valid => adc_data_narrow[6].ENA
adc_data_valid => adc_data_narrow[5].ENA
adc_data_valid => adc_data_narrow[4].ENA
adc_data_valid => adc_data_narrow[3].ENA
adc_data_valid => adc_data_narrow[2].ENA
adc_data_valid => adc_data_narrow[1].ENA
adc_data_valid => adc_data_narrow[0].ENA
adc_buf_wr <= adc_buf_wr.DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[0] <= sample_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[1] <= sample_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[2] <= sample_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[3] <= sample_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[4] <= sample_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[5] <= sample_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[6] <= sample_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[7] <= sample_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[8] <= sample_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[9] <= sample_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[10] <= sample_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[11] <= <GND>
adc_buf_data[0] <= adc_data_narrow[0].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[1] <= adc_data_narrow[1].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[2] <= adc_data_narrow[2].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[3] <= adc_data_narrow[3].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[4] <= adc_data_narrow[4].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[5] <= adc_data_narrow[5].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[6] <= adc_data_narrow[6].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[7] <= adc_data_narrow[7].DB_MAX_OUTPUT_PORT_TYPE


|top|wav_display:wav_display_m0
rst_n => rst_n.IN1
pclk => pclk.IN2
wave_color[0] => v_data.DATAB
wave_color[1] => v_data.DATAB
wave_color[2] => v_data.DATAB
wave_color[3] => v_data.DATAB
wave_color[4] => v_data.DATAB
wave_color[5] => v_data.DATAB
wave_color[6] => v_data.DATAB
wave_color[7] => v_data.DATAB
wave_color[8] => v_data.DATAB
wave_color[9] => v_data.DATAB
wave_color[10] => v_data.DATAB
wave_color[11] => v_data.DATAB
wave_color[12] => v_data.DATAB
wave_color[13] => v_data.DATAB
wave_color[14] => v_data.DATAB
wave_color[15] => v_data.DATAB
wave_color[16] => v_data.DATAB
wave_color[17] => v_data.DATAB
wave_color[18] => v_data.DATAB
wave_color[19] => v_data.DATAB
wave_color[20] => v_data.DATAB
wave_color[21] => v_data.DATAB
wave_color[22] => v_data.DATAB
wave_color[23] => v_data.DATAB
adc_clk => adc_clk.IN1
adc_buf_wr => adc_buf_wr.IN1
adc_buf_addr[0] => adc_buf_addr[0].IN1
adc_buf_addr[1] => adc_buf_addr[1].IN1
adc_buf_addr[2] => adc_buf_addr[2].IN1
adc_buf_addr[3] => adc_buf_addr[3].IN1
adc_buf_addr[4] => adc_buf_addr[4].IN1
adc_buf_addr[5] => adc_buf_addr[5].IN1
adc_buf_addr[6] => adc_buf_addr[6].IN1
adc_buf_addr[7] => adc_buf_addr[7].IN1
adc_buf_addr[8] => adc_buf_addr[8].IN1
adc_buf_addr[9] => adc_buf_addr[9].IN1
adc_buf_addr[10] => ~NO_FANOUT~
adc_buf_addr[11] => ~NO_FANOUT~
adc_buf_data[0] => adc_buf_data[0].IN1
adc_buf_data[1] => adc_buf_data[1].IN1
adc_buf_data[2] => adc_buf_data[2].IN1
adc_buf_data[3] => adc_buf_data[3].IN1
adc_buf_data[4] => adc_buf_data[4].IN1
adc_buf_data[5] => adc_buf_data[5].IN1
adc_buf_data[6] => adc_buf_data[6].IN1
adc_buf_data[7] => adc_buf_data[7].IN1
i_hs => i_hs.IN1
i_vs => i_vs.IN1
i_de => i_de.IN1
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
o_hs <= timing_gen_xy:timing_gen_xy_m0.o_hs
o_vs <= timing_gen_xy:timing_gen_xy_m0.o_vs
o_de <= timing_gen_xy:timing_gen_xy_m0.o_de
o_data[0] <= v_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= v_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= v_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= v_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= v_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= v_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= v_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= v_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= v_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= v_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= v_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= v_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= v_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= v_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= v_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= v_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= v_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= v_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= v_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= v_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= v_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= v_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= v_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= v_data[23].DB_MAX_OUTPUT_PORT_TYPE


|top|wav_display:wav_display_m0|dpram1024x8:buffer
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|top|wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component
wren_a => altsyncram_8bk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8bk1:auto_generated.data_a[0]
data_a[1] => altsyncram_8bk1:auto_generated.data_a[1]
data_a[2] => altsyncram_8bk1:auto_generated.data_a[2]
data_a[3] => altsyncram_8bk1:auto_generated.data_a[3]
data_a[4] => altsyncram_8bk1:auto_generated.data_a[4]
data_a[5] => altsyncram_8bk1:auto_generated.data_a[5]
data_a[6] => altsyncram_8bk1:auto_generated.data_a[6]
data_a[7] => altsyncram_8bk1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_8bk1:auto_generated.address_a[0]
address_a[1] => altsyncram_8bk1:auto_generated.address_a[1]
address_a[2] => altsyncram_8bk1:auto_generated.address_a[2]
address_a[3] => altsyncram_8bk1:auto_generated.address_a[3]
address_a[4] => altsyncram_8bk1:auto_generated.address_a[4]
address_a[5] => altsyncram_8bk1:auto_generated.address_a[5]
address_a[6] => altsyncram_8bk1:auto_generated.address_a[6]
address_a[7] => altsyncram_8bk1:auto_generated.address_a[7]
address_a[8] => altsyncram_8bk1:auto_generated.address_a[8]
address_a[9] => altsyncram_8bk1:auto_generated.address_a[9]
address_b[0] => altsyncram_8bk1:auto_generated.address_b[0]
address_b[1] => altsyncram_8bk1:auto_generated.address_b[1]
address_b[2] => altsyncram_8bk1:auto_generated.address_b[2]
address_b[3] => altsyncram_8bk1:auto_generated.address_b[3]
address_b[4] => altsyncram_8bk1:auto_generated.address_b[4]
address_b[5] => altsyncram_8bk1:auto_generated.address_b[5]
address_b[6] => altsyncram_8bk1:auto_generated.address_b[6]
address_b[7] => altsyncram_8bk1:auto_generated.address_b[7]
address_b[8] => altsyncram_8bk1:auto_generated.address_b[8]
address_b[9] => altsyncram_8bk1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8bk1:auto_generated.clock0
clock1 => altsyncram_8bk1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_8bk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8bk1:auto_generated.q_b[1]
q_b[2] <= altsyncram_8bk1:auto_generated.q_b[2]
q_b[3] <= altsyncram_8bk1:auto_generated.q_b[3]
q_b[4] <= altsyncram_8bk1:auto_generated.q_b[4]
q_b[5] <= altsyncram_8bk1:auto_generated.q_b[5]
q_b[6] <= altsyncram_8bk1:auto_generated.q_b[6]
q_b[7] <= altsyncram_8bk1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|top|wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0
rst_n => x_cnt[0].ACLR
rst_n => x_cnt[1].ACLR
rst_n => x_cnt[2].ACLR
rst_n => x_cnt[3].ACLR
rst_n => x_cnt[4].ACLR
rst_n => x_cnt[5].ACLR
rst_n => x_cnt[6].ACLR
rst_n => x_cnt[7].ACLR
rst_n => x_cnt[8].ACLR
rst_n => x_cnt[9].ACLR
rst_n => x_cnt[10].ACLR
rst_n => x_cnt[11].ACLR
rst_n => y_cnt[0].ACLR
rst_n => y_cnt[1].ACLR
rst_n => y_cnt[2].ACLR
rst_n => y_cnt[3].ACLR
rst_n => y_cnt[4].ACLR
rst_n => y_cnt[5].ACLR
rst_n => y_cnt[6].ACLR
rst_n => y_cnt[7].ACLR
rst_n => y_cnt[8].ACLR
rst_n => y_cnt[9].ACLR
rst_n => y_cnt[10].ACLR
rst_n => y_cnt[11].ACLR
clk => y_cnt[0].CLK
clk => y_cnt[1].CLK
clk => y_cnt[2].CLK
clk => y_cnt[3].CLK
clk => y_cnt[4].CLK
clk => y_cnt[5].CLK
clk => y_cnt[6].CLK
clk => y_cnt[7].CLK
clk => y_cnt[8].CLK
clk => y_cnt[9].CLK
clk => y_cnt[10].CLK
clk => y_cnt[11].CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => x_cnt[5].CLK
clk => x_cnt[6].CLK
clk => x_cnt[7].CLK
clk => x_cnt[8].CLK
clk => x_cnt[9].CLK
clk => x_cnt[10].CLK
clk => x_cnt[11].CLK
clk => i_data_d1[0].CLK
clk => i_data_d1[1].CLK
clk => i_data_d1[2].CLK
clk => i_data_d1[3].CLK
clk => i_data_d1[4].CLK
clk => i_data_d1[5].CLK
clk => i_data_d1[6].CLK
clk => i_data_d1[7].CLK
clk => i_data_d1[8].CLK
clk => i_data_d1[9].CLK
clk => i_data_d1[10].CLK
clk => i_data_d1[11].CLK
clk => i_data_d1[12].CLK
clk => i_data_d1[13].CLK
clk => i_data_d1[14].CLK
clk => i_data_d1[15].CLK
clk => i_data_d1[16].CLK
clk => i_data_d1[17].CLK
clk => i_data_d1[18].CLK
clk => i_data_d1[19].CLK
clk => i_data_d1[20].CLK
clk => i_data_d1[21].CLK
clk => i_data_d1[22].CLK
clk => i_data_d1[23].CLK
clk => i_data_d0[0].CLK
clk => i_data_d0[1].CLK
clk => i_data_d0[2].CLK
clk => i_data_d0[3].CLK
clk => i_data_d0[4].CLK
clk => i_data_d0[5].CLK
clk => i_data_d0[6].CLK
clk => i_data_d0[7].CLK
clk => i_data_d0[8].CLK
clk => i_data_d0[9].CLK
clk => i_data_d0[10].CLK
clk => i_data_d0[11].CLK
clk => i_data_d0[12].CLK
clk => i_data_d0[13].CLK
clk => i_data_d0[14].CLK
clk => i_data_d0[15].CLK
clk => i_data_d0[16].CLK
clk => i_data_d0[17].CLK
clk => i_data_d0[18].CLK
clk => i_data_d0[19].CLK
clk => i_data_d0[20].CLK
clk => i_data_d0[21].CLK
clk => i_data_d0[22].CLK
clk => i_data_d0[23].CLK
clk => hs_d1.CLK
clk => hs_d0.CLK
clk => vs_d1.CLK
clk => vs_d0.CLK
clk => de_d1.CLK
clk => de_d0.CLK
i_hs => hs_d0.DATAIN
i_vs => vs_d0.DATAIN
i_de => de_d0.DATAIN
i_data[0] => i_data_d0[0].DATAIN
i_data[1] => i_data_d0[1].DATAIN
i_data[2] => i_data_d0[2].DATAIN
i_data[3] => i_data_d0[3].DATAIN
i_data[4] => i_data_d0[4].DATAIN
i_data[5] => i_data_d0[5].DATAIN
i_data[6] => i_data_d0[6].DATAIN
i_data[7] => i_data_d0[7].DATAIN
i_data[8] => i_data_d0[8].DATAIN
i_data[9] => i_data_d0[9].DATAIN
i_data[10] => i_data_d0[10].DATAIN
i_data[11] => i_data_d0[11].DATAIN
i_data[12] => i_data_d0[12].DATAIN
i_data[13] => i_data_d0[13].DATAIN
i_data[14] => i_data_d0[14].DATAIN
i_data[15] => i_data_d0[15].DATAIN
i_data[16] => i_data_d0[16].DATAIN
i_data[17] => i_data_d0[17].DATAIN
i_data[18] => i_data_d0[18].DATAIN
i_data[19] => i_data_d0[19].DATAIN
i_data[20] => i_data_d0[20].DATAIN
i_data[21] => i_data_d0[21].DATAIN
i_data[22] => i_data_d0[22].DATAIN
i_data[23] => i_data_d0[23].DATAIN
o_hs <= hs_d1.DB_MAX_OUTPUT_PORT_TYPE
o_vs <= vs_d1.DB_MAX_OUTPUT_PORT_TYPE
o_de <= de_d1.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= i_data_d1[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_data_d1[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_data_d1[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_data_d1[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_data_d1[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_data_d1[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_data_d1[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_data_d1[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= i_data_d1[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= i_data_d1[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= i_data_d1[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= i_data_d1[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= i_data_d1[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= i_data_d1[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= i_data_d1[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= i_data_d1[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= i_data_d1[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= i_data_d1[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= i_data_d1[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= i_data_d1[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= i_data_d1[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= i_data_d1[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= i_data_d1[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= i_data_d1[23].DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y_cnt[11].DB_MAX_OUTPUT_PORT_TYPE


|top|wav_display:wav_display_m1
rst_n => rst_n.IN1
pclk => pclk.IN2
wave_color[0] => v_data.DATAB
wave_color[1] => v_data.DATAB
wave_color[2] => v_data.DATAB
wave_color[3] => v_data.DATAB
wave_color[4] => v_data.DATAB
wave_color[5] => v_data.DATAB
wave_color[6] => v_data.DATAB
wave_color[7] => v_data.DATAB
wave_color[8] => v_data.DATAB
wave_color[9] => v_data.DATAB
wave_color[10] => v_data.DATAB
wave_color[11] => v_data.DATAB
wave_color[12] => v_data.DATAB
wave_color[13] => v_data.DATAB
wave_color[14] => v_data.DATAB
wave_color[15] => v_data.DATAB
wave_color[16] => v_data.DATAB
wave_color[17] => v_data.DATAB
wave_color[18] => v_data.DATAB
wave_color[19] => v_data.DATAB
wave_color[20] => v_data.DATAB
wave_color[21] => v_data.DATAB
wave_color[22] => v_data.DATAB
wave_color[23] => v_data.DATAB
adc_clk => adc_clk.IN1
adc_buf_wr => adc_buf_wr.IN1
adc_buf_addr[0] => adc_buf_addr[0].IN1
adc_buf_addr[1] => adc_buf_addr[1].IN1
adc_buf_addr[2] => adc_buf_addr[2].IN1
adc_buf_addr[3] => adc_buf_addr[3].IN1
adc_buf_addr[4] => adc_buf_addr[4].IN1
adc_buf_addr[5] => adc_buf_addr[5].IN1
adc_buf_addr[6] => adc_buf_addr[6].IN1
adc_buf_addr[7] => adc_buf_addr[7].IN1
adc_buf_addr[8] => adc_buf_addr[8].IN1
adc_buf_addr[9] => adc_buf_addr[9].IN1
adc_buf_addr[10] => ~NO_FANOUT~
adc_buf_addr[11] => ~NO_FANOUT~
adc_buf_data[0] => adc_buf_data[0].IN1
adc_buf_data[1] => adc_buf_data[1].IN1
adc_buf_data[2] => adc_buf_data[2].IN1
adc_buf_data[3] => adc_buf_data[3].IN1
adc_buf_data[4] => adc_buf_data[4].IN1
adc_buf_data[5] => adc_buf_data[5].IN1
adc_buf_data[6] => adc_buf_data[6].IN1
adc_buf_data[7] => adc_buf_data[7].IN1
i_hs => i_hs.IN1
i_vs => i_vs.IN1
i_de => i_de.IN1
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
o_hs <= timing_gen_xy:timing_gen_xy_m0.o_hs
o_vs <= timing_gen_xy:timing_gen_xy_m0.o_vs
o_de <= timing_gen_xy:timing_gen_xy_m0.o_de
o_data[0] <= v_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= v_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= v_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= v_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= v_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= v_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= v_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= v_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= v_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= v_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= v_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= v_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= v_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= v_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= v_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= v_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= v_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= v_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= v_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= v_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= v_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= v_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= v_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= v_data[23].DB_MAX_OUTPUT_PORT_TYPE


|top|wav_display:wav_display_m1|dpram1024x8:buffer
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|top|wav_display:wav_display_m1|dpram1024x8:buffer|altsyncram:altsyncram_component
wren_a => altsyncram_8bk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8bk1:auto_generated.data_a[0]
data_a[1] => altsyncram_8bk1:auto_generated.data_a[1]
data_a[2] => altsyncram_8bk1:auto_generated.data_a[2]
data_a[3] => altsyncram_8bk1:auto_generated.data_a[3]
data_a[4] => altsyncram_8bk1:auto_generated.data_a[4]
data_a[5] => altsyncram_8bk1:auto_generated.data_a[5]
data_a[6] => altsyncram_8bk1:auto_generated.data_a[6]
data_a[7] => altsyncram_8bk1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_8bk1:auto_generated.address_a[0]
address_a[1] => altsyncram_8bk1:auto_generated.address_a[1]
address_a[2] => altsyncram_8bk1:auto_generated.address_a[2]
address_a[3] => altsyncram_8bk1:auto_generated.address_a[3]
address_a[4] => altsyncram_8bk1:auto_generated.address_a[4]
address_a[5] => altsyncram_8bk1:auto_generated.address_a[5]
address_a[6] => altsyncram_8bk1:auto_generated.address_a[6]
address_a[7] => altsyncram_8bk1:auto_generated.address_a[7]
address_a[8] => altsyncram_8bk1:auto_generated.address_a[8]
address_a[9] => altsyncram_8bk1:auto_generated.address_a[9]
address_b[0] => altsyncram_8bk1:auto_generated.address_b[0]
address_b[1] => altsyncram_8bk1:auto_generated.address_b[1]
address_b[2] => altsyncram_8bk1:auto_generated.address_b[2]
address_b[3] => altsyncram_8bk1:auto_generated.address_b[3]
address_b[4] => altsyncram_8bk1:auto_generated.address_b[4]
address_b[5] => altsyncram_8bk1:auto_generated.address_b[5]
address_b[6] => altsyncram_8bk1:auto_generated.address_b[6]
address_b[7] => altsyncram_8bk1:auto_generated.address_b[7]
address_b[8] => altsyncram_8bk1:auto_generated.address_b[8]
address_b[9] => altsyncram_8bk1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8bk1:auto_generated.clock0
clock1 => altsyncram_8bk1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_8bk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8bk1:auto_generated.q_b[1]
q_b[2] <= altsyncram_8bk1:auto_generated.q_b[2]
q_b[3] <= altsyncram_8bk1:auto_generated.q_b[3]
q_b[4] <= altsyncram_8bk1:auto_generated.q_b[4]
q_b[5] <= altsyncram_8bk1:auto_generated.q_b[5]
q_b[6] <= altsyncram_8bk1:auto_generated.q_b[6]
q_b[7] <= altsyncram_8bk1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|wav_display:wav_display_m1|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|top|wav_display:wav_display_m1|timing_gen_xy:timing_gen_xy_m0
rst_n => x_cnt[0].ACLR
rst_n => x_cnt[1].ACLR
rst_n => x_cnt[2].ACLR
rst_n => x_cnt[3].ACLR
rst_n => x_cnt[4].ACLR
rst_n => x_cnt[5].ACLR
rst_n => x_cnt[6].ACLR
rst_n => x_cnt[7].ACLR
rst_n => x_cnt[8].ACLR
rst_n => x_cnt[9].ACLR
rst_n => x_cnt[10].ACLR
rst_n => x_cnt[11].ACLR
rst_n => y_cnt[0].ACLR
rst_n => y_cnt[1].ACLR
rst_n => y_cnt[2].ACLR
rst_n => y_cnt[3].ACLR
rst_n => y_cnt[4].ACLR
rst_n => y_cnt[5].ACLR
rst_n => y_cnt[6].ACLR
rst_n => y_cnt[7].ACLR
rst_n => y_cnt[8].ACLR
rst_n => y_cnt[9].ACLR
rst_n => y_cnt[10].ACLR
rst_n => y_cnt[11].ACLR
clk => y_cnt[0].CLK
clk => y_cnt[1].CLK
clk => y_cnt[2].CLK
clk => y_cnt[3].CLK
clk => y_cnt[4].CLK
clk => y_cnt[5].CLK
clk => y_cnt[6].CLK
clk => y_cnt[7].CLK
clk => y_cnt[8].CLK
clk => y_cnt[9].CLK
clk => y_cnt[10].CLK
clk => y_cnt[11].CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => x_cnt[5].CLK
clk => x_cnt[6].CLK
clk => x_cnt[7].CLK
clk => x_cnt[8].CLK
clk => x_cnt[9].CLK
clk => x_cnt[10].CLK
clk => x_cnt[11].CLK
clk => i_data_d1[0].CLK
clk => i_data_d1[1].CLK
clk => i_data_d1[2].CLK
clk => i_data_d1[3].CLK
clk => i_data_d1[4].CLK
clk => i_data_d1[5].CLK
clk => i_data_d1[6].CLK
clk => i_data_d1[7].CLK
clk => i_data_d1[8].CLK
clk => i_data_d1[9].CLK
clk => i_data_d1[10].CLK
clk => i_data_d1[11].CLK
clk => i_data_d1[12].CLK
clk => i_data_d1[13].CLK
clk => i_data_d1[14].CLK
clk => i_data_d1[15].CLK
clk => i_data_d1[16].CLK
clk => i_data_d1[17].CLK
clk => i_data_d1[18].CLK
clk => i_data_d1[19].CLK
clk => i_data_d1[20].CLK
clk => i_data_d1[21].CLK
clk => i_data_d1[22].CLK
clk => i_data_d1[23].CLK
clk => i_data_d0[0].CLK
clk => i_data_d0[1].CLK
clk => i_data_d0[2].CLK
clk => i_data_d0[3].CLK
clk => i_data_d0[4].CLK
clk => i_data_d0[5].CLK
clk => i_data_d0[6].CLK
clk => i_data_d0[7].CLK
clk => i_data_d0[8].CLK
clk => i_data_d0[9].CLK
clk => i_data_d0[10].CLK
clk => i_data_d0[11].CLK
clk => i_data_d0[12].CLK
clk => i_data_d0[13].CLK
clk => i_data_d0[14].CLK
clk => i_data_d0[15].CLK
clk => i_data_d0[16].CLK
clk => i_data_d0[17].CLK
clk => i_data_d0[18].CLK
clk => i_data_d0[19].CLK
clk => i_data_d0[20].CLK
clk => i_data_d0[21].CLK
clk => i_data_d0[22].CLK
clk => i_data_d0[23].CLK
clk => hs_d1.CLK
clk => hs_d0.CLK
clk => vs_d1.CLK
clk => vs_d0.CLK
clk => de_d1.CLK
clk => de_d0.CLK
i_hs => hs_d0.DATAIN
i_vs => vs_d0.DATAIN
i_de => de_d0.DATAIN
i_data[0] => i_data_d0[0].DATAIN
i_data[1] => i_data_d0[1].DATAIN
i_data[2] => i_data_d0[2].DATAIN
i_data[3] => i_data_d0[3].DATAIN
i_data[4] => i_data_d0[4].DATAIN
i_data[5] => i_data_d0[5].DATAIN
i_data[6] => i_data_d0[6].DATAIN
i_data[7] => i_data_d0[7].DATAIN
i_data[8] => i_data_d0[8].DATAIN
i_data[9] => i_data_d0[9].DATAIN
i_data[10] => i_data_d0[10].DATAIN
i_data[11] => i_data_d0[11].DATAIN
i_data[12] => i_data_d0[12].DATAIN
i_data[13] => i_data_d0[13].DATAIN
i_data[14] => i_data_d0[14].DATAIN
i_data[15] => i_data_d0[15].DATAIN
i_data[16] => i_data_d0[16].DATAIN
i_data[17] => i_data_d0[17].DATAIN
i_data[18] => i_data_d0[18].DATAIN
i_data[19] => i_data_d0[19].DATAIN
i_data[20] => i_data_d0[20].DATAIN
i_data[21] => i_data_d0[21].DATAIN
i_data[22] => i_data_d0[22].DATAIN
i_data[23] => i_data_d0[23].DATAIN
o_hs <= hs_d1.DB_MAX_OUTPUT_PORT_TYPE
o_vs <= vs_d1.DB_MAX_OUTPUT_PORT_TYPE
o_de <= de_d1.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= i_data_d1[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_data_d1[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_data_d1[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_data_d1[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_data_d1[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_data_d1[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_data_d1[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_data_d1[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= i_data_d1[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= i_data_d1[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= i_data_d1[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= i_data_d1[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= i_data_d1[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= i_data_d1[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= i_data_d1[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= i_data_d1[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= i_data_d1[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= i_data_d1[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= i_data_d1[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= i_data_d1[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= i_data_d1[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= i_data_d1[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= i_data_d1[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= i_data_d1[23].DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y_cnt[11].DB_MAX_OUTPUT_PORT_TYPE


