# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../arty_z7.srcs/sources_1/bd/dds_sys/ipshared/c923" \
"../../../../arty_z7.srcs/sources_1/imports/hdl/controller_dds.v" \
"../../../../arty_z7.ip_user_files/bd/dds_sys/ip/dds_sys_controller_dds_0_0/sim/dds_sys_controller_dds_0_0.v" \
"../../../../arty_z7.ip_user_files/bd/dds_sys/ip/dds_sys_vio_0_0/sim/dds_sys_vio_0_0.v" \
"../../../../arty_z7.ip_user_files/bd/dds_sys/ip/dds_sys_system_ila_0_0/bd_0/sim/bd_080f.v" \
"../../../../arty_z7.ip_user_files/bd/dds_sys/ip/dds_sys_system_ila_0_0/bd_0/ip/ip_0/sim/bd_080f_ila_lib_0.v" \
"../../../../arty_z7.ip_user_files/bd/dds_sys/ip/dds_sys_system_ila_0_0/bd_0/ip/ip_1/bd_080f_g_inst_0_gigantic_mux.v" \
"../../../../arty_z7.ip_user_files/bd/dds_sys/ip/dds_sys_system_ila_0_0/bd_0/ip/ip_1/sim/bd_080f_g_inst_0.v" \
"../../../../arty_z7.ip_user_files/bd/dds_sys/ip/dds_sys_system_ila_0_0/sim/dds_sys_system_ila_0_0.v" \
"../../../../arty_z7.ip_user_files/bd/dds_sys/ip/dds_sys_clk_wiz_0_0/dds_sys_clk_wiz_0_0_clk_wiz.v" \
"../../../../arty_z7.ip_user_files/bd/dds_sys/ip/dds_sys_clk_wiz_0_0/dds_sys_clk_wiz_0_0.v" \
"../../../../arty_z7.ip_user_files/bd/dds_sys/sim/dds_sys.v" \
"../../../../arty_z7.srcs/sources_1/bd/dds_sys/hdl/dds_sys_wrapper.v" \
"../../../../arty_z7.srcs/sim_1/imports/hdl/sys_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
