# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v $dsn/src/DISPLAY.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 MAIN.v : (51, 129): Implicit net declaration, symbol state has not been declared in module MAIN.
# Warning: VCP2590 MAIN.v : (51, 1): Undefined port state in module FSM.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU text_FSM TestSave test_main testdisp.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v $dsn/src/DISPLAY.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU text_FSM TestSave test_main testdisp.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+testdisp testdisp
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.9 [s]
# SLP: Finished : 1.1 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 25 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4114 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  2:18 PM, Wednesday, November 23, 2022
#  Simulation has been initialized
# VSIM: 10 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 DISPLAY.v (170): $finish called.
# KERNEL: Time: 270 ns,  Iteration: 0,  Instance: /testdisp,  Process: @INITIAL#162_2@.
# KERNEL: stopped at time: 270 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+test_main test_main
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 13 (100.00%) other processes in SLP
# SLP: 80 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4696 kB (elbread=427 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  2:19 PM, Wednesday, November 23, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /testdisp/reg1 not found in C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testdisp/reg2 not found in C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testdisp/res not found in C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testdisp/OE not found in C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testdisp/clk not found in C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testdisp/dispdig not found in C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testdisp/D1 not found in C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testdisp/D2 not found in C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testdisp/D3 not found in C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testdisp/D4 not found in C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb.
# VSIM: 10 object(s) traced.
run
# RUNTIME: Info: RUNTIME_0068 MAIN.v (113): $finish called.
# KERNEL: Time: 361 ns,  Iteration: 0,  Instance: /test_main,  Process: @INITIAL#82_2@.
# KERNEL: stopped at time: 361 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 13 (100.00%) other processes in SLP
# SLP: 80 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4696 kB (elbread=427 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  2:48 PM, Wednesday, November 23, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v $dsn/src/DISPLAY.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU text_FSM TestSave test_main testdisp.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run
# RUNTIME: Info: RUNTIME_0068 MAIN.v (113): $finish called.
# KERNEL: Time: 361 ns,  Iteration: 0,  Instance: /test_main,  Process: @INITIAL#82_2@.
# KERNEL: stopped at time: 361 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2567 MAIN.v : (26, 5): Undefined direction of port clk.
# Warning: VCP2515 MAIN.v : (72, 70): Undefined module: SB_LFOSC was used. Port connection rules will not be checked at such instantiations.
# Info: VCP2113 Module FSM found in current working library.
# Info: VCP2113 Module Save found in current working library.
# Info: VCP2113 Module ALU found in current working library.
# Info: VCP2113 Module DISPLAY found in current working library.
# Compile failure 1 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2515 MAIN.v : (71, 70): Undefined module: SB_LFOSC was used. Port connection rules will not be checked at such instantiations.
# Info: VCP2113 Module FSM found in current working library.
# Info: VCP2113 Module Save found in current working library.
# Info: VCP2113 Module ALU found in current working library.
# Info: VCP2113 Module DISPLAY found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2597 MAIN.v : (107, 1): Some unconnected ports remain at instance: my_main. Module MAIN has unconnected  port(s) : gpio_31, gpio_37, gpio_34, gpio_43, gpio_36, gpio_42.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 MAIN.v : (111, 1): Variable 'clk' cannot be driven by both procedural and continuous assignment.
# Error: VCP2980 MAIN.v : (116, 1): Variable 'clk' cannot be driven by both procedural and continuous assignment.
# Compile failure 2 Errors 2 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2515 MAIN.v : (71, 70): Undefined module: SB_LFOSC was used. Port connection rules will not be checked at such instantiations.
# Info: VCP2113 Module FSM found in current working library.
# Info: VCP2113 Module Save found in current working library.
# Info: VCP2113 Module ALU found in current working library.
# Info: VCP2113 Module DISPLAY found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2597 MAIN.v : (107, 1): Some unconnected ports remain at instance: my_main. Module MAIN has unconnected  port(s) : gpio_35, gpio_31, gpio_37, gpio_34, gpio_43, gpio_36, gpio_42.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/FSM.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: text_FSM.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/DISPLAY.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testdisp.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/Guardar.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: TestSave.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/TECLADO.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 TECLADO.v : (533, 44): Implicit net declaration, symbol Num has not been declared in module test_teclado.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_EN_logic test_color_logic test_encoder test_salida_teclado test_fsm_teclado test_lectura test_barrido test_teclado.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp test_EN_logic test_color_logic test_encoder test_salida_teclado test_fsm_teclado test_lectura test_barrido test_teclado.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/TECLADO.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 TECLADO.v : (536, 44): Implicit net declaration, symbol Num has not been declared in module test_teclado.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_EN_logic test_color_logic test_encoder test_salida_teclado test_fsm_teclado test_lectura test_barrido test_teclado.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp test_EN_logic test_color_logic test_encoder test_salida_teclado test_fsm_teclado test_lectura test_barrido test_teclado.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/TECLADO.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 TECLADO.v : (536, 44): Implicit net declaration, symbol Num has not been declared in module test_teclado.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_EN_logic test_color_logic test_encoder test_salida_teclado test_fsm_teclado test_lectura test_barrido test_teclado.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp test_EN_logic test_color_logic test_encoder test_salida_teclado test_fsm_teclado test_lectura test_barrido te