

================================================================
== Vitis HLS Report for 'big_mult_v3_111_17_s'
================================================================
* Date:           Wed Jan  1 00:01:11 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MorrisLecar
* Solution:       MorrisLecar (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.442 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      411|      411| 4.110 us | 4.110 us |  411|  411|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      273|      273|        39|          -|          -|     7|    no    |
        | + Loop 1.1  |       35|       35|         5|          -|          -|     7|    no    |
        |- Loop 2     |      117|      117|         9|          9|          1|    13|    yes   |
        |- Loop 3     |       15|       15|         3|          1|          1|    14|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   6738|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     173|     54|    -|
|Memory           |        2|    -|      74|      9|    -|
|Multiplexer      |        -|    -|       -|    375|    -|
|Register         |        -|    -|    1258|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    3|    1505|   7176|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |    ~0   |    1|       1|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_34s_34s_34_2_1_U39  |mul_34s_34s_34_2_1  |        0|   3|  173|  54|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|   3|  173|  54|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |pp_V_U   |big_mult_v3_111_17_s_pp_V   |        2|   0|   0|    0|    49|   34|     1|         1666|
    |pps_V_U  |big_mult_v3_111_17_s_pps_V  |        0|  74|   9|    0|    14|   37|     1|          518|
    +---------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                            |        2|  74|   9|    0|    63|   71|     2|         2184|
    +---------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |add_ln224_fu_562_p2          |     +    |   0|  0|   12|           3|           1|
    |add_ln226_fu_594_p2          |     +    |   0|  0|   15|           7|           7|
    |add_ln227_fu_546_p2          |     +    |   0|  0|   15|           6|           6|
    |add_ln234_fu_1078_p2         |     +    |   0|  0|   13|           4|           1|
    |add_ln235_fu_718_p2          |     +    |   0|  0|   13|           4|           2|
    |add_ln237_1_fu_826_p2        |     +    |   0|  0|   15|           5|           3|
    |add_ln237_2_fu_889_p2        |     +    |   0|  0|   15|           5|           4|
    |add_ln237_3_fu_927_p2        |     +    |   0|  0|   15|           5|           4|
    |add_ln237_4_fu_984_p2        |     +    |   0|  0|   13|           4|           4|
    |add_ln237_fu_791_p2          |     +    |   0|  0|   15|           5|           3|
    |add_ln238_1_fu_797_p2        |     +    |   0|  0|   15|           5|           4|
    |add_ln238_2_fu_832_p2        |     +    |   0|  0|   15|           5|           5|
    |add_ln238_3_fu_898_p2        |     +    |   0|  0|   15|           6|           5|
    |add_ln238_4_fu_936_p2        |     +    |   0|  0|   15|           6|           6|
    |add_ln238_5_fu_994_p2        |     +    |   0|  0|   15|           6|           6|
    |add_ln238_fu_733_p2          |     +    |   0|  0|   15|           5|           3|
    |add_ln243_fu_1090_p2         |     +    |   0|  0|   13|           4|           1|
    |add_ln649_1_fu_967_p2        |     +    |   0|  0|   43|          36|          36|
    |add_ln649_2_fu_1021_p2       |     +    |   0|  0|   43|          36|          36|
    |add_ln649_3_fu_1039_p2       |     +    |   0|  0|   44|          37|          37|
    |add_ln649_4_fu_1050_p2       |     +    |   0|  0|   44|          37|          37|
    |add_ln649_5_fu_1060_p2       |     +    |   0|  0|   44|          37|          37|
    |add_ln649_6_fu_1071_p2       |     +    |   0|  0|   44|          37|          37|
    |add_ln649_fu_862_p2          |     +    |   0|  0|   42|          35|          35|
    |empty_63_fu_431_p2           |     +    |   0|  0|   15|           7|           7|
    |indvars_iv_next81_fu_399_p2  |     +    |   0|  0|   12|           3|           1|
    |sub_ln227_fu_387_p2          |     -    |   0|  0|   15|           6|           6|
    |sub_ln311_1_fu_474_p2        |     -    |   0|  0|   15|           6|           7|
    |sub_ln311_2_fu_480_p2        |     -    |   0|  0|   15|           7|           7|
    |sub_ln311_3_fu_508_p2        |     -    |   0|  0|   15|           6|           7|
    |sub_ln311_4_fu_624_p2        |     -    |   0|  0|   15|           7|           7|
    |sub_ln311_5_fu_650_p2        |     -    |   0|  0|   15|           6|           7|
    |sub_ln311_6_fu_630_p2        |     -    |   0|  0|   15|           7|           7|
    |sub_ln311_7_fu_644_p2        |     -    |   0|  0|   15|           6|           7|
    |sub_ln311_fu_469_p2          |     -    |   0|  0|   15|           7|           7|
    |sub_ln368_1_fu_1178_p2       |     -    |   0|  0|   15|           7|           8|
    |sub_ln368_fu_1144_p2         |     -    |   0|  0|   15|           7|           8|
    |and_ln237_1_fu_849_p2        |    and   |   0|  0|    2|           1|           1|
    |and_ln237_2_fu_915_p2        |    and   |   0|  0|    2|           1|           1|
    |and_ln237_3_fu_953_p2        |    and   |   0|  0|    2|           1|           1|
    |and_ln237_4_fu_1011_p2       |    and   |   0|  0|    2|           1|           1|
    |and_ln237_fu_814_p2          |    and   |   0|  0|    2|           1|           1|
    |and_ln368_1_fu_1231_p2       |    and   |   0|  0|  222|         222|         222|
    |and_ln368_2_fu_1237_p2       |    and   |   0|  0|  222|         222|         222|
    |and_ln368_fu_1219_p2         |    and   |   0|  0|  222|         222|         222|
    |p_Result_61_fu_687_p2        |    and   |   0|  0|  111|         111|         111|
    |p_Result_s_fu_533_p2         |    and   |   0|  0|  111|         111|         111|
    |cmp8_fu_405_p2               |   icmp   |   0|  0|    9|           3|           3|
    |icmp_ln223_fu_393_p2         |   icmp   |   0|  0|    9|           3|           2|
    |icmp_ln224_fu_556_p2         |   icmp   |   0|  0|    9|           3|           2|
    |icmp_ln226_fu_568_p2         |   icmp   |   0|  0|    9|           3|           3|
    |icmp_ln234_fu_706_p2         |   icmp   |   0|  0|    9|           4|           3|
    |icmp_ln237_10_fu_947_p2      |   icmp   |   0|  0|   11|           5|           3|
    |icmp_ln237_11_fu_1005_p2     |   icmp   |   0|  0|    9|           4|           3|
    |icmp_ln237_1_fu_750_p2       |   icmp   |   0|  0|    9|           4|           3|
    |icmp_ln237_2_fu_785_p2       |   icmp   |   0|  0|    9|           3|           1|
    |icmp_ln237_3_fu_820_p2       |   icmp   |   0|  0|    9|           4|           2|
    |icmp_ln237_4_fu_808_p2       |   icmp   |   0|  0|   11|           5|           3|
    |icmp_ln237_5_fu_921_p2       |   icmp   |   0|  0|    9|           4|           3|
    |icmp_ln237_6_fu_978_p2       |   icmp   |   0|  0|    9|           4|           3|
    |icmp_ln237_7_fu_843_p2       |   icmp   |   0|  0|   11|           5|           3|
    |icmp_ln237_8_fu_883_p2       |   icmp   |   0|  0|    8|           2|           1|
    |icmp_ln237_9_fu_909_p2       |   icmp   |   0|  0|   11|           5|           3|
    |icmp_ln237_fu_744_p2         |   icmp   |   0|  0|    9|           4|           3|
    |icmp_ln243_fu_1084_p2        |   icmp   |   0|  0|    9|           4|           3|
    |icmp_ln247_fu_1109_p2        |   icmp   |   0|  0|   11|           8|           7|
    |icmp_ln311_1_fu_618_p2       |   icmp   |   0|  0|   11|           7|           7|
    |icmp_ln311_fu_455_p2         |   icmp   |   0|  0|   11|           7|           7|
    |icmp_ln368_fu_1139_p2        |   icmp   |   0|  0|   11|           8|           8|
    |lshr_ln311_1_fu_527_p2       |   lshr   |   0|  0|  372|           2|         111|
    |lshr_ln311_2_fu_675_p2       |   lshr   |   0|  0|  372|         111|         111|
    |lshr_ln311_3_fu_681_p2       |   lshr   |   0|  0|  372|           2|         111|
    |lshr_ln311_fu_518_p2         |   lshr   |   0|  0|  372|         111|         111|
    |lshr_ln368_fu_1213_p2        |   lshr   |   0|  0|  814|           2|         222|
    |p_Result_62_fu_1243_p2       |    or    |   0|  0|  222|         222|         222|
    |Ui_1_fu_1115_p3              |  select  |   0|  0|    8|           1|           7|
    |Ui_fu_437_p3                 |  select  |   0|  0|    7|           1|           6|
    |Uj_fu_600_p3                 |  select  |   0|  0|    7|           1|           6|
    |select_ln311_1_fu_493_p3     |  select  |   0|  0|  111|           1|         111|
    |select_ln311_2_fu_500_p3     |  select  |   0|  0|    7|           1|           7|
    |select_ln311_3_fu_636_p3     |  select  |   0|  0|    7|           1|           7|
    |select_ln311_4_fu_655_p3     |  select  |   0|  0|  104|           1|         104|
    |select_ln311_5_fu_662_p3     |  select  |   0|  0|    7|           1|           7|
    |select_ln311_fu_485_p3       |  select  |   0|  0|    7|           1|           7|
    |select_ln368_1_fu_1173_p3    |  select  |   0|  0|    8|           1|           8|
    |select_ln368_2_fu_1150_p3    |  select  |   0|  0|    8|           1|           8|
    |select_ln368_3_fu_1201_p3    |  select  |   0|  0|  222|           1|         222|
    |select_ln368_fu_1168_p3      |  select  |   0|  0|    8|           1|           8|
    |shl_ln368_1_fu_1207_p2       |    shl   |   0|  0|  814|           2|         222|
    |shl_ln368_fu_1162_p2         |    shl   |   0|  0|  814|         222|         222|
    |ap_enable_pp1                |    xor   |   0|  0|    2|           1|           2|
    |xor_ln368_fu_1225_p2         |    xor   |   0|  0|  222|           2|         222|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Total                        |          |   0|  0| 6738|        2104|        3439|
    +-----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  109|         23|    1|         23|
    |ap_enable_reg_pp1_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |   15|          3|    1|          3|
    |ap_phi_mux_i_2_phi_fu_342_p4  |    9|          2|    4|          8|
    |empty_66_reg_278              |    9|          2|   35|         70|
    |empty_67_reg_287              |    9|          2|   36|         72|
    |empty_68_reg_297              |    9|          2|   36|         72|
    |empty_69_reg_307              |    9|          2|   37|         74|
    |empty_70_reg_317              |    9|          2|   37|         74|
    |empty_71_reg_328              |    9|          2|   37|         74|
    |i_1_reg_266                   |    9|          2|    4|          8|
    |i_2_reg_338                   |    9|          2|    4|          8|
    |i_reg_243                     |    9|          2|    3|          6|
    |j_reg_255                     |    9|          2|    3|          6|
    |pp_V_address0                 |   33|          6|    6|         36|
    |pp_V_address1                 |   27|          5|    6|         30|
    |pps_V_address0                |   27|          5|    4|         20|
    |pps_V_d0                      |   47|         10|   37|        370|
    |reg_362                       |    9|          2|   34|         68|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  375|         78|  326|       1024|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |Ui_1_reg_1496                      |    8|   0|    8|          0|
    |Ui_1_reg_1496_pp1_iter1_reg        |    8|   0|    8|          0|
    |Ui_reg_1277                        |    7|   0|    7|          0|
    |a_cast_reg_1253                    |   95|   0|  111|         16|
    |add_ln224_reg_1307                 |    3|   0|    3|          0|
    |add_ln243_reg_1491                 |    4|   0|    4|          0|
    |add_ln311_1_reg_1312               |    6|   0|    7|          1|
    |add_ln3_reg_1508                   |    8|   0|    8|          0|
    |and_ln237_1_reg_1396               |    1|   0|    1|          0|
    |and_ln237_2_reg_1420               |    1|   0|    1|          0|
    |and_ln237_3_reg_1429               |    1|   0|    1|          0|
    |and_ln237_4_reg_1453               |    1|   0|    1|          0|
    |and_ln237_reg_1387                 |    1|   0|    1|          0|
    |ap_CS_fsm                          |   22|   0|   22|          0|
    |ap_enable_reg_pp1_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |    1|   0|    1|          0|
    |empty_66_reg_278                   |   35|   0|   35|          0|
    |empty_67_reg_287                   |   36|   0|   36|          0|
    |empty_68_reg_297                   |   36|   0|   36|          0|
    |empty_69_reg_307                   |   37|   0|   37|          0|
    |empty_70_reg_317                   |   37|   0|   37|          0|
    |empty_71_reg_328                   |   37|   0|   37|          0|
    |i_1_cast_reg_1371                  |    4|   0|    5|          1|
    |i_1_reg_266                        |    4|   0|    4|          0|
    |i_2_reg_338                        |    4|   0|    4|          0|
    |i_reg_243                          |    3|   0|    3|          0|
    |icmp_ln234_reg_1339                |    1|   0|    1|          0|
    |icmp_ln237_1_reg_1367              |    1|   0|    1|          0|
    |icmp_ln237_reg_1363                |    1|   0|    1|          0|
    |icmp_ln243_reg_1487                |    1|   0|    1|          0|
    |icmp_ln243_reg_1487_pp1_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln311_1_reg_1318              |    1|   0|    1|          0|
    |icmp_ln368_reg_1514                |    1|   0|    1|          0|
    |indvars_iv_next81_reg_1272         |    3|   0|    3|          0|
    |j_reg_255                          |    3|   0|    3|          0|
    |lshr_ln311_reg_1289                |  111|   0|  111|          0|
    |mul_ln165_reg_1334                 |   34|   0|   34|          0|
    |p_Val2_35_reg_350                  |  222|   0|  222|          0|
    |pp_V_addr_1_reg_1299               |    6|   0|    6|          0|
    |pp_V_load_4_reg_1410               |   34|   0|   34|          0|
    |pp_V_load_6_reg_1443               |   34|   0|   34|          0|
    |pps_V_addr_2_reg_1358              |    4|   0|    4|          0|
    |r_V_reg_1377                       |   20|   0|   20|          0|
    |reg_362                            |   34|   0|   34|          0|
    |reg_367                            |   34|   0|   34|          0|
    |shl_ln368_reg_1521                 |  222|   0|  222|          0|
    |sub_ln227_reg_1264                 |    6|   0|    6|          0|
    |sub_ln311_3_reg_1284               |    7|   0|    7|          0|
    |sub_ln311_7_reg_1324               |    7|   0|    7|          0|
    |trunc_ln165_1_reg_1329             |   34|   0|   34|          0|
    |trunc_ln165_reg_1294               |   34|   0|   34|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 1258|   0| 1276|         18|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | big_mult_v3<111, 17> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | big_mult_v3<111, 17> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | big_mult_v3<111, 17> | return value |
|ap_done    | out |    1| ap_ctrl_hs | big_mult_v3<111, 17> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | big_mult_v3<111, 17> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | big_mult_v3<111, 17> | return value |
|ap_return  | out |  180| ap_ctrl_hs | big_mult_v3<111, 17> | return value |
|a          |  in |   95|   ap_none  |           a          |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 9
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 2
  Pipeline-0 : II = 9, D = 9, States = { 11 12 13 14 15 16 17 18 19 }
  Pipeline-1 : II = 1, D = 3, States = { 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 11 
11 --> 20 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 11 
20 --> 21 
21 --> 22 
22 --> 24 23 
23 --> 21 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_read = read i95 @_ssdm_op_Read.ap_auto.i95, i95 %a"   --->   Operation 25 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a_cast = zext i95 %a_read"   --->   Operation 26 'zext' 'a_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%pp_V = alloca i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:221]   --->   Operation 27 'alloca' 'pp_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pp_V_addr = getelementptr i34 %pp_V, i64, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:232]   --->   Operation 28 'getelementptr' 'pp_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%pps_V = alloca i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:231]   --->   Operation 29 'alloca' 'pps_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 14> <RAM>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "%br_ln223 = br void" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:223]   --->   Operation 30 'br' 'br_ln223' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i = phi i3, void, i3 %indvars_iv_next81, void"   --->   Operation 31 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i3 %i" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:227]   --->   Operation 32 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i, i3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:227]   --->   Operation 33 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.82ns)   --->   "%sub_ln227 = sub i6 %tmp, i6 %zext_ln227" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:227]   --->   Operation 34 'sub' 'sub_ln227' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.13ns)   --->   "%icmp_ln223 = icmp_eq  i3 %i, i3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:223]   --->   Operation 35 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.65ns)   --->   "%indvars_iv_next81 = add i3 %i, i3"   --->   Operation 37 'add' 'indvars_iv_next81' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %icmp_ln223, void %.split6, void %bb88" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:223]   --->   Operation 38 'br' 'br_ln223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.13ns)   --->   "%cmp8 = icmp_eq  i3 %i, i3"   --->   Operation 39 'icmp' 'cmp8' <Predicate = (!icmp_ln223)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %i, i4"   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp19 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2, i3 %i"   --->   Operation 41 'bitconcatenate' 'tmp19' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %tmp19"   --->   Operation 42 'zext' 'tmp_cast' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.87ns)   --->   "%empty_63 = add i7 %tmp_cast, i7 %tmp_s"   --->   Operation 43 'add' 'empty_63' <Predicate = (!icmp_ln223)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.99ns)   --->   "%Ui = select i1 %cmp8, i7, i7 %empty_63"   --->   Operation 44 'select' 'Ui' <Predicate = (!icmp_ln223)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%pp_V_load = load i6 %pp_V_addr"   --->   Operation 45 'load' 'pp_V_load' <Predicate = (icmp_ln223)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %i, i1, i3 %i"   --->   Operation 46 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.48ns)   --->   "%icmp_ln311 = icmp_ugt  i7 %add_ln, i7 %Ui"   --->   Operation 47 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln311)   --->   "%tmp_26 = partselect i111 @llvm.part.select.i111, i111 %a_cast, i32, i32"   --->   Operation 48 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.87ns)   --->   "%sub_ln311 = sub i7 %add_ln, i7 %Ui"   --->   Operation 49 'sub' 'sub_ln311' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.87ns)   --->   "%sub_ln311_1 = sub i7, i7 %add_ln"   --->   Operation 50 'sub' 'sub_ln311_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.87ns)   --->   "%sub_ln311_2 = sub i7 %Ui, i7 %add_ln"   --->   Operation 51 'sub' 'sub_ln311_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sub_ln311_3)   --->   "%select_ln311 = select i1 %icmp_ln311, i7 %sub_ln311, i7 %sub_ln311_2"   --->   Operation 52 'select' 'select_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln311)   --->   "%select_ln311_1 = select i1 %icmp_ln311, i111 %tmp_26, i111 %a_cast"   --->   Operation 53 'select' 'select_ln311_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln311)   --->   "%select_ln311_2 = select i1 %icmp_ln311, i7 %sub_ln311_1, i7 %add_ln"   --->   Operation 54 'select' 'select_ln311_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln311_3 = sub i7, i7 %select_ln311"   --->   Operation 55 'sub' 'sub_ln311_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln311)   --->   "%zext_ln311 = zext i7 %select_ln311_2"   --->   Operation 56 'zext' 'zext_ln311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (4.90ns) (out node of the LUT)   --->   "%lshr_ln311 = lshr i111 %select_ln311_1, i111 %zext_ln311"   --->   Operation 57 'lshr' 'lshr_ln311' <Predicate = true> <Delay = 4.90> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.04>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln311_1 = zext i7 %sub_ln311_3"   --->   Operation 58 'zext' 'zext_ln311_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln311_1 = lshr i111, i111 %zext_ln311_1"   --->   Operation 59 'lshr' 'lshr_ln311_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (3.04ns) (out node of the LUT)   --->   "%p_Result_s = and i111 %lshr_ln311, i111 %lshr_ln311_1"   --->   Operation 60 'and' 'p_Result_s' <Predicate = true> <Delay = 3.04> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i111 %p_Result_s"   --->   Operation 61 'trunc' 'trunc_ln165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.76ns)   --->   "%br_ln224 = br void %bb89" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:224]   --->   Operation 62 'br' 'br_ln224' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%j = phi i3, void %.split6, i3 %add_ln224, void %bb89.split" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:224]   --->   Operation 63 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln227_1 = zext i3 %j" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:227]   --->   Operation 64 'zext' 'zext_ln227_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.82ns)   --->   "%add_ln227 = add i6 %zext_ln227_1, i6 %sub_ln227" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:227]   --->   Operation 65 'add' 'add_ln227' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln227_2 = zext i6 %add_ln227" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:227]   --->   Operation 66 'zext' 'zext_ln227_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%pp_V_addr_1 = getelementptr i34 %pp_V, i64, i64 %zext_ln227_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:227]   --->   Operation 67 'getelementptr' 'pp_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.13ns)   --->   "%icmp_ln224 = icmp_eq  i3 %j, i3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:224]   --->   Operation 68 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 69 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.65ns)   --->   "%add_ln224 = add i3 %j, i3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:224]   --->   Operation 70 'add' 'add_ln224' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %icmp_ln224, void %bb89.split, void" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:224]   --->   Operation 71 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.13ns)   --->   "%icmp_ln226 = icmp_eq  i3 %j, i3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:226]   --->   Operation 72 'icmp' 'icmp_ln226' <Predicate = (!icmp_ln224)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %j, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:226]   --->   Operation 73 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2, i3 %j" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:226]   --->   Operation 74 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i5 %or_ln" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:226]   --->   Operation 75 'zext' 'zext_ln226' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.87ns)   --->   "%add_ln226 = add i7 %zext_ln226, i7 %shl_ln" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:226]   --->   Operation 76 'add' 'add_ln226' <Predicate = (!icmp_ln224)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.99ns)   --->   "%Uj = select i1 %icmp_ln226, i7, i7 %add_ln226" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:226]   --->   Operation 77 'select' 'Uj' <Predicate = (!icmp_ln224)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%add_ln311_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %j, i1, i3 %j"   --->   Operation 78 'bitconcatenate' 'add_ln311_1' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.48ns)   --->   "%icmp_ln311_1 = icmp_ugt  i7 %add_ln311_1, i7 %Uj"   --->   Operation 79 'icmp' 'icmp_ln311_1' <Predicate = (!icmp_ln224)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.87ns)   --->   "%sub_ln311_4 = sub i7 %add_ln311_1, i7 %Uj"   --->   Operation 80 'sub' 'sub_ln311_4' <Predicate = (!icmp_ln224)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.87ns)   --->   "%sub_ln311_6 = sub i7 %Uj, i7 %add_ln311_1"   --->   Operation 81 'sub' 'sub_ln311_6' <Predicate = (!icmp_ln224)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sub_ln311_7)   --->   "%select_ln311_3 = select i1 %icmp_ln311_1, i7 %sub_ln311_4, i7 %sub_ln311_6"   --->   Operation 82 'select' 'select_ln311_3' <Predicate = (!icmp_ln224)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln311_7 = sub i7, i7 %select_ln311_3"   --->   Operation 83 'sub' 'sub_ln311_7' <Predicate = (!icmp_ln224)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (icmp_ln224)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.69>
ST_6 : Operation 85 [1/1] (1.87ns)   --->   "%sub_ln311_5 = sub i7, i7 %add_ln311_1"   --->   Operation 85 'sub' 'sub_ln311_5' <Predicate = (icmp_ln311_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_Result_61)   --->   "%select_ln311_4 = select i1 %icmp_ln311_1, i111, i111"   --->   Operation 86 'select' 'select_ln311_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_Result_61)   --->   "%select_ln311_5 = select i1 %icmp_ln311_1, i7 %sub_ln311_5, i7 %add_ln311_1"   --->   Operation 87 'select' 'select_ln311_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_Result_61)   --->   "%zext_ln311_2 = zext i7 %select_ln311_5"   --->   Operation 88 'zext' 'zext_ln311_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_Result_61)   --->   "%zext_ln311_3 = zext i7 %sub_ln311_7"   --->   Operation 89 'zext' 'zext_ln311_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_Result_61)   --->   "%lshr_ln311_2 = lshr i111 %select_ln311_4, i111 %zext_ln311_2"   --->   Operation 90 'lshr' 'lshr_ln311_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_Result_61)   --->   "%lshr_ln311_3 = lshr i111, i111 %zext_ln311_3"   --->   Operation 91 'lshr' 'lshr_ln311_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (4.82ns) (out node of the LUT)   --->   "%p_Result_61 = and i111 %lshr_ln311_2, i111 %lshr_ln311_3"   --->   Operation 92 'and' 'p_Result_61' <Predicate = true> <Delay = 4.82> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln165_1 = trunc i111 %p_Result_61"   --->   Operation 93 'trunc' 'trunc_ln165_1' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 94 [2/2] (6.91ns)   --->   "%mul_ln165 = mul i34 %trunc_ln165, i34 %trunc_ln165_1"   --->   Operation 94 'mul' 'mul_ln165' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 95 [1/2] (6.91ns)   --->   "%mul_ln165 = mul i34 %trunc_ln165, i34 %trunc_ln165_1"   --->   Operation 95 'mul' 'mul_ln165' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln278 = store i34 %mul_ln165, i6 %pp_V_addr_1"   --->   Operation 96 'store' 'store_ln278' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb89"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 5.57>
ST_10 : Operation 98 [1/2] (3.25ns)   --->   "%pp_V_load = load i6 %pp_V_addr"   --->   Operation 98 'load' 'pp_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln278 = zext i34 %pp_V_load"   --->   Operation 99 'zext' 'zext_ln278' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%pps_V_addr = getelementptr i37 %pps_V, i64, i64"   --->   Operation 100 'getelementptr' 'pps_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln278 = store i37 %zext_ln278, i4 %pps_V_addr"   --->   Operation 101 'store' 'store_ln278' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 14> <RAM>
ST_10 : Operation 102 [1/1] (1.76ns)   --->   "%br_ln234 = br void %bb87" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234]   --->   Operation 102 'br' 'br_ln234' <Predicate = true> <Delay = 1.76>

State 11 <SV = 3> <Delay = 7.44>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%i_1 = phi i4, void %bb88, i4 %add_ln234, void %.split2._crit_edge.6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234]   --->   Operation 103 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (1.30ns)   --->   "%icmp_ln234 = icmp_eq  i4 %i_1, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234]   --->   Operation 105 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 106 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %icmp_ln234, void %bb87.split, void %.preheader.preheader" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234]   --->   Operation 107 'br' 'br_ln234' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%i_1_cast6 = zext i4 %i_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234]   --->   Operation 108 'zext' 'i_1_cast6' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%pp_V_addr_2 = getelementptr i34 %pp_V, i64, i64 %i_1_cast6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 109 'getelementptr' 'pp_V_addr_2' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (1.73ns)   --->   "%add_ln235 = add i4 %i_1, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:235]   --->   Operation 110 'add' 'add_ln235' <Predicate = (!icmp_ln234)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1455 = zext i4 %add_ln235"   --->   Operation 111 'zext' 'zext_ln1455' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i4 %add_ln235" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 112 'zext' 'zext_ln238' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln238 = add i5 %zext_ln238, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 113 'add' 'add_ln238' <Predicate = (!icmp_ln234)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln238_1 = zext i5 %add_ln238" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 114 'zext' 'zext_ln238_1' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%pp_V_addr_3 = getelementptr i34 %pp_V, i64, i64 %zext_ln238_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 115 'getelementptr' 'pp_V_addr_3' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%pps_V_addr_1 = getelementptr i37 %pps_V, i64, i64 %zext_ln1455"   --->   Operation 116 'getelementptr' 'pps_V_addr_1' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 117 [2/2] (2.32ns)   --->   "%pps_V_load = load i4 %pps_V_addr_1"   --->   Operation 117 'load' 'pps_V_load' <Predicate = (!icmp_ln234)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 14> <RAM>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%pps_V_addr_2 = getelementptr i37 %pps_V, i64, i64 %i_1_cast6"   --->   Operation 118 'getelementptr' 'pps_V_addr_2' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (1.30ns)   --->   "%icmp_ln237 = icmp_ult  i4 %i_1, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 119 'icmp' 'icmp_ln237' <Predicate = (!icmp_ln234)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [2/2] (3.25ns)   --->   "%pp_V_load_1 = load i6 %pp_V_addr_2"   --->   Operation 120 'load' 'pp_V_load_1' <Predicate = (!icmp_ln234 & icmp_ln237)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>
ST_11 : Operation 121 [1/1] (1.30ns)   --->   "%icmp_ln237_1 = icmp_ult  i4 %add_ln235, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 121 'icmp' 'icmp_ln237_1' <Predicate = (!icmp_ln234)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [2/2] (3.25ns)   --->   "%pp_V_load_2 = load i6 %pp_V_addr_3"   --->   Operation 122 'load' 'pp_V_load_2' <Predicate = (!icmp_ln234 & icmp_ln237_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>

State 12 <SV = 4> <Delay = 5.11>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%i_1_cast = zext i4 %i_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234]   --->   Operation 123 'zext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/2] (2.32ns)   --->   "%pps_V_load = load i4 %pps_V_addr_1"   --->   Operation 124 'load' 'pps_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 14> <RAM>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%r_V = partselect i20 @_ssdm_op_PartSelect.i20.i37.i32.i32, i37 %pps_V_load, i32, i32"   --->   Operation 125 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1455_2 = zext i20 %r_V"   --->   Operation 126 'zext' 'zext_ln1455_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln278 = store i37 %zext_ln1455_2, i4 %pps_V_addr_2"   --->   Operation 127 'store' 'store_ln278' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 14> <RAM>
ST_12 : Operation 128 [1/2] (3.25ns)   --->   "%pp_V_load_1 = load i6 %pp_V_addr_2"   --->   Operation 128 'load' 'pp_V_load_1' <Predicate = (icmp_ln237)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>
ST_12 : Operation 129 [1/2] (3.25ns)   --->   "%pp_V_load_2 = load i6 %pp_V_addr_3"   --->   Operation 129 'load' 'pp_V_load_2' <Predicate = (icmp_ln237_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i_1, i32, i32" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 130 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (1.13ns)   --->   "%icmp_ln237_2 = icmp_ne  i3 %tmp_28, i3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 131 'icmp' 'icmp_ln237_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (1.73ns)   --->   "%add_ln237 = add i5 %i_1_cast, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 132 'add' 'add_ln237' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (1.78ns)   --->   "%add_ln238_1 = add i5 %i_1_cast, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 133 'add' 'add_ln238_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln238_2 = zext i5 %add_ln238_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 134 'zext' 'zext_ln238_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%pp_V_addr_4 = getelementptr i34 %pp_V, i64, i64 %zext_ln238_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 135 'getelementptr' 'pp_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (1.36ns)   --->   "%icmp_ln237_4 = icmp_slt  i5 %add_ln237, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 136 'icmp' 'icmp_ln237_4' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.97ns)   --->   "%and_ln237 = and i1 %icmp_ln237_2, i1 %icmp_ln237_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 137 'and' 'and_ln237' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [2/2] (3.25ns)   --->   "%pp_V_load_3 = load i6 %pp_V_addr_4"   --->   Operation 138 'load' 'pp_V_load_3' <Predicate = (and_ln237)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>
ST_12 : Operation 139 [1/1] (1.30ns)   --->   "%icmp_ln237_3 = icmp_ugt  i4 %i_1, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 139 'icmp' 'icmp_ln237_3' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (1.73ns)   --->   "%add_ln237_1 = add i5 %i_1_cast, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 140 'add' 'add_ln237_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (1.78ns)   --->   "%add_ln238_2 = add i5 %i_1_cast, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 141 'add' 'add_ln238_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln238_3 = zext i5 %add_ln238_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 142 'zext' 'zext_ln238_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%pp_V_addr_5 = getelementptr i34 %pp_V, i64, i64 %zext_ln238_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 143 'getelementptr' 'pp_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (1.36ns)   --->   "%icmp_ln237_7 = icmp_slt  i5 %add_ln237_1, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 144 'icmp' 'icmp_ln237_7' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.97ns)   --->   "%and_ln237_1 = and i1 %icmp_ln237_3, i1 %icmp_ln237_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 145 'and' 'and_ln237_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [2/2] (3.25ns)   --->   "%pp_V_load_4 = load i6 %pp_V_addr_5"   --->   Operation 146 'load' 'pp_V_load_4' <Predicate = (and_ln237_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>

State 13 <SV = 5> <Delay = 6.81>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1455_1 = zext i20 %r_V"   --->   Operation 147 'zext' 'zext_ln1455_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (1.76ns)   --->   "%br_ln237 = br i1 %icmp_ln237, void %.split2.1, void %bb86.0" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 148 'br' 'br_ln237' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln649 = zext i34 %pp_V_load_1"   --->   Operation 149 'zext' 'zext_ln649' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (2.63ns)   --->   "%add_ln649 = add i35 %zext_ln1455_1, i35 %zext_ln649"   --->   Operation 150 'add' 'add_ln649' <Predicate = (icmp_ln237)> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln649_1 = zext i35 %add_ln649"   --->   Operation 151 'zext' 'zext_ln649_1' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln649 = store i37 %zext_ln649_1, i4 %pps_V_addr_2, void %store_ln278"   --->   Operation 152 'store' 'store_ln649' <Predicate = (icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 14> <RAM>
ST_13 : Operation 153 [1/1] (1.76ns)   --->   "%br_ln239 = br void %.split2.1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:239]   --->   Operation 153 'br' 'br_ln239' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_13 : Operation 154 [1/2] (3.25ns)   --->   "%pp_V_load_3 = load i6 %pp_V_addr_4"   --->   Operation 154 'load' 'pp_V_load_3' <Predicate = (and_ln237)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>
ST_13 : Operation 155 [1/2] (3.25ns)   --->   "%pp_V_load_4 = load i6 %pp_V_addr_5"   --->   Operation 155 'load' 'pp_V_load_4' <Predicate = (and_ln237_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_1, i32, i32" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 156 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.95ns)   --->   "%icmp_ln237_8 = icmp_ne  i2 %tmp_29, i2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 157 'icmp' 'icmp_ln237_8' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (1.73ns)   --->   "%add_ln237_2 = add i5 %i_1_cast, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 158 'add' 'add_ln237_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln238 = sext i5 %add_ln237_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 159 'sext' 'sext_ln238' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (1.82ns)   --->   "%add_ln238_3 = add i6 %sext_ln238, i6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 160 'add' 'add_ln238_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln238_4 = zext i6 %add_ln238_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 161 'zext' 'zext_ln238_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%pp_V_addr_6 = getelementptr i34 %pp_V, i64, i64 %zext_ln238_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 162 'getelementptr' 'pp_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (1.36ns)   --->   "%icmp_ln237_9 = icmp_slt  i5 %add_ln237_2, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 163 'icmp' 'icmp_ln237_9' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.97ns)   --->   "%and_ln237_2 = and i1 %icmp_ln237_8, i1 %icmp_ln237_9" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 164 'and' 'and_ln237_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [2/2] (3.25ns)   --->   "%pp_V_load_5 = load i6 %pp_V_addr_6"   --->   Operation 165 'load' 'pp_V_load_5' <Predicate = (and_ln237_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>
ST_13 : Operation 166 [1/1] (1.30ns)   --->   "%icmp_ln237_5 = icmp_ugt  i4 %i_1, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 166 'icmp' 'icmp_ln237_5' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (1.73ns)   --->   "%add_ln237_3 = add i5 %i_1_cast, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 167 'add' 'add_ln237_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln238_1 = sext i5 %add_ln237_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 168 'sext' 'sext_ln238_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (1.82ns)   --->   "%add_ln238_4 = add i6 %sext_ln238_1, i6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 169 'add' 'add_ln238_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln238_5 = zext i6 %add_ln238_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 170 'zext' 'zext_ln238_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%pp_V_addr_7 = getelementptr i34 %pp_V, i64, i64 %zext_ln238_5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 171 'getelementptr' 'pp_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (1.36ns)   --->   "%icmp_ln237_10 = icmp_slt  i5 %add_ln237_3, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 172 'icmp' 'icmp_ln237_10' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.97ns)   --->   "%and_ln237_3 = and i1 %icmp_ln237_5, i1 %icmp_ln237_10" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 173 'and' 'and_ln237_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [2/2] (3.25ns)   --->   "%pp_V_load_6 = load i6 %pp_V_addr_7"   --->   Operation 174 'load' 'pp_V_load_6' <Predicate = (and_ln237_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>

State 14 <SV = 6> <Delay = 6.81>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%empty_66 = phi i35 %add_ln649, void %bb86.0, i35 %zext_ln1455_1, void %bb87.split"   --->   Operation 175 'phi' 'empty_66' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i35 %empty_66" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 176 'zext' 'zext_ln237' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (1.76ns)   --->   "%br_ln237 = br i1 %icmp_ln237_1, void %.split2.2, void %bb86.1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 177 'br' 'br_ln237' <Predicate = (!icmp_ln234)> <Delay = 1.76>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln649_2 = zext i34 %pp_V_load_2"   --->   Operation 178 'zext' 'zext_ln649_2' <Predicate = (!icmp_ln234 & icmp_ln237_1)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (2.67ns)   --->   "%add_ln649_1 = add i36 %zext_ln237, i36 %zext_ln649_2"   --->   Operation 179 'add' 'add_ln649_1' <Predicate = (!icmp_ln234 & icmp_ln237_1)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln649_3 = zext i36 %add_ln649_1"   --->   Operation 180 'zext' 'zext_ln649_3' <Predicate = (!icmp_ln234 & icmp_ln237_1)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln649 = store i37 %zext_ln649_3, i4 %pps_V_addr_2, void %store_ln278, void %store_ln649"   --->   Operation 181 'store' 'store_ln649' <Predicate = (!icmp_ln234 & icmp_ln237_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 14> <RAM>
ST_14 : Operation 182 [1/1] (1.76ns)   --->   "%br_ln239 = br void %.split2.2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:239]   --->   Operation 182 'br' 'br_ln239' <Predicate = (!icmp_ln234 & icmp_ln237_1)> <Delay = 1.76>
ST_14 : Operation 183 [1/2] (3.25ns)   --->   "%pp_V_load_5 = load i6 %pp_V_addr_6"   --->   Operation 183 'load' 'pp_V_load_5' <Predicate = (!icmp_ln234 & and_ln237_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>
ST_14 : Operation 184 [1/2] (3.25ns)   --->   "%pp_V_load_6 = load i6 %pp_V_addr_7"   --->   Operation 184 'load' 'pp_V_load_6' <Predicate = (!icmp_ln234 & and_ln237_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>
ST_14 : Operation 185 [1/1] (1.30ns)   --->   "%icmp_ln237_6 = icmp_ugt  i4 %i_1, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 185 'icmp' 'icmp_ln237_6' <Predicate = (!icmp_ln234)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (1.73ns)   --->   "%add_ln237_4 = add i4 %i_1, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 186 'add' 'add_ln237_4' <Predicate = (!icmp_ln234)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln238_2 = sext i4 %add_ln237_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 187 'sext' 'sext_ln238_2' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (1.82ns)   --->   "%add_ln238_5 = add i6 %sext_ln238_2, i6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 188 'add' 'add_ln238_5' <Predicate = (!icmp_ln234)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln238_6 = zext i6 %add_ln238_5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 189 'zext' 'zext_ln238_6' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%pp_V_addr_8 = getelementptr i34 %pp_V, i64, i64 %zext_ln238_6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 190 'getelementptr' 'pp_V_addr_8' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (1.30ns)   --->   "%icmp_ln237_11 = icmp_ne  i4 %add_ln237_4, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 191 'icmp' 'icmp_ln237_11' <Predicate = (!icmp_ln234)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (0.97ns)   --->   "%and_ln237_4 = and i1 %icmp_ln237_6, i1 %icmp_ln237_11" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 192 'and' 'and_ln237_4' <Predicate = (!icmp_ln234)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [2/2] (3.25ns)   --->   "%pp_V_load_7 = load i6 %pp_V_addr_8"   --->   Operation 193 'load' 'pp_V_load_7' <Predicate = (!icmp_ln234 & and_ln237_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>

State 15 <SV = 7> <Delay = 5.03>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%empty_67 = phi i36 %add_ln649_1, void %bb86.1, i36 %zext_ln237, void %.split2.1"   --->   Operation 194 'phi' 'empty_67' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (1.76ns)   --->   "%br_ln237 = br i1 %and_ln237, void %.split2.3, void %bb86.2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 195 'br' 'br_ln237' <Predicate = (!icmp_ln234)> <Delay = 1.76>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln649_4 = zext i34 %pp_V_load_3"   --->   Operation 196 'zext' 'zext_ln649_4' <Predicate = (!icmp_ln234 & and_ln237)> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (2.71ns)   --->   "%add_ln649_2 = add i36 %empty_67, i36 %zext_ln649_4"   --->   Operation 197 'add' 'add_ln649_2' <Predicate = (!icmp_ln234 & and_ln237)> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln649_5 = zext i36 %add_ln649_2"   --->   Operation 198 'zext' 'zext_ln649_5' <Predicate = (!icmp_ln234 & and_ln237)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (2.32ns)   --->   "%store_ln649 = store i37 %zext_ln649_5, i4 %pps_V_addr_2, void %store_ln278, void %store_ln649, void %store_ln649"   --->   Operation 199 'store' 'store_ln649' <Predicate = (!icmp_ln234 & and_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 14> <RAM>
ST_15 : Operation 200 [1/1] (1.76ns)   --->   "%br_ln239 = br void %.split2.3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:239]   --->   Operation 200 'br' 'br_ln239' <Predicate = (!icmp_ln234 & and_ln237)> <Delay = 1.76>
ST_15 : Operation 201 [1/2] (3.25ns)   --->   "%pp_V_load_7 = load i6 %pp_V_addr_8"   --->   Operation 201 'load' 'pp_V_load_7' <Predicate = (!icmp_ln234 & and_ln237_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 49> <RAM>

State 16 <SV = 8> <Delay = 5.03>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%empty_68 = phi i36 %add_ln649_2, void %bb86.2, i36 %empty_67, void %.split2.2"   --->   Operation 202 'phi' 'empty_68' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln237_1 = zext i36 %empty_68" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 203 'zext' 'zext_ln237_1' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (1.76ns)   --->   "%br_ln237 = br i1 %and_ln237_1, void %.split2.4, void %bb86.3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 204 'br' 'br_ln237' <Predicate = (!icmp_ln234)> <Delay = 1.76>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln649_6 = zext i34 %pp_V_load_4"   --->   Operation 205 'zext' 'zext_ln649_6' <Predicate = (!icmp_ln234 & and_ln237_1)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (2.71ns)   --->   "%add_ln649_3 = add i37 %zext_ln237_1, i37 %zext_ln649_6"   --->   Operation 206 'add' 'add_ln649_3' <Predicate = (!icmp_ln234 & and_ln237_1)> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (2.32ns)   --->   "%store_ln649 = store i37 %add_ln649_3, i4 %pps_V_addr_2, void %store_ln278, void %store_ln649, void %store_ln649, void %store_ln649"   --->   Operation 207 'store' 'store_ln649' <Predicate = (!icmp_ln234 & and_ln237_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 14> <RAM>
ST_16 : Operation 208 [1/1] (1.76ns)   --->   "%br_ln239 = br void %.split2.4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:239]   --->   Operation 208 'br' 'br_ln239' <Predicate = (!icmp_ln234 & and_ln237_1)> <Delay = 1.76>

State 17 <SV = 9> <Delay = 5.07>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%empty_69 = phi i37 %add_ln649_3, void %bb86.3, i37 %zext_ln237_1, void %.split2.3"   --->   Operation 209 'phi' 'empty_69' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (1.76ns)   --->   "%br_ln237 = br i1 %and_ln237_2, void %.split2.5, void %bb86.4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 210 'br' 'br_ln237' <Predicate = (!icmp_ln234)> <Delay = 1.76>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln649_7 = zext i34 %pp_V_load_5"   --->   Operation 211 'zext' 'zext_ln649_7' <Predicate = (!icmp_ln234 & and_ln237_2)> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (2.75ns)   --->   "%add_ln649_4 = add i37 %empty_69, i37 %zext_ln649_7"   --->   Operation 212 'add' 'add_ln649_4' <Predicate = (!icmp_ln234 & and_ln237_2)> <Delay = 2.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln649 = store i37 %add_ln649_4, i4 %pps_V_addr_2, void %store_ln278, void %store_ln649, void %store_ln649, void %store_ln649, void %store_ln649"   --->   Operation 213 'store' 'store_ln649' <Predicate = (!icmp_ln234 & and_ln237_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 14> <RAM>
ST_17 : Operation 214 [1/1] (1.76ns)   --->   "%br_ln239 = br void %.split2.5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:239]   --->   Operation 214 'br' 'br_ln239' <Predicate = (!icmp_ln234 & and_ln237_2)> <Delay = 1.76>

State 18 <SV = 10> <Delay = 5.07>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%empty_70 = phi i37 %add_ln649_4, void %bb86.4, i37 %empty_69, void %.split2.4"   --->   Operation 215 'phi' 'empty_70' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (1.76ns)   --->   "%br_ln237 = br i1 %and_ln237_3, void %.split2.6, void %bb86.5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 216 'br' 'br_ln237' <Predicate = (!icmp_ln234)> <Delay = 1.76>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln649_8 = zext i34 %pp_V_load_6"   --->   Operation 217 'zext' 'zext_ln649_8' <Predicate = (!icmp_ln234 & and_ln237_3)> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (2.75ns)   --->   "%add_ln649_5 = add i37 %empty_70, i37 %zext_ln649_8"   --->   Operation 218 'add' 'add_ln649_5' <Predicate = (!icmp_ln234 & and_ln237_3)> <Delay = 2.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 219 [1/1] (2.32ns)   --->   "%store_ln649 = store i37 %add_ln649_5, i4 %pps_V_addr_2, void %store_ln278, void %store_ln649, void %store_ln649, void %store_ln649, void %store_ln649, void %store_ln649"   --->   Operation 219 'store' 'store_ln649' <Predicate = (!icmp_ln234 & and_ln237_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 14> <RAM>
ST_18 : Operation 220 [1/1] (1.76ns)   --->   "%br_ln239 = br void %.split2.6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:239]   --->   Operation 220 'br' 'br_ln239' <Predicate = (!icmp_ln234 & and_ln237_3)> <Delay = 1.76>

State 19 <SV = 11> <Delay = 5.07>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%empty_71 = phi i37 %add_ln649_5, void %bb86.5, i37 %empty_70, void %.split2.5"   --->   Operation 221 'phi' 'empty_71' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %and_ln237_4, void %.split2._crit_edge.6, void %bb86.6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 222 'br' 'br_ln237' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln649_9 = zext i34 %pp_V_load_7"   --->   Operation 223 'zext' 'zext_ln649_9' <Predicate = (!icmp_ln234 & and_ln237_4)> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (2.75ns)   --->   "%add_ln649_6 = add i37 %empty_71, i37 %zext_ln649_9"   --->   Operation 224 'add' 'add_ln649_6' <Predicate = (!icmp_ln234 & and_ln237_4)> <Delay = 2.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [1/1] (2.32ns)   --->   "%store_ln649 = store i37 %add_ln649_6, i4 %pps_V_addr_2, void %store_ln278, void %store_ln649, void %store_ln649, void %store_ln649, void %store_ln649, void %store_ln649, void %store_ln649"   --->   Operation 225 'store' 'store_ln649' <Predicate = (!icmp_ln234 & and_ln237_4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 14> <RAM>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln239 = br void %.split2._crit_edge.6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:239]   --->   Operation 226 'br' 'br_ln239' <Predicate = (!icmp_ln234 & and_ln237_4)> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (1.73ns)   --->   "%add_ln234 = add i4 %i_1, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234]   --->   Operation 227 'add' 'add_ln234' <Predicate = (!icmp_ln234)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb87"   --->   Operation 228 'br' 'br_ln0' <Predicate = (!icmp_ln234)> <Delay = 0.00>

State 20 <SV = 4> <Delay = 1.76>
ST_20 : Operation 229 [1/1] (1.76ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 229 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 21 <SV = 5> <Delay = 4.53>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%i_2 = phi i4 %add_ln243, void %.split, i4, void %.preheader.preheader" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:244]   --->   Operation 230 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (1.30ns)   --->   "%icmp_ln243 = icmp_eq  i4 %i_2, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:243]   --->   Operation 231 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 232 [1/1] (1.73ns)   --->   "%add_ln243 = add i4 %i_2, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:243]   --->   Operation 232 'add' 'add_ln243' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln243, void %.split, void" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:243]   --->   Operation 233 'br' 'br_ln243' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln244_cast8 = zext i4 %i_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:244]   --->   Operation 234 'zext' 'trunc_ln244_cast8' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln243, i4 %i_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:246]   --->   Operation 235 'bitconcatenate' 'add_ln1' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_21 : Operation 236 [1/1] (1.55ns)   --->   "%icmp_ln247 = icmp_ugt  i8 %add_ln1, i8" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:247]   --->   Operation 236 'icmp' 'icmp_ln247' <Predicate = (!icmp_ln243)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 237 [1/1] (1.24ns)   --->   "%Ui_1 = select i1 %icmp_ln247, i8, i8 %add_ln1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:247]   --->   Operation 237 'select' 'Ui_1' <Predicate = (!icmp_ln243)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 238 [1/1] (0.00ns)   --->   "%pps_V_addr_3 = getelementptr i37 %pps_V, i64, i64 %trunc_ln244_cast8"   --->   Operation 238 'getelementptr' 'pps_V_addr_3' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_21 : Operation 239 [2/2] (2.32ns)   --->   "%p_Val2_s = load i4 %pps_V_addr_3"   --->   Operation 239 'load' 'p_Val2_s' <Predicate = (!icmp_ln243)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 14> <RAM>

State 22 <SV = 6> <Delay = 6.33>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%p_Val2_35 = phi i222 %p_Result_62, void %.split, i222, void %.preheader.preheader"   --->   Operation 240 'phi' 'p_Val2_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 241 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 242 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 243 [1/2] (2.32ns)   --->   "%p_Val2_s = load i4 %pps_V_addr_3"   --->   Operation 243 'load' 'p_Val2_s' <Predicate = (!icmp_ln243)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 14> <RAM>
ST_22 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%p_Repl2_s = trunc i37 %p_Val2_s"   --->   Operation 244 'trunc' 'p_Repl2_s' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%zext_ln169 = zext i17 %p_Repl2_s"   --->   Operation 245 'zext' 'zext_ln169' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%add_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_2, i4 %i_2"   --->   Operation 246 'bitconcatenate' 'add_ln3' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_22 : Operation 247 [1/1] (1.55ns)   --->   "%icmp_ln368 = icmp_ugt  i8 %add_ln3, i8 %Ui_1"   --->   Operation 247 'icmp' 'icmp_ln368' <Predicate = (!icmp_ln243)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 248 [1/1] (1.91ns)   --->   "%sub_ln368 = sub i8, i8 %add_ln3"   --->   Operation 248 'sub' 'sub_ln368' <Predicate = (!icmp_ln243)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%select_ln368_2 = select i1 %icmp_ln368, i8 %sub_ln368, i8 %add_ln3"   --->   Operation 249 'select' 'select_ln368_2' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%zext_ln368 = zext i8 %select_ln368_2"   --->   Operation 250 'zext' 'zext_ln368' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (4.01ns) (out node of the LUT)   --->   "%shl_ln368 = shl i222 %zext_ln169, i222 %zext_ln368"   --->   Operation 251 'shl' 'shl_ln368' <Predicate = (!icmp_ln243)> <Delay = 4.01> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 7> <Delay = 6.57>
ST_23 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node sub_ln368_1)   --->   "%select_ln368 = select i1 %icmp_ln368, i8 %add_ln3, i8 %Ui_1"   --->   Operation 252 'select' 'select_ln368' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%select_ln368_1 = select i1 %icmp_ln368, i8 %Ui_1, i8 %add_ln3"   --->   Operation 253 'select' 'select_ln368_1' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 254 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln368_1 = sub i8, i8 %select_ln368"   --->   Operation 254 'sub' 'sub_ln368_1' <Predicate = (!icmp_ln243)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%zext_ln368_1 = zext i8 %select_ln368_1"   --->   Operation 255 'zext' 'zext_ln368_1' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%zext_ln368_2 = zext i8 %sub_ln368_1"   --->   Operation 256 'zext' 'zext_ln368_2' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node p_Result_62)   --->   "%tmp_27 = partselect i222 @llvm.part.select.i222, i222 %shl_ln368, i32, i32"   --->   Operation 257 'partselect' 'tmp_27' <Predicate = (!icmp_ln243 & icmp_ln368)> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node p_Result_62)   --->   "%select_ln368_3 = select i1 %icmp_ln368, i222 %tmp_27, i222 %shl_ln368"   --->   Operation 258 'select' 'select_ln368_3' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%shl_ln368_1 = shl i222, i222 %zext_ln368_1"   --->   Operation 259 'shl' 'shl_ln368_1' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%lshr_ln368 = lshr i222, i222 %zext_ln368_2"   --->   Operation 260 'lshr' 'lshr_ln368' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 261 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln368 = and i222 %shl_ln368_1, i222 %lshr_ln368"   --->   Operation 261 'and' 'and_ln368' <Predicate = (!icmp_ln243)> <Delay = 3.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node p_Result_62)   --->   "%xor_ln368 = xor i222 %and_ln368, i222"   --->   Operation 262 'xor' 'xor_ln368' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node p_Result_62)   --->   "%and_ln368_1 = and i222 %p_Val2_35, i222 %xor_ln368"   --->   Operation 263 'and' 'and_ln368_1' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node p_Result_62)   --->   "%and_ln368_2 = and i222 %select_ln368_3, i222 %and_ln368"   --->   Operation 264 'and' 'and_ln368_2' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 265 [1/1] (1.50ns) (out node of the LUT)   --->   "%p_Result_62 = or i222 %and_ln368_1, i222 %and_ln368_2"   --->   Operation 265 'or' 'p_Result_62' <Predicate = (!icmp_ln243)> <Delay = 1.50> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 266 'br' 'br_ln0' <Predicate = (!icmp_ln243)> <Delay = 0.00>

State 24 <SV = 7> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%empty_73 = trunc i222 %p_Val2_35"   --->   Operation 267 'trunc' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 268 [1/1] (0.00ns)   --->   "%ret_ln251 = ret i180 %empty_73" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:251]   --->   Operation 268 'ret' 'ret_ln251' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read            (read             ) [ 0000000000000000000000000]
a_cast            (zext             ) [ 0011111111000000000000000]
pp_V              (alloca           ) [ 0011111111111111111100000]
pp_V_addr         (getelementptr    ) [ 0011111111100000000000000]
pps_V             (alloca           ) [ 0011111111111111111111110]
br_ln223          (br               ) [ 0111111111000000000000000]
i                 (phi              ) [ 0011000000000000000000000]
zext_ln227        (zext             ) [ 0000000000000000000000000]
tmp               (bitconcatenate   ) [ 0000000000000000000000000]
sub_ln227         (sub              ) [ 0001111111000000000000000]
icmp_ln223        (icmp             ) [ 0011111111000000000000000]
empty             (speclooptripcount) [ 0000000000000000000000000]
indvars_iv_next81 (add              ) [ 0111111111000000000000000]
br_ln223          (br               ) [ 0000000000000000000000000]
cmp8              (icmp             ) [ 0000000000000000000000000]
tmp_s             (bitconcatenate   ) [ 0000000000000000000000000]
tmp19             (bitconcatenate   ) [ 0000000000000000000000000]
tmp_cast          (zext             ) [ 0000000000000000000000000]
empty_63          (add              ) [ 0000000000000000000000000]
Ui                (select           ) [ 0001000000000000000000000]
add_ln            (bitconcatenate   ) [ 0000000000000000000000000]
icmp_ln311        (icmp             ) [ 0000000000000000000000000]
tmp_26            (partselect       ) [ 0000000000000000000000000]
sub_ln311         (sub              ) [ 0000000000000000000000000]
sub_ln311_1       (sub              ) [ 0000000000000000000000000]
sub_ln311_2       (sub              ) [ 0000000000000000000000000]
select_ln311      (select           ) [ 0000000000000000000000000]
select_ln311_1    (select           ) [ 0000000000000000000000000]
select_ln311_2    (select           ) [ 0000000000000000000000000]
sub_ln311_3       (sub              ) [ 0000100000000000000000000]
zext_ln311        (zext             ) [ 0000000000000000000000000]
lshr_ln311        (lshr             ) [ 0000100000000000000000000]
zext_ln311_1      (zext             ) [ 0000000000000000000000000]
lshr_ln311_1      (lshr             ) [ 0000000000000000000000000]
p_Result_s        (and              ) [ 0000000000000000000000000]
trunc_ln165       (trunc            ) [ 0000011111000000000000000]
br_ln224          (br               ) [ 0011111111000000000000000]
j                 (phi              ) [ 0000010000000000000000000]
zext_ln227_1      (zext             ) [ 0000000000000000000000000]
add_ln227         (add              ) [ 0000000000000000000000000]
zext_ln227_2      (zext             ) [ 0000000000000000000000000]
pp_V_addr_1       (getelementptr    ) [ 0000001111000000000000000]
icmp_ln224        (icmp             ) [ 0011111111000000000000000]
empty_64          (speclooptripcount) [ 0000000000000000000000000]
add_ln224         (add              ) [ 0011111111000000000000000]
br_ln224          (br               ) [ 0000000000000000000000000]
icmp_ln226        (icmp             ) [ 0000000000000000000000000]
shl_ln            (bitconcatenate   ) [ 0000000000000000000000000]
or_ln             (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln226        (zext             ) [ 0000000000000000000000000]
add_ln226         (add              ) [ 0000000000000000000000000]
Uj                (select           ) [ 0000000000000000000000000]
add_ln311_1       (bitconcatenate   ) [ 0000001000000000000000000]
icmp_ln311_1      (icmp             ) [ 0000001000000000000000000]
sub_ln311_4       (sub              ) [ 0000000000000000000000000]
sub_ln311_6       (sub              ) [ 0000000000000000000000000]
select_ln311_3    (select           ) [ 0000000000000000000000000]
sub_ln311_7       (sub              ) [ 0000001000000000000000000]
br_ln0            (br               ) [ 0111111111000000000000000]
sub_ln311_5       (sub              ) [ 0000000000000000000000000]
select_ln311_4    (select           ) [ 0000000000000000000000000]
select_ln311_5    (select           ) [ 0000000000000000000000000]
zext_ln311_2      (zext             ) [ 0000000000000000000000000]
zext_ln311_3      (zext             ) [ 0000000000000000000000000]
lshr_ln311_2      (lshr             ) [ 0000000000000000000000000]
lshr_ln311_3      (lshr             ) [ 0000000000000000000000000]
p_Result_61       (and              ) [ 0000000000000000000000000]
trunc_ln165_1     (trunc            ) [ 0000000110000000000000000]
mul_ln165         (mul              ) [ 0000000001000000000000000]
store_ln278       (store            ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0011111111000000000000000]
pp_V_load         (load             ) [ 0000000000000000000000000]
zext_ln278        (zext             ) [ 0000000000000000000000000]
pps_V_addr        (getelementptr    ) [ 0000000000000000000000000]
store_ln278       (store            ) [ 0000000000000000000000000]
br_ln234          (br               ) [ 0000000000111111111100000]
i_1               (phi              ) [ 0000000000011111111100000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000]
icmp_ln234        (icmp             ) [ 0000000000011111111100000]
empty_65          (speclooptripcount) [ 0000000000000000000000000]
br_ln234          (br               ) [ 0000000000000000000000000]
i_1_cast6         (zext             ) [ 0000000000000000000000000]
pp_V_addr_2       (getelementptr    ) [ 0000000000001000000000000]
add_ln235         (add              ) [ 0000000000000000000000000]
zext_ln1455       (zext             ) [ 0000000000000000000000000]
zext_ln238        (zext             ) [ 0000000000000000000000000]
add_ln238         (add              ) [ 0000000000000000000000000]
zext_ln238_1      (zext             ) [ 0000000000000000000000000]
pp_V_addr_3       (getelementptr    ) [ 0000000000001000000000000]
pps_V_addr_1      (getelementptr    ) [ 0000000000001000000000000]
pps_V_addr_2      (getelementptr    ) [ 0000000000001111111100000]
icmp_ln237        (icmp             ) [ 0000000000011111111100000]
icmp_ln237_1      (icmp             ) [ 0000000000011111111100000]
i_1_cast          (zext             ) [ 0000000000000100000000000]
pps_V_load        (load             ) [ 0000000000000000000000000]
r_V               (partselect       ) [ 0000000000000100000000000]
zext_ln1455_2     (zext             ) [ 0000000000000000000000000]
store_ln278       (store            ) [ 0000000000000000000000000]
pp_V_load_1       (load             ) [ 0000000000000100000000000]
pp_V_load_2       (load             ) [ 0000000000000110000000000]
tmp_28            (partselect       ) [ 0000000000000000000000000]
icmp_ln237_2      (icmp             ) [ 0000000000000000000000000]
add_ln237         (add              ) [ 0000000000000000000000000]
add_ln238_1       (add              ) [ 0000000000000000000000000]
zext_ln238_2      (zext             ) [ 0000000000000000000000000]
pp_V_addr_4       (getelementptr    ) [ 0000000000000100000000000]
icmp_ln237_4      (icmp             ) [ 0000000000000000000000000]
and_ln237         (and              ) [ 0000000000011111111100000]
icmp_ln237_3      (icmp             ) [ 0000000000000000000000000]
add_ln237_1       (add              ) [ 0000000000000000000000000]
add_ln238_2       (add              ) [ 0000000000000000000000000]
zext_ln238_3      (zext             ) [ 0000000000000000000000000]
pp_V_addr_5       (getelementptr    ) [ 0000000000000100000000000]
icmp_ln237_7      (icmp             ) [ 0000000000000000000000000]
and_ln237_1       (and              ) [ 0000000000011111111100000]
zext_ln1455_1     (zext             ) [ 0000000000011111111100000]
br_ln237          (br               ) [ 0000000000011111111100000]
zext_ln649        (zext             ) [ 0000000000000000000000000]
add_ln649         (add              ) [ 0000000000011111111100000]
zext_ln649_1      (zext             ) [ 0000000000000000000000000]
store_ln649       (store            ) [ 0000000000000000000000000]
br_ln239          (br               ) [ 0000000000011111111100000]
pp_V_load_3       (load             ) [ 0000000000000011000000000]
pp_V_load_4       (load             ) [ 0000000000000011100000000]
tmp_29            (partselect       ) [ 0000000000000000000000000]
icmp_ln237_8      (icmp             ) [ 0000000000000000000000000]
add_ln237_2       (add              ) [ 0000000000000000000000000]
sext_ln238        (sext             ) [ 0000000000000000000000000]
add_ln238_3       (add              ) [ 0000000000000000000000000]
zext_ln238_4      (zext             ) [ 0000000000000000000000000]
pp_V_addr_6       (getelementptr    ) [ 0000000000000010000000000]
icmp_ln237_9      (icmp             ) [ 0000000000000000000000000]
and_ln237_2       (and              ) [ 0000000000011111111100000]
icmp_ln237_5      (icmp             ) [ 0000000000000000000000000]
add_ln237_3       (add              ) [ 0000000000000000000000000]
sext_ln238_1      (sext             ) [ 0000000000000000000000000]
add_ln238_4       (add              ) [ 0000000000000000000000000]
zext_ln238_5      (zext             ) [ 0000000000000000000000000]
pp_V_addr_7       (getelementptr    ) [ 0000000000000010000000000]
icmp_ln237_10     (icmp             ) [ 0000000000000000000000000]
and_ln237_3       (and              ) [ 0000000000011111111100000]
empty_66          (phi              ) [ 0000000000000010000000000]
zext_ln237        (zext             ) [ 0000000000011111111100000]
br_ln237          (br               ) [ 0000000000011111111100000]
zext_ln649_2      (zext             ) [ 0000000000000000000000000]
add_ln649_1       (add              ) [ 0000000000011111111100000]
zext_ln649_3      (zext             ) [ 0000000000000000000000000]
store_ln649       (store            ) [ 0000000000000000000000000]
br_ln239          (br               ) [ 0000000000011111111100000]
pp_V_load_5       (load             ) [ 0000000000000001110000000]
pp_V_load_6       (load             ) [ 0000000000000001111000000]
icmp_ln237_6      (icmp             ) [ 0000000000000000000000000]
add_ln237_4       (add              ) [ 0000000000000000000000000]
sext_ln238_2      (sext             ) [ 0000000000000000000000000]
add_ln238_5       (add              ) [ 0000000000000000000000000]
zext_ln238_6      (zext             ) [ 0000000000000000000000000]
pp_V_addr_8       (getelementptr    ) [ 0000000000000001000000000]
icmp_ln237_11     (icmp             ) [ 0000000000000000000000000]
and_ln237_4       (and              ) [ 0000000000011111111100000]
empty_67          (phi              ) [ 0000000000000001100000000]
br_ln237          (br               ) [ 0000000000011111111100000]
zext_ln649_4      (zext             ) [ 0000000000000000000000000]
add_ln649_2       (add              ) [ 0000000000011111111100000]
zext_ln649_5      (zext             ) [ 0000000000000000000000000]
store_ln649       (store            ) [ 0000000000000000000000000]
br_ln239          (br               ) [ 0000000000011111111100000]
pp_V_load_7       (load             ) [ 0000000000000000111100000]
empty_68          (phi              ) [ 0000000000000000100000000]
zext_ln237_1      (zext             ) [ 0000000000011111111100000]
br_ln237          (br               ) [ 0000000000011111111100000]
zext_ln649_6      (zext             ) [ 0000000000000000000000000]
add_ln649_3       (add              ) [ 0000000000011111111100000]
store_ln649       (store            ) [ 0000000000000000000000000]
br_ln239          (br               ) [ 0000000000011111111100000]
empty_69          (phi              ) [ 0000000000000000011000000]
br_ln237          (br               ) [ 0000000000011111111100000]
zext_ln649_7      (zext             ) [ 0000000000000000000000000]
add_ln649_4       (add              ) [ 0000000000011111111100000]
store_ln649       (store            ) [ 0000000000000000000000000]
br_ln239          (br               ) [ 0000000000011111111100000]
empty_70          (phi              ) [ 0000000000000000001100000]
br_ln237          (br               ) [ 0000000000011111111100000]
zext_ln649_8      (zext             ) [ 0000000000000000000000000]
add_ln649_5       (add              ) [ 0000000000011111111100000]
store_ln649       (store            ) [ 0000000000000000000000000]
br_ln239          (br               ) [ 0000000000011111111100000]
empty_71          (phi              ) [ 0000000000000000000100000]
br_ln237          (br               ) [ 0000000000000000000000000]
zext_ln649_9      (zext             ) [ 0000000000000000000000000]
add_ln649_6       (add              ) [ 0000000000000000000000000]
store_ln649       (store            ) [ 0000000000000000000000000]
br_ln239          (br               ) [ 0000000000000000000000000]
add_ln234         (add              ) [ 0000000000111111111100000]
br_ln0            (br               ) [ 0000000000111111111100000]
br_ln0            (br               ) [ 0000000000000000000011110]
i_2               (phi              ) [ 0000000000000000000001100]
icmp_ln243        (icmp             ) [ 0000000000000000000001110]
add_ln243         (add              ) [ 0000000000000000000011110]
br_ln243          (br               ) [ 0000000000000000000000000]
trunc_ln244_cast8 (zext             ) [ 0000000000000000000000000]
add_ln1           (bitconcatenate   ) [ 0000000000000000000000000]
icmp_ln247        (icmp             ) [ 0000000000000000000000000]
Ui_1              (select           ) [ 0000000000000000000001110]
pps_V_addr_3      (getelementptr    ) [ 0000000000000000000001100]
p_Val2_35         (phi              ) [ 0000000000000000000001111]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000]
empty_72          (speclooptripcount) [ 0000000000000000000000000]
p_Val2_s          (load             ) [ 0000000000000000000000000]
p_Repl2_s         (trunc            ) [ 0000000000000000000000000]
zext_ln169        (zext             ) [ 0000000000000000000000000]
add_ln3           (bitconcatenate   ) [ 0000000000000000000001010]
icmp_ln368        (icmp             ) [ 0000000000000000000001010]
sub_ln368         (sub              ) [ 0000000000000000000000000]
select_ln368_2    (select           ) [ 0000000000000000000000000]
zext_ln368        (zext             ) [ 0000000000000000000000000]
shl_ln368         (shl              ) [ 0000000000000000000001010]
select_ln368      (select           ) [ 0000000000000000000000000]
select_ln368_1    (select           ) [ 0000000000000000000000000]
sub_ln368_1       (sub              ) [ 0000000000000000000000000]
zext_ln368_1      (zext             ) [ 0000000000000000000000000]
zext_ln368_2      (zext             ) [ 0000000000000000000000000]
tmp_27            (partselect       ) [ 0000000000000000000000000]
select_ln368_3    (select           ) [ 0000000000000000000000000]
shl_ln368_1       (shl              ) [ 0000000000000000000000000]
lshr_ln368        (lshr             ) [ 0000000000000000000000000]
and_ln368         (and              ) [ 0000000000000000000000000]
xor_ln368         (xor              ) [ 0000000000000000000000000]
and_ln368_1       (and              ) [ 0000000000000000000000000]
and_ln368_2       (and              ) [ 0000000000000000000000000]
p_Result_62       (or               ) [ 0000000000000000000011110]
br_ln0            (br               ) [ 0000000000000000000011110]
empty_73          (trunc            ) [ 0000000000000000000000000]
ret_ln251         (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i95"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i111"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i222"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="pp_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pp_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="pps_V_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="37" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pps_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="a_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="95" slack="0"/>
<pin id="134" dir="0" index="1" bw="95" slack="0"/>
<pin id="135" dir="1" index="2" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="pp_V_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="34" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_V_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="34" slack="1"/>
<pin id="149" dir="0" index="2" bw="0" slack="0"/>
<pin id="195" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="196" dir="0" index="5" bw="34" slack="2147483647"/>
<pin id="197" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="34" slack="0"/>
<pin id="198" dir="1" index="7" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="pp_V_load/2 store_ln278/9 pp_V_load_1/11 pp_V_load_2/11 pp_V_load_3/12 pp_V_load_4/12 pp_V_load_5/13 pp_V_load_6/13 pp_V_load_7/14 "/>
</bind>
</comp>

<comp id="151" class="1004" name="pp_V_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="34" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_V_addr_1/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="pps_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="37" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pps_V_addr/10 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="37" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln278/10 pps_V_load/11 store_ln278/12 store_ln649/13 store_ln649/14 store_ln649/15 store_ln649/16 store_ln649/17 store_ln649/18 store_ln649/19 p_Val2_s/21 "/>
</bind>
</comp>

<comp id="170" class="1004" name="pp_V_addr_2_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="34" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_V_addr_2/11 "/>
</bind>
</comp>

<comp id="176" class="1004" name="pp_V_addr_3_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="34" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_V_addr_3/11 "/>
</bind>
</comp>

<comp id="182" class="1004" name="pps_V_addr_1_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="37" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pps_V_addr_1/11 "/>
</bind>
</comp>

<comp id="189" class="1004" name="pps_V_addr_2_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="37" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pps_V_addr_2/11 "/>
</bind>
</comp>

<comp id="201" class="1004" name="pp_V_addr_4_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="34" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_V_addr_4/12 "/>
</bind>
</comp>

<comp id="208" class="1004" name="pp_V_addr_5_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="34" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="5" slack="0"/>
<pin id="212" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_V_addr_5/12 "/>
</bind>
</comp>

<comp id="215" class="1004" name="pp_V_addr_6_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="34" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_V_addr_6/13 "/>
</bind>
</comp>

<comp id="222" class="1004" name="pp_V_addr_7_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="34" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_V_addr_7/13 "/>
</bind>
</comp>

<comp id="229" class="1004" name="pp_V_addr_8_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="34" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_V_addr_8/14 "/>
</bind>
</comp>

<comp id="236" class="1004" name="pps_V_addr_3_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="37" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pps_V_addr_3/21 "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="j_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="1"/>
<pin id="257" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_1_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="4" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/11 "/>
</bind>
</comp>

<comp id="278" class="1005" name="empty_66_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="280" dir="1" index="1" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_66 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="empty_66_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="35" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="20" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_66/14 "/>
</bind>
</comp>

<comp id="287" class="1005" name="empty_67_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="36" slack="1"/>
<pin id="289" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="empty_67 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="empty_67_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="36" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="35" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_67/15 "/>
</bind>
</comp>

<comp id="297" class="1005" name="empty_68_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="36" slack="2147483647"/>
<pin id="299" dir="1" index="1" bw="36" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_68 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="empty_68_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="36" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="36" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_68/16 "/>
</bind>
</comp>

<comp id="307" class="1005" name="empty_69_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="37" slack="1"/>
<pin id="309" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="empty_69 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="empty_69_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="37" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="36" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_69/17 "/>
</bind>
</comp>

<comp id="317" class="1005" name="empty_70_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="37" slack="1"/>
<pin id="319" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="empty_70 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="empty_70_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="37" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="37" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_70/18 "/>
</bind>
</comp>

<comp id="328" class="1005" name="empty_71_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="37" slack="2147483647"/>
<pin id="330" dir="1" index="1" bw="37" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_71 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="empty_71_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="37" slack="1"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="37" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_71/19 "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_2_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="1"/>
<pin id="340" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="i_2_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/21 "/>
</bind>
</comp>

<comp id="350" class="1005" name="p_Val2_35_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="222" slack="1"/>
<pin id="352" dir="1" index="1" bw="222" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_35 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Val2_35_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="222" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="1" slack="2"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="222" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_35/22 "/>
</bind>
</comp>

<comp id="362" class="1005" name="reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="34" slack="1"/>
<pin id="364" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="pp_V_load_1 pp_V_load_3 pp_V_load_7 "/>
</bind>
</comp>

<comp id="367" class="1005" name="reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="34" slack="2"/>
<pin id="369" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="pp_V_load_2 pp_V_load_5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="a_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="95" slack="0"/>
<pin id="373" dir="1" index="1" bw="111" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_cast/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln227_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="0" index="1" bw="3" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sub_ln227_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="0"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="1" index="2" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln227/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln223_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="0"/>
<pin id="395" dir="0" index="1" bw="3" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln223/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="indvars_iv_next81_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next81/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="cmp8_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="0"/>
<pin id="407" dir="0" index="1" bw="3" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp8/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_s_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="0" index="1" bw="3" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp19_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="0" index="1" bw="2" slack="0"/>
<pin id="422" dir="0" index="2" bw="3" slack="0"/>
<pin id="423" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp19/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="empty_63_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="0" index="1" bw="7" slack="0"/>
<pin id="434" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_63/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="Ui_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="7" slack="0"/>
<pin id="440" dir="0" index="2" bw="7" slack="0"/>
<pin id="441" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ui/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="0" index="1" bw="3" slack="1"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="0" index="3" bw="3" slack="1"/>
<pin id="450" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln311_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="7" slack="0"/>
<pin id="457" dir="0" index="1" bw="7" slack="1"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln311/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_26_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="111" slack="0"/>
<pin id="462" dir="0" index="1" bw="95" slack="2"/>
<pin id="463" dir="0" index="2" bw="8" slack="0"/>
<pin id="464" dir="0" index="3" bw="1" slack="0"/>
<pin id="465" dir="1" index="4" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sub_ln311_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="7" slack="0"/>
<pin id="471" dir="0" index="1" bw="7" slack="1"/>
<pin id="472" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln311/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sub_ln311_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="0" index="1" bw="7" slack="0"/>
<pin id="477" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln311_1/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sub_ln311_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="1"/>
<pin id="482" dir="0" index="1" bw="7" slack="0"/>
<pin id="483" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln311_2/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln311_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="7" slack="0"/>
<pin id="488" dir="0" index="2" bw="7" slack="0"/>
<pin id="489" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln311_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="111" slack="0"/>
<pin id="496" dir="0" index="2" bw="111" slack="2"/>
<pin id="497" dir="1" index="3" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311_1/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="select_ln311_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="7" slack="0"/>
<pin id="503" dir="0" index="2" bw="7" slack="0"/>
<pin id="504" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311_2/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sub_ln311_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="0"/>
<pin id="510" dir="0" index="1" bw="7" slack="0"/>
<pin id="511" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln311_3/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln311_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="0"/>
<pin id="516" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln311/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="lshr_ln311_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="111" slack="0"/>
<pin id="520" dir="0" index="1" bw="7" slack="0"/>
<pin id="521" dir="1" index="2" bw="111" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln311/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln311_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="1"/>
<pin id="526" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln311_1/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="lshr_ln311_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="7" slack="0"/>
<pin id="530" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln311_1/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_Result_s_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="111" slack="1"/>
<pin id="535" dir="0" index="1" bw="111" slack="0"/>
<pin id="536" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln165_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="111" slack="0"/>
<pin id="540" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln165/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln227_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227_1/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln227_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="0"/>
<pin id="548" dir="0" index="1" bw="6" slack="3"/>
<pin id="549" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln227_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227_2/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln224_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="0"/>
<pin id="558" dir="0" index="1" bw="3" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln224_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln224/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln226_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="0"/>
<pin id="570" dir="0" index="1" bw="3" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln226/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="shl_ln_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="0"/>
<pin id="576" dir="0" index="1" bw="3" slack="0"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="or_ln_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="0" index="2" bw="3" slack="0"/>
<pin id="586" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln226_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="0"/>
<pin id="592" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln226/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln226_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="0" index="1" bw="7" slack="0"/>
<pin id="597" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="Uj_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="7" slack="0"/>
<pin id="603" dir="0" index="2" bw="7" slack="0"/>
<pin id="604" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Uj/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln311_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="7" slack="0"/>
<pin id="610" dir="0" index="1" bw="3" slack="0"/>
<pin id="611" dir="0" index="2" bw="1" slack="0"/>
<pin id="612" dir="0" index="3" bw="3" slack="0"/>
<pin id="613" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln311_1/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="icmp_ln311_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="0"/>
<pin id="620" dir="0" index="1" bw="7" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln311_1/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sub_ln311_4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="0" index="1" bw="7" slack="0"/>
<pin id="627" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln311_4/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sub_ln311_6_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="7" slack="0"/>
<pin id="632" dir="0" index="1" bw="7" slack="0"/>
<pin id="633" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln311_6/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln311_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="7" slack="0"/>
<pin id="639" dir="0" index="2" bw="7" slack="0"/>
<pin id="640" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311_3/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sub_ln311_7_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="0"/>
<pin id="646" dir="0" index="1" bw="7" slack="0"/>
<pin id="647" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln311_7/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sub_ln311_5_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="6" slack="0"/>
<pin id="652" dir="0" index="1" bw="7" slack="1"/>
<pin id="653" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln311_5/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="select_ln311_4_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="1"/>
<pin id="657" dir="0" index="1" bw="111" slack="0"/>
<pin id="658" dir="0" index="2" bw="111" slack="0"/>
<pin id="659" dir="1" index="3" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311_4/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="select_ln311_5_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="0" index="1" bw="7" slack="0"/>
<pin id="665" dir="0" index="2" bw="7" slack="1"/>
<pin id="666" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311_5/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln311_2_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="7" slack="0"/>
<pin id="670" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln311_2/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln311_3_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="7" slack="1"/>
<pin id="674" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln311_3/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="lshr_ln311_2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="104" slack="0"/>
<pin id="677" dir="0" index="1" bw="7" slack="0"/>
<pin id="678" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln311_2/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="lshr_ln311_3_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="7" slack="0"/>
<pin id="684" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln311_3/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="p_Result_61_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="111" slack="0"/>
<pin id="689" dir="0" index="1" bw="111" slack="0"/>
<pin id="690" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_61/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="trunc_ln165_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="111" slack="0"/>
<pin id="695" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln165_1/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="grp_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="34" slack="3"/>
<pin id="699" dir="0" index="1" bw="34" slack="1"/>
<pin id="700" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln165/7 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln278_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="34" slack="0"/>
<pin id="703" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln278/10 "/>
</bind>
</comp>

<comp id="706" class="1004" name="icmp_ln234_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="0"/>
<pin id="708" dir="0" index="1" bw="4" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln234/11 "/>
</bind>
</comp>

<comp id="712" class="1004" name="i_1_cast6_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="0"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast6/11 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln235_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="4" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln235/11 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln1455_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="4" slack="0"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1455/11 "/>
</bind>
</comp>

<comp id="729" class="1004" name="zext_ln238_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="4" slack="0"/>
<pin id="731" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238/11 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln238_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="0"/>
<pin id="735" dir="0" index="1" bw="4" slack="0"/>
<pin id="736" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238/11 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln238_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="0"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238_1/11 "/>
</bind>
</comp>

<comp id="744" class="1004" name="icmp_ln237_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="0"/>
<pin id="746" dir="0" index="1" bw="4" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/11 "/>
</bind>
</comp>

<comp id="750" class="1004" name="icmp_ln237_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="0"/>
<pin id="752" dir="0" index="1" bw="4" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237_1/11 "/>
</bind>
</comp>

<comp id="756" class="1004" name="i_1_cast_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="1"/>
<pin id="758" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/12 "/>
</bind>
</comp>

<comp id="760" class="1004" name="r_V_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="20" slack="0"/>
<pin id="762" dir="0" index="1" bw="37" slack="0"/>
<pin id="763" dir="0" index="2" bw="6" slack="0"/>
<pin id="764" dir="0" index="3" bw="7" slack="0"/>
<pin id="765" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/12 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln1455_2_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="20" slack="0"/>
<pin id="772" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1455_2/12 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_28_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="3" slack="0"/>
<pin id="777" dir="0" index="1" bw="4" slack="1"/>
<pin id="778" dir="0" index="2" bw="1" slack="0"/>
<pin id="779" dir="0" index="3" bw="3" slack="0"/>
<pin id="780" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/12 "/>
</bind>
</comp>

<comp id="785" class="1004" name="icmp_ln237_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="3" slack="0"/>
<pin id="787" dir="0" index="1" bw="3" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237_2/12 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln237_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="4" slack="0"/>
<pin id="793" dir="0" index="1" bw="2" slack="0"/>
<pin id="794" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln237/12 "/>
</bind>
</comp>

<comp id="797" class="1004" name="add_ln238_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="0"/>
<pin id="799" dir="0" index="1" bw="5" slack="0"/>
<pin id="800" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238_1/12 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln238_2_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="5" slack="0"/>
<pin id="805" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238_2/12 "/>
</bind>
</comp>

<comp id="808" class="1004" name="icmp_ln237_4_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="5" slack="0"/>
<pin id="810" dir="0" index="1" bw="5" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237_4/12 "/>
</bind>
</comp>

<comp id="814" class="1004" name="and_ln237_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln237/12 "/>
</bind>
</comp>

<comp id="820" class="1004" name="icmp_ln237_3_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="1"/>
<pin id="822" dir="0" index="1" bw="4" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237_3/12 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln237_1_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="4" slack="0"/>
<pin id="828" dir="0" index="1" bw="3" slack="0"/>
<pin id="829" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln237_1/12 "/>
</bind>
</comp>

<comp id="832" class="1004" name="add_ln238_2_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="4" slack="0"/>
<pin id="834" dir="0" index="1" bw="5" slack="0"/>
<pin id="835" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238_2/12 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln238_3_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="5" slack="0"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238_3/12 "/>
</bind>
</comp>

<comp id="843" class="1004" name="icmp_ln237_7_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="5" slack="0"/>
<pin id="845" dir="0" index="1" bw="5" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237_7/12 "/>
</bind>
</comp>

<comp id="849" class="1004" name="and_ln237_1_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln237_1/12 "/>
</bind>
</comp>

<comp id="855" class="1004" name="zext_ln1455_1_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="20" slack="1"/>
<pin id="857" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1455_1/13 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln649_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="34" slack="1"/>
<pin id="860" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln649/13 "/>
</bind>
</comp>

<comp id="862" class="1004" name="add_ln649_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="20" slack="0"/>
<pin id="864" dir="0" index="1" bw="34" slack="0"/>
<pin id="865" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln649/13 "/>
</bind>
</comp>

<comp id="868" class="1004" name="zext_ln649_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="35" slack="0"/>
<pin id="870" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln649_1/13 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_29_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="2" slack="0"/>
<pin id="875" dir="0" index="1" bw="4" slack="2"/>
<pin id="876" dir="0" index="2" bw="3" slack="0"/>
<pin id="877" dir="0" index="3" bw="3" slack="0"/>
<pin id="878" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/13 "/>
</bind>
</comp>

<comp id="883" class="1004" name="icmp_ln237_8_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="2" slack="0"/>
<pin id="885" dir="0" index="1" bw="2" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237_8/13 "/>
</bind>
</comp>

<comp id="889" class="1004" name="add_ln237_2_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="4" slack="1"/>
<pin id="891" dir="0" index="1" bw="3" slack="0"/>
<pin id="892" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln237_2/13 "/>
</bind>
</comp>

<comp id="894" class="1004" name="sext_ln238_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="0"/>
<pin id="896" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln238/13 "/>
</bind>
</comp>

<comp id="898" class="1004" name="add_ln238_3_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="5" slack="0"/>
<pin id="900" dir="0" index="1" bw="6" slack="0"/>
<pin id="901" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238_3/13 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln238_4_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="6" slack="0"/>
<pin id="906" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238_4/13 "/>
</bind>
</comp>

<comp id="909" class="1004" name="icmp_ln237_9_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="5" slack="0"/>
<pin id="911" dir="0" index="1" bw="5" slack="0"/>
<pin id="912" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237_9/13 "/>
</bind>
</comp>

<comp id="915" class="1004" name="and_ln237_2_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="1" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln237_2/13 "/>
</bind>
</comp>

<comp id="921" class="1004" name="icmp_ln237_5_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="4" slack="2"/>
<pin id="923" dir="0" index="1" bw="4" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237_5/13 "/>
</bind>
</comp>

<comp id="927" class="1004" name="add_ln237_3_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="4" slack="1"/>
<pin id="929" dir="0" index="1" bw="4" slack="0"/>
<pin id="930" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln237_3/13 "/>
</bind>
</comp>

<comp id="932" class="1004" name="sext_ln238_1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="5" slack="0"/>
<pin id="934" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln238_1/13 "/>
</bind>
</comp>

<comp id="936" class="1004" name="add_ln238_4_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="5" slack="0"/>
<pin id="938" dir="0" index="1" bw="6" slack="0"/>
<pin id="939" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238_4/13 "/>
</bind>
</comp>

<comp id="942" class="1004" name="zext_ln238_5_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="6" slack="0"/>
<pin id="944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238_5/13 "/>
</bind>
</comp>

<comp id="947" class="1004" name="icmp_ln237_10_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="5" slack="0"/>
<pin id="949" dir="0" index="1" bw="5" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237_10/13 "/>
</bind>
</comp>

<comp id="953" class="1004" name="and_ln237_3_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln237_3/13 "/>
</bind>
</comp>

<comp id="959" class="1004" name="zext_ln237_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="35" slack="0"/>
<pin id="961" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln237/14 "/>
</bind>
</comp>

<comp id="963" class="1004" name="zext_ln649_2_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="34" slack="2"/>
<pin id="965" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln649_2/14 "/>
</bind>
</comp>

<comp id="967" class="1004" name="add_ln649_1_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="35" slack="0"/>
<pin id="969" dir="0" index="1" bw="34" slack="0"/>
<pin id="970" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln649_1/14 "/>
</bind>
</comp>

<comp id="973" class="1004" name="zext_ln649_3_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="36" slack="0"/>
<pin id="975" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln649_3/14 "/>
</bind>
</comp>

<comp id="978" class="1004" name="icmp_ln237_6_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="4" slack="3"/>
<pin id="980" dir="0" index="1" bw="4" slack="0"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237_6/14 "/>
</bind>
</comp>

<comp id="984" class="1004" name="add_ln237_4_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="4" slack="3"/>
<pin id="986" dir="0" index="1" bw="4" slack="0"/>
<pin id="987" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln237_4/14 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sext_ln238_2_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="4" slack="0"/>
<pin id="992" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln238_2/14 "/>
</bind>
</comp>

<comp id="994" class="1004" name="add_ln238_5_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="4" slack="0"/>
<pin id="996" dir="0" index="1" bw="6" slack="0"/>
<pin id="997" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238_5/14 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="zext_ln238_6_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="6" slack="0"/>
<pin id="1002" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238_6/14 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="icmp_ln237_11_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="4" slack="0"/>
<pin id="1007" dir="0" index="1" bw="4" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237_11/14 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="and_ln237_4_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln237_4/14 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="zext_ln649_4_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="34" slack="2"/>
<pin id="1019" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln649_4/15 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="add_ln649_2_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="36" slack="0"/>
<pin id="1023" dir="0" index="1" bw="34" slack="0"/>
<pin id="1024" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln649_2/15 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="zext_ln649_5_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="36" slack="0"/>
<pin id="1029" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln649_5/15 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="zext_ln237_1_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="36" slack="0"/>
<pin id="1034" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln237_1/16 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="zext_ln649_6_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="34" slack="3"/>
<pin id="1038" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln649_6/16 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="add_ln649_3_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="36" slack="0"/>
<pin id="1041" dir="0" index="1" bw="34" slack="0"/>
<pin id="1042" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln649_3/16 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="zext_ln649_7_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="34" slack="3"/>
<pin id="1048" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln649_7/17 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="add_ln649_4_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="37" slack="0"/>
<pin id="1052" dir="0" index="1" bw="34" slack="0"/>
<pin id="1053" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln649_4/17 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="zext_ln649_8_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="34" slack="4"/>
<pin id="1059" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln649_8/18 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="add_ln649_5_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="37" slack="0"/>
<pin id="1062" dir="0" index="1" bw="34" slack="0"/>
<pin id="1063" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln649_5/18 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="zext_ln649_9_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="34" slack="4"/>
<pin id="1069" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln649_9/19 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="add_ln649_6_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="37" slack="0"/>
<pin id="1073" dir="0" index="1" bw="34" slack="0"/>
<pin id="1074" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln649_6/19 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="add_ln234_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="4" slack="8"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln234/19 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="icmp_ln243_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="4" slack="0"/>
<pin id="1086" dir="0" index="1" bw="4" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/21 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="add_ln243_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="4" slack="0"/>
<pin id="1092" dir="0" index="1" bw="1" slack="0"/>
<pin id="1093" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243/21 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="trunc_ln244_cast8_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="4" slack="0"/>
<pin id="1098" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln244_cast8/21 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="add_ln1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="0"/>
<pin id="1103" dir="0" index="1" bw="4" slack="0"/>
<pin id="1104" dir="0" index="2" bw="4" slack="0"/>
<pin id="1105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln1/21 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="icmp_ln247_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="0"/>
<pin id="1111" dir="0" index="1" bw="8" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247/21 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="Ui_1_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="8" slack="0"/>
<pin id="1118" dir="0" index="2" bw="8" slack="0"/>
<pin id="1119" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ui_1/21 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="p_Repl2_s_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="37" slack="0"/>
<pin id="1125" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_s/22 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="zext_ln169_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="17" slack="0"/>
<pin id="1129" dir="1" index="1" bw="222" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169/22 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="add_ln3_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="0"/>
<pin id="1133" dir="0" index="1" bw="4" slack="1"/>
<pin id="1134" dir="0" index="2" bw="4" slack="1"/>
<pin id="1135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln3/22 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="icmp_ln368_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="8" slack="0"/>
<pin id="1141" dir="0" index="1" bw="8" slack="1"/>
<pin id="1142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln368/22 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="sub_ln368_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="7" slack="0"/>
<pin id="1146" dir="0" index="1" bw="8" slack="0"/>
<pin id="1147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln368/22 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="select_ln368_2_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="8" slack="0"/>
<pin id="1153" dir="0" index="2" bw="8" slack="0"/>
<pin id="1154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln368_2/22 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="zext_ln368_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="8" slack="0"/>
<pin id="1160" dir="1" index="1" bw="222" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/22 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="shl_ln368_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="17" slack="0"/>
<pin id="1164" dir="0" index="1" bw="8" slack="0"/>
<pin id="1165" dir="1" index="2" bw="222" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368/22 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="select_ln368_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="1"/>
<pin id="1170" dir="0" index="1" bw="8" slack="1"/>
<pin id="1171" dir="0" index="2" bw="8" slack="2"/>
<pin id="1172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln368/23 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="select_ln368_1_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="1"/>
<pin id="1175" dir="0" index="1" bw="8" slack="2"/>
<pin id="1176" dir="0" index="2" bw="8" slack="1"/>
<pin id="1177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln368_1/23 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="sub_ln368_1_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="7" slack="0"/>
<pin id="1180" dir="0" index="1" bw="8" slack="0"/>
<pin id="1181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln368_1/23 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="zext_ln368_1_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="8" slack="0"/>
<pin id="1186" dir="1" index="1" bw="222" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_1/23 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="zext_ln368_2_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="0"/>
<pin id="1190" dir="1" index="1" bw="222" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_2/23 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="tmp_27_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="222" slack="0"/>
<pin id="1194" dir="0" index="1" bw="222" slack="1"/>
<pin id="1195" dir="0" index="2" bw="9" slack="0"/>
<pin id="1196" dir="0" index="3" bw="1" slack="0"/>
<pin id="1197" dir="1" index="4" bw="222" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/23 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="select_ln368_3_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="1"/>
<pin id="1203" dir="0" index="1" bw="222" slack="0"/>
<pin id="1204" dir="0" index="2" bw="222" slack="1"/>
<pin id="1205" dir="1" index="3" bw="222" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln368_3/23 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="shl_ln368_1_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="8" slack="0"/>
<pin id="1210" dir="1" index="2" bw="222" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368_1/23 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="lshr_ln368_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="8" slack="0"/>
<pin id="1216" dir="1" index="2" bw="222" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln368/23 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="and_ln368_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="222" slack="0"/>
<pin id="1221" dir="0" index="1" bw="222" slack="0"/>
<pin id="1222" dir="1" index="2" bw="222" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln368/23 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="xor_ln368_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="222" slack="0"/>
<pin id="1227" dir="0" index="1" bw="222" slack="0"/>
<pin id="1228" dir="1" index="2" bw="222" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln368/23 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="and_ln368_1_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="222" slack="1"/>
<pin id="1233" dir="0" index="1" bw="222" slack="0"/>
<pin id="1234" dir="1" index="2" bw="222" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln368_1/23 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="and_ln368_2_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="222" slack="0"/>
<pin id="1239" dir="0" index="1" bw="222" slack="0"/>
<pin id="1240" dir="1" index="2" bw="222" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln368_2/23 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="p_Result_62_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="222" slack="0"/>
<pin id="1245" dir="0" index="1" bw="222" slack="0"/>
<pin id="1246" dir="1" index="2" bw="222" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_62/23 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="empty_73_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="222" slack="1"/>
<pin id="1251" dir="1" index="1" bw="180" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_73/24 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="a_cast_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="111" slack="2"/>
<pin id="1255" dir="1" index="1" bw="111" slack="2"/>
</pin_list>
<bind>
<opset="a_cast "/>
</bind>
</comp>

<comp id="1259" class="1005" name="pp_V_addr_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="6" slack="1"/>
<pin id="1261" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_V_addr "/>
</bind>
</comp>

<comp id="1264" class="1005" name="sub_ln227_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="6" slack="3"/>
<pin id="1266" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln227 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="indvars_iv_next81_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="3" slack="0"/>
<pin id="1274" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_next81 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="Ui_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="7" slack="1"/>
<pin id="1279" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="Ui "/>
</bind>
</comp>

<comp id="1284" class="1005" name="sub_ln311_3_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="7" slack="1"/>
<pin id="1286" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln311_3 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="lshr_ln311_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="111" slack="1"/>
<pin id="1291" dir="1" index="1" bw="111" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln311 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="trunc_ln165_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="34" slack="3"/>
<pin id="1296" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln165 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="pp_V_addr_1_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="6" slack="4"/>
<pin id="1301" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="pp_V_addr_1 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="add_ln224_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="3" slack="0"/>
<pin id="1309" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln224 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="add_ln311_1_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="7" slack="1"/>
<pin id="1314" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln311_1 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="icmp_ln311_1_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="1"/>
<pin id="1320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln311_1 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="sub_ln311_7_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="7" slack="1"/>
<pin id="1326" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln311_7 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="trunc_ln165_1_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="34" slack="1"/>
<pin id="1331" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln165_1 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="mul_ln165_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="34" slack="1"/>
<pin id="1336" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln165 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="icmp_ln234_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="3"/>
<pin id="1341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln234 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="pp_V_addr_2_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="6" slack="1"/>
<pin id="1345" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_V_addr_2 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="pp_V_addr_3_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="6" slack="1"/>
<pin id="1350" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_V_addr_3 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="pps_V_addr_1_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="4" slack="1"/>
<pin id="1355" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pps_V_addr_1 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="pps_V_addr_2_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="4" slack="1"/>
<pin id="1360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pps_V_addr_2 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="icmp_ln237_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln237 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="icmp_ln237_1_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="1"/>
<pin id="1369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln237_1 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="i_1_cast_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="5" slack="1"/>
<pin id="1373" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1_cast "/>
</bind>
</comp>

<comp id="1377" class="1005" name="r_V_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="20" slack="1"/>
<pin id="1379" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1382" class="1005" name="pp_V_addr_4_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="6" slack="1"/>
<pin id="1384" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_V_addr_4 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="and_ln237_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="1"/>
<pin id="1389" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln237 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="pp_V_addr_5_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="6" slack="1"/>
<pin id="1393" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_V_addr_5 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="and_ln237_1_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="1"/>
<pin id="1398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln237_1 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="zext_ln1455_1_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="35" slack="1"/>
<pin id="1402" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1455_1 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="add_ln649_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="35" slack="1"/>
<pin id="1407" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="add_ln649 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="pp_V_load_4_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="34" slack="3"/>
<pin id="1412" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opset="pp_V_load_4 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="pp_V_addr_6_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="6" slack="1"/>
<pin id="1417" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_V_addr_6 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="and_ln237_2_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="1"/>
<pin id="1422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln237_2 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="pp_V_addr_7_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="6" slack="1"/>
<pin id="1426" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_V_addr_7 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="and_ln237_3_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="1"/>
<pin id="1431" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln237_3 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="zext_ln237_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="36" slack="1"/>
<pin id="1435" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln237 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="add_ln649_1_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="36" slack="1"/>
<pin id="1440" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln649_1 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="pp_V_load_6_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="34" slack="4"/>
<pin id="1445" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opset="pp_V_load_6 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="pp_V_addr_8_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="6" slack="1"/>
<pin id="1450" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_V_addr_8 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="and_ln237_4_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="1"/>
<pin id="1455" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln237_4 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="add_ln649_2_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="36" slack="1"/>
<pin id="1459" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln649_2 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="zext_ln237_1_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="37" slack="1"/>
<pin id="1464" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln237_1 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="add_ln649_3_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="37" slack="1"/>
<pin id="1469" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="add_ln649_3 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="add_ln649_4_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="37" slack="1"/>
<pin id="1474" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="add_ln649_4 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="add_ln649_5_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="37" slack="1"/>
<pin id="1479" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="add_ln649_5 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="add_ln234_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="4" slack="1"/>
<pin id="1484" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln234 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="icmp_ln243_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="1" slack="1"/>
<pin id="1489" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln243 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="add_ln243_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="4" slack="0"/>
<pin id="1493" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln243 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="Ui_1_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="8" slack="1"/>
<pin id="1498" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Ui_1 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="pps_V_addr_3_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="4" slack="1"/>
<pin id="1505" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pps_V_addr_3 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="add_ln3_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="8" slack="1"/>
<pin id="1510" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln3 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="icmp_ln368_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="1" slack="1"/>
<pin id="1516" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln368 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="shl_ln368_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="222" slack="1"/>
<pin id="1523" dir="1" index="1" bw="222" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln368 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="p_Result_62_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="222" slack="1"/>
<pin id="1529" dir="1" index="1" bw="222" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_62 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="124" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="182" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="170" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="200"><net_src comp="176" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="201" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="215" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="222" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="229" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="236" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="246"><net_src comp="8" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="258"><net_src comp="8" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="48" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="296"><net_src comp="290" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="306"><net_src comp="287" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="316"><net_src comp="310" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="326"><net_src comp="307" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="327"><net_src comp="320" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="337"><net_src comp="317" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="341"><net_src comp="24" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="349"><net_src comp="342" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="353"><net_src comp="114" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="361"><net_src comp="354" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="365"><net_src comp="146" pin="7"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="146" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="146" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="132" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="247" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="10" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="247" pin="4"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="8" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="375" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="247" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="12" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="247" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="18" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="247" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="20" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="22" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="247" pin="4"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="24" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="26" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="28" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="247" pin="4"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="419" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="411" pin="3"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="405" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="30" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="431" pin="2"/><net_sink comp="437" pin=2"/></net>

<net id="451"><net_src comp="32" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="243" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="34" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="243" pin="1"/><net_sink comp="445" pin=3"/></net>

<net id="459"><net_src comp="445" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="36" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="38" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="468"><net_src comp="40" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="473"><net_src comp="445" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="30" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="445" pin="4"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="445" pin="4"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="455" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="469" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="480" pin="2"/><net_sink comp="485" pin=2"/></net>

<net id="498"><net_src comp="455" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="460" pin="4"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="455" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="474" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="445" pin="4"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="30" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="485" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="500" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="493" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="531"><net_src comp="42" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="533" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="259" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="546" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="560"><net_src comp="259" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="12" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="259" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="18" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="259" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="20" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="22" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="259" pin="4"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="24" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="587"><net_src comp="26" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="28" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="259" pin="4"/><net_sink comp="582" pin=2"/></net>

<net id="593"><net_src comp="582" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="574" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="568" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="30" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="594" pin="2"/><net_sink comp="600" pin=2"/></net>

<net id="614"><net_src comp="32" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="259" pin="4"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="34" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="259" pin="4"/><net_sink comp="608" pin=3"/></net>

<net id="622"><net_src comp="608" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="600" pin="3"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="608" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="600" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="600" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="608" pin="4"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="618" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="624" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="630" pin="2"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="30" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="636" pin="3"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="30" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="660"><net_src comp="44" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="661"><net_src comp="46" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="667"><net_src comp="650" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="662" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="679"><net_src comp="655" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="668" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="42" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="672" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="675" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="681" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="687" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="704"><net_src comp="146" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="710"><net_src comp="270" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="58" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="270" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="722"><net_src comp="270" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="62" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="718" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="732"><net_src comp="718" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="729" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="64" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="748"><net_src comp="270" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="66" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="718" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="66" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="266" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="766"><net_src comp="68" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="164" pin="3"/><net_sink comp="760" pin=1"/></net>

<net id="768"><net_src comp="70" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="769"><net_src comp="72" pin="0"/><net_sink comp="760" pin=3"/></net>

<net id="773"><net_src comp="760" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="781"><net_src comp="74" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="266" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="783"><net_src comp="54" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="784"><net_src comp="76" pin="0"/><net_sink comp="775" pin=3"/></net>

<net id="789"><net_src comp="775" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="8" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="756" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="78" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="756" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="80" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="806"><net_src comp="797" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="812"><net_src comp="791" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="64" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="785" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="266" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="82" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="756" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="84" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="756" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="86" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="847"><net_src comp="826" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="64" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="820" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="843" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="861"><net_src comp="362" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="855" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="858" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="871"><net_src comp="862" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="879"><net_src comp="88" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="266" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="881"><net_src comp="90" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="882"><net_src comp="76" pin="0"/><net_sink comp="873" pin=3"/></net>

<net id="887"><net_src comp="873" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="92" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="94" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="897"><net_src comp="889" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="902"><net_src comp="894" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="96" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="907"><net_src comp="898" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="913"><net_src comp="889" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="64" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="883" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="909" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="266" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="98" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="100" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="935"><net_src comp="927" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="940"><net_src comp="932" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="102" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="945"><net_src comp="936" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="951"><net_src comp="927" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="64" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="921" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="947" pin="2"/><net_sink comp="953" pin=1"/></net>

<net id="962"><net_src comp="281" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="966"><net_src comp="367" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="959" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="963" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="976"><net_src comp="967" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="982"><net_src comp="266" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="104" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="266" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="106" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="993"><net_src comp="984" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="998"><net_src comp="990" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="108" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1003"><net_src comp="994" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1009"><net_src comp="984" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="66" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="978" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="1005" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="362" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1025"><net_src comp="290" pin="4"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="1017" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="1021" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="1035"><net_src comp="300" pin="4"/><net_sink comp="1032" pin=0"/></net>

<net id="1043"><net_src comp="1032" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="1036" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1045"><net_src comp="1039" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="1049"><net_src comp="367" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1054"><net_src comp="310" pin="4"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="1046" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1056"><net_src comp="1050" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="1064"><net_src comp="320" pin="4"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="1057" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1066"><net_src comp="1060" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="1070"><net_src comp="362" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1075"><net_src comp="331" pin="4"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1067" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1077"><net_src comp="1071" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="1082"><net_src comp="266" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="48" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="342" pin="4"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="58" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="342" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="48" pin="0"/><net_sink comp="1090" pin=1"/></net>

<net id="1099"><net_src comp="342" pin="4"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1106"><net_src comp="110" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1107"><net_src comp="1090" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1108"><net_src comp="342" pin="4"/><net_sink comp="1101" pin=2"/></net>

<net id="1113"><net_src comp="1101" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="112" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1120"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="112" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1122"><net_src comp="1101" pin="3"/><net_sink comp="1115" pin=2"/></net>

<net id="1126"><net_src comp="164" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1130"><net_src comp="1123" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1136"><net_src comp="110" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1137"><net_src comp="338" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1138"><net_src comp="338" pin="1"/><net_sink comp="1131" pin=2"/></net>

<net id="1143"><net_src comp="1131" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1148"><net_src comp="112" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="1131" pin="3"/><net_sink comp="1144" pin=1"/></net>

<net id="1155"><net_src comp="1139" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1156"><net_src comp="1144" pin="2"/><net_sink comp="1150" pin=1"/></net>

<net id="1157"><net_src comp="1131" pin="3"/><net_sink comp="1150" pin=2"/></net>

<net id="1161"><net_src comp="1150" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1166"><net_src comp="1127" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="1158" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1182"><net_src comp="112" pin="0"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1168" pin="3"/><net_sink comp="1178" pin=1"/></net>

<net id="1187"><net_src comp="1173" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1191"><net_src comp="1178" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1198"><net_src comp="118" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1199"><net_src comp="120" pin="0"/><net_sink comp="1192" pin=2"/></net>

<net id="1200"><net_src comp="40" pin="0"/><net_sink comp="1192" pin=3"/></net>

<net id="1206"><net_src comp="1192" pin="4"/><net_sink comp="1201" pin=1"/></net>

<net id="1211"><net_src comp="122" pin="0"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="1184" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1217"><net_src comp="122" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="1188" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="1207" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="1213" pin="2"/><net_sink comp="1219" pin=1"/></net>

<net id="1229"><net_src comp="1219" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="122" pin="0"/><net_sink comp="1225" pin=1"/></net>

<net id="1235"><net_src comp="350" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1225" pin="2"/><net_sink comp="1231" pin=1"/></net>

<net id="1241"><net_src comp="1201" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="1219" pin="2"/><net_sink comp="1237" pin=1"/></net>

<net id="1247"><net_src comp="1231" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="1237" pin="2"/><net_sink comp="1243" pin=1"/></net>

<net id="1252"><net_src comp="350" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1256"><net_src comp="371" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="1262"><net_src comp="138" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="1267"><net_src comp="387" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="1275"><net_src comp="399" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1280"><net_src comp="437" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="1283"><net_src comp="1277" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1287"><net_src comp="508" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1292"><net_src comp="518" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1297"><net_src comp="538" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1302"><net_src comp="151" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="1310"><net_src comp="562" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1315"><net_src comp="608" pin="4"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1317"><net_src comp="1312" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="1321"><net_src comp="618" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1327"><net_src comp="644" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1332"><net_src comp="693" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1337"><net_src comp="697" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="1342"><net_src comp="706" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1346"><net_src comp="170" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1351"><net_src comp="176" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="1356"><net_src comp="182" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1361"><net_src comp="189" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1366"><net_src comp="744" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1370"><net_src comp="750" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1374"><net_src comp="756" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1380"><net_src comp="760" pin="4"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1385"><net_src comp="201" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="1390"><net_src comp="814" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1394"><net_src comp="208" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1399"><net_src comp="849" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1403"><net_src comp="855" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1408"><net_src comp="862" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1413"><net_src comp="146" pin="7"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1418"><net_src comp="215" pin="3"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="1423"><net_src comp="915" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1427"><net_src comp="222" pin="3"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1432"><net_src comp="953" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1436"><net_src comp="959" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1441"><net_src comp="967" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1446"><net_src comp="146" pin="7"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1451"><net_src comp="229" pin="3"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1456"><net_src comp="1011" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1460"><net_src comp="1021" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1465"><net_src comp="1032" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1470"><net_src comp="1039" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1475"><net_src comp="1050" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1480"><net_src comp="1060" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1485"><net_src comp="1078" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1490"><net_src comp="1084" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1494"><net_src comp="1090" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1499"><net_src comp="1115" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="1168" pin=2"/></net>

<net id="1502"><net_src comp="1496" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1506"><net_src comp="236" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1511"><net_src comp="1131" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1513"><net_src comp="1508" pin="1"/><net_sink comp="1173" pin=2"/></net>

<net id="1517"><net_src comp="1139" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1519"><net_src comp="1514" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1520"><net_src comp="1514" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1524"><net_src comp="1162" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1526"><net_src comp="1521" pin="1"/><net_sink comp="1201" pin=2"/></net>

<net id="1530"><net_src comp="1243" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="354" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: big_mult_v3<111, 17> : a | {1 }
  - Chain level:
	State 1
		pp_V_addr : 1
	State 2
		zext_ln227 : 1
		tmp : 1
		sub_ln227 : 2
		icmp_ln223 : 1
		indvars_iv_next81 : 1
		br_ln223 : 2
		cmp8 : 1
		tmp_s : 1
		tmp19 : 1
		tmp_cast : 2
		empty_63 : 3
		Ui : 4
	State 3
		icmp_ln311 : 1
		sub_ln311 : 1
		sub_ln311_1 : 1
		sub_ln311_2 : 1
		select_ln311 : 2
		select_ln311_1 : 2
		select_ln311_2 : 2
		sub_ln311_3 : 3
		zext_ln311 : 3
		lshr_ln311 : 4
	State 4
		lshr_ln311_1 : 1
		p_Result_s : 2
		trunc_ln165 : 2
	State 5
		zext_ln227_1 : 1
		add_ln227 : 2
		zext_ln227_2 : 3
		pp_V_addr_1 : 4
		icmp_ln224 : 1
		add_ln224 : 1
		br_ln224 : 2
		icmp_ln226 : 1
		shl_ln : 1
		or_ln : 1
		zext_ln226 : 2
		add_ln226 : 3
		Uj : 4
		add_ln311_1 : 1
		icmp_ln311_1 : 5
		sub_ln311_4 : 5
		sub_ln311_6 : 5
		select_ln311_3 : 6
		sub_ln311_7 : 7
	State 6
		select_ln311_5 : 1
		zext_ln311_2 : 2
		lshr_ln311_2 : 3
		lshr_ln311_3 : 1
		p_Result_61 : 4
		trunc_ln165_1 : 4
	State 7
	State 8
	State 9
	State 10
		zext_ln278 : 1
		store_ln278 : 2
	State 11
		icmp_ln234 : 1
		br_ln234 : 2
		i_1_cast6 : 1
		pp_V_addr_2 : 2
		add_ln235 : 1
		zext_ln1455 : 2
		zext_ln238 : 2
		add_ln238 : 3
		zext_ln238_1 : 4
		pp_V_addr_3 : 5
		pps_V_addr_1 : 3
		pps_V_load : 4
		pps_V_addr_2 : 2
		icmp_ln237 : 1
		pp_V_load_1 : 3
		icmp_ln237_1 : 2
		pp_V_load_2 : 6
	State 12
		r_V : 1
		zext_ln1455_2 : 2
		store_ln278 : 3
		icmp_ln237_2 : 1
		add_ln237 : 1
		add_ln238_1 : 1
		zext_ln238_2 : 2
		pp_V_addr_4 : 3
		icmp_ln237_4 : 2
		and_ln237 : 3
		pp_V_load_3 : 4
		add_ln237_1 : 1
		add_ln238_2 : 1
		zext_ln238_3 : 2
		pp_V_addr_5 : 3
		icmp_ln237_7 : 2
		and_ln237_1 : 3
		pp_V_load_4 : 4
	State 13
		add_ln649 : 1
		zext_ln649_1 : 2
		store_ln649 : 3
		icmp_ln237_8 : 1
		sext_ln238 : 1
		add_ln238_3 : 2
		zext_ln238_4 : 3
		pp_V_addr_6 : 4
		icmp_ln237_9 : 1
		and_ln237_2 : 2
		pp_V_load_5 : 5
		sext_ln238_1 : 1
		add_ln238_4 : 2
		zext_ln238_5 : 3
		pp_V_addr_7 : 4
		icmp_ln237_10 : 1
		and_ln237_3 : 2
		pp_V_load_6 : 5
	State 14
		zext_ln237 : 1
		add_ln649_1 : 2
		zext_ln649_3 : 3
		store_ln649 : 4
		sext_ln238_2 : 1
		add_ln238_5 : 2
		zext_ln238_6 : 3
		pp_V_addr_8 : 4
		icmp_ln237_11 : 1
		and_ln237_4 : 2
		pp_V_load_7 : 5
	State 15
		add_ln649_2 : 1
		zext_ln649_5 : 2
		store_ln649 : 3
	State 16
		zext_ln237_1 : 1
		add_ln649_3 : 2
		store_ln649 : 3
	State 17
		add_ln649_4 : 1
		store_ln649 : 2
	State 18
		add_ln649_5 : 1
		store_ln649 : 2
	State 19
		add_ln649_6 : 1
		store_ln649 : 2
	State 20
	State 21
		icmp_ln243 : 1
		add_ln243 : 1
		br_ln243 : 2
		trunc_ln244_cast8 : 1
		add_ln1 : 2
		icmp_ln247 : 3
		Ui_1 : 4
		pps_V_addr_3 : 2
		p_Val2_s : 3
	State 22
		p_Repl2_s : 1
		zext_ln169 : 2
		icmp_ln368 : 1
		sub_ln368 : 1
		select_ln368_2 : 2
		zext_ln368 : 3
		shl_ln368 : 4
	State 23
		sub_ln368_1 : 1
		zext_ln368_1 : 1
		zext_ln368_2 : 2
		select_ln368_3 : 1
		shl_ln368_1 : 2
		lshr_ln368 : 3
		and_ln368 : 4
		xor_ln368 : 4
		and_ln368_1 : 4
		and_ln368_2 : 4
		p_Result_62 : 4
	State 24
		ret_ln251 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |     p_Result_s_fu_533     |    0    |    0    |   111   |
|          |     p_Result_61_fu_687    |    0    |    0    |   111   |
|          |      and_ln237_fu_814     |    0    |    0    |    2    |
|          |     and_ln237_1_fu_849    |    0    |    0    |    2    |
|    and   |     and_ln237_2_fu_915    |    0    |    0    |    2    |
|          |     and_ln237_3_fu_953    |    0    |    0    |    2    |
|          |    and_ln237_4_fu_1011    |    0    |    0    |    2    |
|          |     and_ln368_fu_1219     |    0    |    0    |   222   |
|          |    and_ln368_1_fu_1231    |    0    |    0    |   222   |
|          |    and_ln368_2_fu_1237    |    0    |    0    |   222   |
|----------|---------------------------|---------|---------|---------|
|          |     lshr_ln311_fu_518     |    0    |    0    |   372   |
|          |    lshr_ln311_1_fu_527    |    0    |    0    |    17   |
|   lshr   |    lshr_ln311_2_fu_675    |    0    |    0    |   342   |
|          |    lshr_ln311_3_fu_681    |    0    |    0    |    17   |
|          |     lshr_ln368_fu_1213    |    0    |    0    |    19   |
|----------|---------------------------|---------|---------|---------|
|          |  indvars_iv_next81_fu_399 |    0    |    0    |    12   |
|          |      empty_63_fu_431      |    0    |    0    |    15   |
|          |      add_ln227_fu_546     |    0    |    0    |    15   |
|          |      add_ln224_fu_562     |    0    |    0    |    12   |
|          |      add_ln226_fu_594     |    0    |    0    |    15   |
|          |      add_ln235_fu_718     |    0    |    0    |    13   |
|          |      add_ln238_fu_733     |    0    |    0    |    13   |
|          |      add_ln237_fu_791     |    0    |    0    |    13   |
|          |     add_ln238_1_fu_797    |    0    |    0    |    15   |
|          |     add_ln237_1_fu_826    |    0    |    0    |    13   |
|          |     add_ln238_2_fu_832    |    0    |    0    |    15   |
|          |      add_ln649_fu_862     |    0    |    0    |    41   |
|    add   |     add_ln237_2_fu_889    |    0    |    0    |    13   |
|          |     add_ln238_3_fu_898    |    0    |    0    |    15   |
|          |     add_ln237_3_fu_927    |    0    |    0    |    13   |
|          |     add_ln238_4_fu_936    |    0    |    0    |    15   |
|          |     add_ln649_1_fu_967    |    0    |    0    |    42   |
|          |     add_ln237_4_fu_984    |    0    |    0    |    13   |
|          |     add_ln238_5_fu_994    |    0    |    0    |    15   |
|          |    add_ln649_2_fu_1021    |    0    |    0    |    43   |
|          |    add_ln649_3_fu_1039    |    0    |    0    |    43   |
|          |    add_ln649_4_fu_1050    |    0    |    0    |    44   |
|          |    add_ln649_5_fu_1060    |    0    |    0    |    44   |
|          |    add_ln649_6_fu_1071    |    0    |    0    |    44   |
|          |     add_ln234_fu_1078     |    0    |    0    |    13   |
|          |     add_ln243_fu_1090     |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |         Ui_fu_437         |    0    |    0    |    7    |
|          |    select_ln311_fu_485    |    0    |    0    |    7    |
|          |   select_ln311_1_fu_493   |    0    |    0    |   111   |
|          |   select_ln311_2_fu_500   |    0    |    0    |    7    |
|          |         Uj_fu_600         |    0    |    0    |    7    |
|          |   select_ln311_3_fu_636   |    0    |    0    |    7    |
|  select  |   select_ln311_4_fu_655   |    0    |    0    |   111   |
|          |   select_ln311_5_fu_662   |    0    |    0    |    7    |
|          |        Ui_1_fu_1115       |    0    |    0    |    8    |
|          |   select_ln368_2_fu_1150  |    0    |    0    |    8    |
|          |    select_ln368_fu_1168   |    0    |    0    |    8    |
|          |   select_ln368_1_fu_1173  |    0    |    0    |    8    |
|          |   select_ln368_3_fu_1201  |    0    |    0    |   222   |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_697        |    3    |   173   |    54   |
|----------|---------------------------|---------|---------|---------|
|    xor   |     xor_ln368_fu_1225     |    0    |    0    |   222   |
|----------|---------------------------|---------|---------|---------|
|    or    |    p_Result_62_fu_1243    |    0    |    0    |   222   |
|----------|---------------------------|---------|---------|---------|
|          |     icmp_ln223_fu_393     |    0    |    0    |    9    |
|          |        cmp8_fu_405        |    0    |    0    |    9    |
|          |     icmp_ln311_fu_455     |    0    |    0    |    11   |
|          |     icmp_ln224_fu_556     |    0    |    0    |    9    |
|          |     icmp_ln226_fu_568     |    0    |    0    |    9    |
|          |    icmp_ln311_1_fu_618    |    0    |    0    |    11   |
|          |     icmp_ln234_fu_706     |    0    |    0    |    9    |
|          |     icmp_ln237_fu_744     |    0    |    0    |    9    |
|          |    icmp_ln237_1_fu_750    |    0    |    0    |    9    |
|          |    icmp_ln237_2_fu_785    |    0    |    0    |    9    |
|   icmp   |    icmp_ln237_4_fu_808    |    0    |    0    |    11   |
|          |    icmp_ln237_3_fu_820    |    0    |    0    |    9    |
|          |    icmp_ln237_7_fu_843    |    0    |    0    |    11   |
|          |    icmp_ln237_8_fu_883    |    0    |    0    |    8    |
|          |    icmp_ln237_9_fu_909    |    0    |    0    |    11   |
|          |    icmp_ln237_5_fu_921    |    0    |    0    |    9    |
|          |    icmp_ln237_10_fu_947   |    0    |    0    |    11   |
|          |    icmp_ln237_6_fu_978    |    0    |    0    |    9    |
|          |   icmp_ln237_11_fu_1005   |    0    |    0    |    9    |
|          |     icmp_ln243_fu_1084    |    0    |    0    |    9    |
|          |     icmp_ln247_fu_1109    |    0    |    0    |    11   |
|          |     icmp_ln368_fu_1139    |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|          |      sub_ln227_fu_387     |    0    |    0    |    15   |
|          |      sub_ln311_fu_469     |    0    |    0    |    15   |
|          |     sub_ln311_1_fu_474    |    0    |    0    |    15   |
|          |     sub_ln311_2_fu_480    |    0    |    0    |    15   |
|          |     sub_ln311_3_fu_508    |    0    |    0    |    15   |
|    sub   |     sub_ln311_4_fu_624    |    0    |    0    |    15   |
|          |     sub_ln311_6_fu_630    |    0    |    0    |    15   |
|          |     sub_ln311_7_fu_644    |    0    |    0    |    15   |
|          |     sub_ln311_5_fu_650    |    0    |    0    |    15   |
|          |     sub_ln368_fu_1144     |    0    |    0    |    15   |
|          |    sub_ln368_1_fu_1178    |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|    shl   |     shl_ln368_fu_1162     |    0    |    0    |    41   |
|          |    shl_ln368_1_fu_1207    |    0    |    0    |    19   |
|----------|---------------------------|---------|---------|---------|
|   read   |     a_read_read_fu_132    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       a_cast_fu_371       |    0    |    0    |    0    |
|          |     zext_ln227_fu_375     |    0    |    0    |    0    |
|          |      tmp_cast_fu_427      |    0    |    0    |    0    |
|          |     zext_ln311_fu_514     |    0    |    0    |    0    |
|          |    zext_ln311_1_fu_524    |    0    |    0    |    0    |
|          |    zext_ln227_1_fu_542    |    0    |    0    |    0    |
|          |    zext_ln227_2_fu_551    |    0    |    0    |    0    |
|          |     zext_ln226_fu_590     |    0    |    0    |    0    |
|          |    zext_ln311_2_fu_668    |    0    |    0    |    0    |
|          |    zext_ln311_3_fu_672    |    0    |    0    |    0    |
|          |     zext_ln278_fu_701     |    0    |    0    |    0    |
|          |      i_1_cast6_fu_712     |    0    |    0    |    0    |
|          |     zext_ln1455_fu_724    |    0    |    0    |    0    |
|          |     zext_ln238_fu_729     |    0    |    0    |    0    |
|          |    zext_ln238_1_fu_739    |    0    |    0    |    0    |
|          |      i_1_cast_fu_756      |    0    |    0    |    0    |
|          |    zext_ln1455_2_fu_770   |    0    |    0    |    0    |
|          |    zext_ln238_2_fu_803    |    0    |    0    |    0    |
|          |    zext_ln238_3_fu_838    |    0    |    0    |    0    |
|   zext   |    zext_ln1455_1_fu_855   |    0    |    0    |    0    |
|          |     zext_ln649_fu_858     |    0    |    0    |    0    |
|          |    zext_ln649_1_fu_868    |    0    |    0    |    0    |
|          |    zext_ln238_4_fu_904    |    0    |    0    |    0    |
|          |    zext_ln238_5_fu_942    |    0    |    0    |    0    |
|          |     zext_ln237_fu_959     |    0    |    0    |    0    |
|          |    zext_ln649_2_fu_963    |    0    |    0    |    0    |
|          |    zext_ln649_3_fu_973    |    0    |    0    |    0    |
|          |    zext_ln238_6_fu_1000   |    0    |    0    |    0    |
|          |    zext_ln649_4_fu_1017   |    0    |    0    |    0    |
|          |    zext_ln649_5_fu_1027   |    0    |    0    |    0    |
|          |    zext_ln237_1_fu_1032   |    0    |    0    |    0    |
|          |    zext_ln649_6_fu_1036   |    0    |    0    |    0    |
|          |    zext_ln649_7_fu_1046   |    0    |    0    |    0    |
|          |    zext_ln649_8_fu_1057   |    0    |    0    |    0    |
|          |    zext_ln649_9_fu_1067   |    0    |    0    |    0    |
|          | trunc_ln244_cast8_fu_1096 |    0    |    0    |    0    |
|          |     zext_ln169_fu_1127    |    0    |    0    |    0    |
|          |     zext_ln368_fu_1158    |    0    |    0    |    0    |
|          |    zext_ln368_1_fu_1184   |    0    |    0    |    0    |
|          |    zext_ln368_2_fu_1188   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_379        |    0    |    0    |    0    |
|          |        tmp_s_fu_411       |    0    |    0    |    0    |
|          |        tmp19_fu_419       |    0    |    0    |    0    |
|          |       add_ln_fu_445       |    0    |    0    |    0    |
|bitconcatenate|       shl_ln_fu_574       |    0    |    0    |    0    |
|          |        or_ln_fu_582       |    0    |    0    |    0    |
|          |     add_ln311_1_fu_608    |    0    |    0    |    0    |
|          |      add_ln1_fu_1101      |    0    |    0    |    0    |
|          |      add_ln3_fu_1131      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_26_fu_460       |    0    |    0    |    0    |
|          |         r_V_fu_760        |    0    |    0    |    0    |
|partselect|       tmp_28_fu_775       |    0    |    0    |    0    |
|          |       tmp_29_fu_873       |    0    |    0    |    0    |
|          |       tmp_27_fu_1192      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     trunc_ln165_fu_538    |    0    |    0    |    0    |
|   trunc  |    trunc_ln165_1_fu_693   |    0    |    0    |    0    |
|          |     p_Repl2_s_fu_1123     |    0    |    0    |    0    |
|          |      empty_73_fu_1249     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln238_fu_894     |    0    |    0    |    0    |
|   sext   |    sext_ln238_1_fu_932    |    0    |    0    |    0    |
|          |    sext_ln238_2_fu_990    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    3    |   173   |   3681  |
|----------|---------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
| pp_V|    2   |    0   |    0   |
|pps_V|    0   |   74   |    9   |
+-----+--------+--------+--------+
|Total|    2   |   74   |    9   |
+-----+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       Ui_1_reg_1496      |    8   |
|        Ui_reg_1277       |    7   |
|      a_cast_reg_1253     |   111  |
|    add_ln224_reg_1307    |    3   |
|    add_ln234_reg_1482    |    4   |
|    add_ln243_reg_1491    |    4   |
|   add_ln311_1_reg_1312   |    7   |
|     add_ln3_reg_1508     |    8   |
|   add_ln649_1_reg_1438   |   36   |
|   add_ln649_2_reg_1457   |   36   |
|   add_ln649_3_reg_1467   |   37   |
|   add_ln649_4_reg_1472   |   37   |
|   add_ln649_5_reg_1477   |   37   |
|    add_ln649_reg_1405    |   35   |
|   and_ln237_1_reg_1396   |    1   |
|   and_ln237_2_reg_1420   |    1   |
|   and_ln237_3_reg_1429   |    1   |
|   and_ln237_4_reg_1453   |    1   |
|    and_ln237_reg_1387    |    1   |
|     empty_66_reg_278     |   35   |
|     empty_67_reg_287     |   36   |
|     empty_68_reg_297     |   36   |
|     empty_69_reg_307     |   37   |
|     empty_70_reg_317     |   37   |
|     empty_71_reg_328     |   37   |
|     i_1_cast_reg_1371    |    5   |
|        i_1_reg_266       |    4   |
|        i_2_reg_338       |    4   |
|         i_reg_243        |    3   |
|    icmp_ln234_reg_1339   |    1   |
|   icmp_ln237_1_reg_1367  |    1   |
|    icmp_ln237_reg_1363   |    1   |
|    icmp_ln243_reg_1487   |    1   |
|   icmp_ln311_1_reg_1318  |    1   |
|    icmp_ln368_reg_1514   |    1   |
|indvars_iv_next81_reg_1272|    3   |
|         j_reg_255        |    3   |
|    lshr_ln311_reg_1289   |   111  |
|    mul_ln165_reg_1334    |   34   |
|   p_Result_62_reg_1527   |   222  |
|     p_Val2_35_reg_350    |   222  |
|   pp_V_addr_1_reg_1299   |    6   |
|   pp_V_addr_2_reg_1343   |    6   |
|   pp_V_addr_3_reg_1348   |    6   |
|   pp_V_addr_4_reg_1382   |    6   |
|   pp_V_addr_5_reg_1391   |    6   |
|   pp_V_addr_6_reg_1415   |    6   |
|   pp_V_addr_7_reg_1424   |    6   |
|   pp_V_addr_8_reg_1448   |    6   |
|    pp_V_addr_reg_1259    |    6   |
|   pp_V_load_4_reg_1410   |   34   |
|   pp_V_load_6_reg_1443   |   34   |
|   pps_V_addr_1_reg_1353  |    4   |
|   pps_V_addr_2_reg_1358  |    4   |
|   pps_V_addr_3_reg_1503  |    4   |
|       r_V_reg_1377       |   20   |
|          reg_362         |   34   |
|          reg_367         |   34   |
|    shl_ln368_reg_1521    |   222  |
|    sub_ln227_reg_1264    |    6   |
|   sub_ln311_3_reg_1284   |    7   |
|   sub_ln311_7_reg_1324   |    7   |
|  trunc_ln165_1_reg_1329  |   34   |
|   trunc_ln165_reg_1294   |   34   |
|  zext_ln1455_1_reg_1400  |   35   |
|   zext_ln237_1_reg_1462  |   37   |
|    zext_ln237_reg_1433   |   36   |
+--------------------------+--------+
|           Total          |  1850  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_146 |  p0  |   8  |   6  |   48   ||    41   |
| grp_access_fu_146 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_164 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_164 |  p1  |   9  |  37  |   333  ||    44   |
|     i_reg_243     |  p0  |   2  |   3  |    6   ||    9    |
|    i_1_reg_266    |  p0  |   2  |   4  |    8   ||    9    |
|    i_2_reg_338    |  p0  |   2  |   4  |    8   ||    9    |
| p_Val2_35_reg_350 |  p0  |   2  |  222 |   444  ||    9    |
|      reg_362      |  p0  |   2  |  34  |   68   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   939  || 16.8259 ||   204   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |   173  |  3681  |
|   Memory  |    2   |    -   |    -   |   74   |    9   |
|Multiplexer|    -   |    -   |   16   |    -   |   204  |
|  Register |    -   |    -   |    -   |  1850  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   16   |  2097  |  3894  |
+-----------+--------+--------+--------+--------+--------+
