
---------- Begin Simulation Statistics ----------
final_tick                                61080590500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 237445                       # Simulator instruction rate (inst/s)
host_mem_usage                                4444612                       # Number of bytes of host memory used
host_op_rate                                   344519                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    84.16                       # Real time elapsed on the host
host_tick_rate                              725739859                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19984139                       # Number of instructions simulated
sim_ops                                      28995829                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061081                       # Number of seconds simulated
sim_ticks                                 61080590500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000001                       # Number of instructions committed
system.cpu0.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             12.216117                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1920447                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1871004                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365553                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28455                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      102190417                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.081859                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2313336                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          269                       # TLB misses on write requests
system.cpu0.numCycles                       122161181                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14509368                       # Class of committed instruction
system.cpu0.tickCycles                       19970764                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     84                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    9984138                       # Number of instructions committed
system.cpu1.committedOps                     14486461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             12.235518                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1917439                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1868063                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       364975                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7284058                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28402                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      102220865                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.081729                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2309656                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          257                       # TLB misses on write requests
system.cpu1.numCycles                       122161105                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4971732     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1088631      7.51%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               388679      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1090713      7.53%     52.41% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6894605     47.59%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14486461                       # Class of committed instruction
system.cpu1.tickCycles                       19940240                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1826399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3653860                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1859832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          331                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3719731                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            331                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              10591                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1816122                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10277                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1816870                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1816868                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10591                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5481319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5481319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5481319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    233189184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    233189184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               233189184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1827461                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1827461    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1827461                       # Request fanout histogram
system.membus.reqLayer4.occupancy         11549895000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              18.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9463388000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2302146                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2302146                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2302146                       # number of overall hits
system.cpu0.icache.overall_hits::total        2302146                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11123                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11123                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11123                       # number of overall misses
system.cpu0.icache.overall_misses::total        11123                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    274598000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    274598000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    274598000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    274598000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2313269                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2313269                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2313269                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2313269                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004808                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004808                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004808                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004808                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24687.404477                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24687.404477                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24687.404477                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24687.404477                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11107                       # number of writebacks
system.cpu0.icache.writebacks::total            11107                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11123                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11123                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11123                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11123                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    263475000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    263475000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    263475000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    263475000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004808                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004808                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004808                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004808                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23687.404477                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23687.404477                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23687.404477                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23687.404477                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11107                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2302146                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2302146                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11123                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11123                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    274598000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    274598000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2313269                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2313269                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004808                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004808                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24687.404477                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24687.404477                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11123                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11123                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    263475000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    263475000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004808                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004808                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23687.404477                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23687.404477                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999776                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2313269                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11123                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           207.971680                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999776                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18517275                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18517275                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7320189                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7320189                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7320189                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7320189                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1465655                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1465655                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1465655                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1465655                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 105853495000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 105853495000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 105853495000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 105853495000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8785844                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8785844                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8785844                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8785844                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166820                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166820                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166820                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166820                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72222.654718                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72222.654718                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72222.654718                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72222.654718                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       912888                       # number of writebacks
system.cpu0.dcache.writebacks::total           912888                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       546074                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       546074                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       546074                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       546074                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       919581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       919581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       919581                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       919581                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  83666388500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  83666388500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  83666388500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  83666388500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90983.163528                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90983.163528                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90983.163528                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90983.163528                       # average overall mshr miss latency
system.cpu0.dcache.replacements                919564                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1495638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1495638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    332593500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    332593500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1505012                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1505012                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 35480.424579                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35480.424579                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    310082000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    310082000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34297.312244                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34297.312244                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5824551                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5824551                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1456281                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1456281                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 105520901500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 105520901500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72459.162414                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72459.162414                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545741                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545741                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  83356306500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  83356306500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91546.012806                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91546.012806                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999791                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8239769                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           919580                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960361                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999791                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71206332                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71206332                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2298508                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2298508                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2298508                       # number of overall hits
system.cpu1.icache.overall_hits::total        2298508                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11081                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11081                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11081                       # number of overall misses
system.cpu1.icache.overall_misses::total        11081                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    331326500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    331326500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    331326500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    331326500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2309589                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2309589                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2309589                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2309589                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004798                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004798                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004798                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004798                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29900.415125                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29900.415125                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29900.415125                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29900.415125                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11065                       # number of writebacks
system.cpu1.icache.writebacks::total            11065                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11081                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11081                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11081                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11081                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    320245500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    320245500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    320245500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    320245500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004798                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004798                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004798                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004798                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28900.415125                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28900.415125                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28900.415125                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28900.415125                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11065                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2298508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2298508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11081                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11081                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    331326500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    331326500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2309589                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2309589                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004798                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004798                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29900.415125                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29900.415125                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11081                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11081                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    320245500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    320245500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004798                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004798                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28900.415125                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28900.415125                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999766                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2309589                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11081                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.427849                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999766                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18487793                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18487793                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7308542                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7308542                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7308542                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7308542                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1463220                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1463220                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1463220                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1463220                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 105755723000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 105755723000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 105755723000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 105755723000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8771762                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8771762                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8771762                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8771762                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166810                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166810                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166810                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166810                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72276.023428                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72276.023428                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72276.023428                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72276.023428                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       910607                       # number of writebacks
system.cpu1.dcache.writebacks::total           910607                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       545106                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       545106                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       545106                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       545106                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       918114                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       918114                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       918114                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       918114                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  83631420000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  83631420000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  83631420000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  83631420000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104667                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104667                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104667                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104667                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91090.452820                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91090.452820                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91090.452820                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91090.452820                       # average overall mshr miss latency
system.cpu1.dcache.replacements                918096                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1493287                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1493287                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9376                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9376                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    388641000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    388641000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1502663                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1502663                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006240                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006240                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 41450.618601                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41450.618601                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          336                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          336                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    364342500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    364342500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006016                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006016                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 40303.373894                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40303.373894                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5815255                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5815255                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1453844                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1453844                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105367082000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105367082000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7269099                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7269099                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72474.819857                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72474.819857                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       544770                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       544770                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       909074                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       909074                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  83267077500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  83267077500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91595.488926                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91595.488926                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999781                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8226654                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           918112                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960404                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999781                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71092208                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71092208                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9351                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7694                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8507                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                6885                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32437                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9351                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7694                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8507                       # number of overall hits
system.l2.overall_hits::.cpu1.data               6885                       # number of overall hits
system.l2.overall_hits::total                   32437                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1772                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            911887                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2574                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            911229                       # number of demand (read+write) misses
system.l2.demand_misses::total                1827462                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1772                       # number of overall misses
system.l2.overall_misses::.cpu0.data           911887                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2574                       # number of overall misses
system.l2.overall_misses::.cpu1.data           911229                       # number of overall misses
system.l2.overall_misses::total               1827462                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    143221000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  82181716000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    208620500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  82160873000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164694430500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    143221000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  82181716000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    208620500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  82160873000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164694430500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          919581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11081                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          918114                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1859899                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         919581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11081                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         918114                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1859899                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.159310                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.991633                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.232290                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.992501                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.982560                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.159310                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.991633                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.232290                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.992501                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.982560                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80824.492099                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90122.697220                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81049.145299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90164.901468                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90121.945354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80824.492099                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90122.697220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81049.145299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90164.901468                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90121.945354                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1816122                       # number of writebacks
system.l2.writebacks::total                   1816122                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       911887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1827462                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       911887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1827462                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    125501000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  73062856000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    182880500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  73048603000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 146419840500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    125501000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  73062856000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    182880500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  73048603000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 146419840500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.159310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.991633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.232290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.992501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.982560                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.159310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.991633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.232290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.992501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.982560                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70824.492099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80122.708186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71049.145299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80164.923417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80121.961770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70824.492099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80122.708186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71049.145299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80164.923417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80121.961770                       # average overall mshr miss latency
system.l2.replacements                        1826641                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1823495                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1823495                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1823495                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1823495                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22172                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22172                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22172                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22172                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           89                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            89                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1409                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1334                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2743                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909131                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         907740                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1816871                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81952848000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81869960000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  163822808000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       909074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1819614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90144.157443                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90190.979796                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90167.550696                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       907740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1816871                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  72861548000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  72792580000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 145654128000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998493                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80144.168442                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 80191.001829                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80167.567208                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9351                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17858                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1772                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    143221000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    208620500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    351841500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11081                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22204                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.159310                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.232290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.195730                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80824.492099                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81049.145299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80957.547170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1772                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2574                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4346                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    125501000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    182880500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    308381500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.159310                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.232290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.195730                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70824.492099                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71049.145299                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70957.547170                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5551                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11836                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2756                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6245                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    228868000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    290913000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    519781000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18081                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.304834                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.385951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.345390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83043.541364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83380.051591                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83231.545236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2756                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3489                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    201308000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    256023000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    457331000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.304834                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.385951                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.345390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73043.541364                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73380.051591                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73231.545236                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.529328                       # Cycle average of tags in use
system.l2.tags.total_refs                     3719639                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1827665                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.035186                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.572628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.503921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      764.504591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.267793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      253.680396                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.746587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.247735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999540                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31585513                       # Number of tag accesses
system.l2.tags.data_accesses                 31585513                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        113408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58360704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        164736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58318656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          116957504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       113408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       164736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        278144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    116231808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116231808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         911886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1827461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1816122                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1816122                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1856695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        955470527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2697027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        954782125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1914806374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1856695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2697027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4553722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1902925415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1902925415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1902925415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1856695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       955470527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2697027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       954782125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3817731788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1816098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    911872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    911114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000258408500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       113105                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       113105                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4966893                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1705860                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1827461                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1816122                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1827461                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1816122                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    129                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            114305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            114401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            114308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            114118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            114191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            114106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            114282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            114486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            114426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           114242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           114444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           114133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           114001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           114126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            113492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            113589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            113709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            113455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            113471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            113558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            113743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            113542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           113515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           113510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           113375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           113463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           113417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           113387                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  36569766000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9136660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             70832241000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20012.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38762.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1693497                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1692563                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1827461                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1816122                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  603724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  615620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  403402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  204579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 102000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 118431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 118421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 117789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 120443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 119454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 128006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 169116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 120496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 122347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 134222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 113320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 113192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 113129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       257340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    906.099883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   823.234018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.763556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5417      2.10%      2.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7684      2.99%      5.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7253      2.82%      7.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7753      3.01%     10.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9060      3.52%     14.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6191      2.41%     16.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5932      2.31%     19.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5929      2.30%     21.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       202121     78.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       257340                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       113105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.155997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.027875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.981875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         113007     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            34      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            22      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        113105                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       113105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.056514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.050697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.467984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           111094     98.22%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              422      0.37%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              297      0.26%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              392      0.35%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              395      0.35%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              412      0.36%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               91      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        113105                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              116949248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               116228608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               116957504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            116231808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1914.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1902.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1914.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1902.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61080553000                       # Total gap between requests
system.mem_ctrls.avgGap                      16763.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       113408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58359808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       164736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58311296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    116228608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1856694.558314723661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 955455857.945577740669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2697026.971276579425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 954661628.557765841484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1902873024.778632402420                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       911886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1816122                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     52854000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35340336000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     77207500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35361843500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1558290334500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29827.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38755.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29995.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38806.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    858031.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            919346400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            488640405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6524239260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4739509440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4821236160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23406325530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3744357120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44643654315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        730.897556                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9354286250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2039440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49686864250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            918089760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            487964895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6522911220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4740386400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4821236160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23494775280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3669873120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44655236835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        731.087183                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9162959500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2039440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49878191000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             40285                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3639617                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22172                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24684                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1819614                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1819611                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22204                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18081                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2758725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2754322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5579627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1422720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117277952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1417344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117038016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              237156032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1826641                       # Total snoops (count)
system.tol2bus.snoopTraffic                 116231808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3686540                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000090                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009475                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3686209     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    331      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3686540                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3705532500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1377188459                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16636969                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1379387964                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16693981                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  61080590500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
