/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [12:0] _01_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~in_data[165];
  assign celloutsig_0_17z = ~((celloutsig_0_3z[0] | celloutsig_0_13z[3]) & (celloutsig_0_10z | _00_));
  assign celloutsig_1_6z = ~((in_data[138] | celloutsig_1_4z[1]) & (celloutsig_1_0z | celloutsig_1_2z[4]));
  assign celloutsig_1_7z = ~((celloutsig_1_2z[11] | in_data[165]) & (celloutsig_1_4z[1] | celloutsig_1_2z[5]));
  assign celloutsig_0_6z = celloutsig_0_4z ^ in_data[1];
  assign celloutsig_0_18z = celloutsig_0_15z[1] ^ celloutsig_0_14z;
  reg [12:0] _08_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _08_ <= 13'h0000;
    else _08_ <= in_data[71:59];
  assign { _01_[12:2], _00_, _01_[0] } = _08_;
  assign celloutsig_0_7z = celloutsig_0_3z & { _01_[10:9], celloutsig_0_6z };
  assign celloutsig_0_1z = _01_[12:4] / { 1'h1, in_data[57:50] };
  assign celloutsig_0_14z = in_data[95:81] >= { in_data[30:18], celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_1z[7:1], _01_[12:2], _00_, _01_[0] } && { in_data[26:22], celloutsig_0_2z, celloutsig_0_4z, _01_[12:2], _00_, _01_[0] };
  assign celloutsig_0_4z = in_data[41:38] !== { _01_[4:2], celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_3z[1], celloutsig_0_3z, celloutsig_0_11z } | { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_18z = & { celloutsig_1_12z, celloutsig_1_4z[1:0], celloutsig_1_1z };
  assign celloutsig_0_9z = & celloutsig_0_1z[8:1];
  assign celloutsig_0_8z = | in_data[78:65];
  assign celloutsig_0_2z = | in_data[81:76];
  assign celloutsig_0_3z = in_data[23:21] >> celloutsig_0_1z[4:2];
  assign celloutsig_1_5z = in_data[136:119] >> { celloutsig_1_2z[4:2], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_8z } - celloutsig_0_7z;
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } - in_data[147:145];
  assign celloutsig_1_12z = { celloutsig_1_2z[4], celloutsig_1_6z, celloutsig_1_0z } ~^ in_data[139:137];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } ~^ in_data[120:107];
  assign celloutsig_1_19z = ~((celloutsig_1_5z[6] & celloutsig_1_7z) | (in_data[165] & celloutsig_1_7z));
  assign celloutsig_0_10z = ~((celloutsig_0_6z & celloutsig_0_4z) | (celloutsig_0_7z[0] & celloutsig_0_9z));
  assign celloutsig_0_11z = ~((celloutsig_0_2z & celloutsig_0_8z) | (celloutsig_0_8z & celloutsig_0_7z[1]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[140]) | (celloutsig_1_0z & in_data[100]));
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
