{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665676647596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665676647597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 12:57:27 2022 " "Processing started: Thu Oct 13 12:57:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665676647597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665676647597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665676647597 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665676647853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665676647884 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_tb " "Found entity 2: vga_tb" {  } { { "vga.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665676647884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665676647884 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 controle_geral.sv(60) " "Verilog HDL Expression warning at controle_geral.sv(60): truncated literal to match 10 bits" {  } { { "controle_geral.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1665676647886 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 controle_geral.sv(61) " "Verilog HDL Expression warning at controle_geral.sv(61): truncated literal to match 10 bits" {  } { { "controle_geral.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1665676647886 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 controle_geral.sv(62) " "Verilog HDL Expression warning at controle_geral.sv(62): truncated literal to match 10 bits" {  } { { "controle_geral.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1665676647886 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controle_geral.sv(66) " "Verilog HDL information at controle_geral.sv(66): always construct contains both blocking and non-blocking assignments" {  } { { "controle_geral.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1665676647886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_geral.sv 2 2 " "Found 2 design units, including 2 entities, in source file controle_geral.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controle_geral " "Found entity 1: controle_geral" {  } { { "controle_geral.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665676647886 ""} { "Info" "ISGN_ENTITY_NAME" "2 controle_geral_tb " "Found entity 2: controle_geral_tb" {  } { { "controle_geral.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665676647886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665676647886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.sv 2 2 " "Found 2 design units, including 2 entities, in source file clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665676647888 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_tb " "Found entity 2: clock_tb" {  } { { "clock.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665676647888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665676647888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controle_geral " "Elaborating entity \"controle_geral\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665676647915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:instancia_clock " "Elaborating entity \"clock\" for hierarchy \"clock:instancia_clock\"" {  } { { "controle_geral.sv" "instancia_clock" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665676647925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:instancia_vga " "Elaborating entity \"vga\" for hierarchy \"vga:instancia_vga\"" {  } { { "controle_geral.sv" "instancia_vga" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665676647927 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(36) " "Verilog HDL assignment warning at vga.sv(36): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665676647927 "|controle_geral|vga:instancia_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(38) " "Verilog HDL assignment warning at vga.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665676647927 "|controle_geral|vga:instancia_vga"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank VCC " "Pin \"vga_blank\" is stuck at VCC" {  } { { "controle_geral.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665676648193 "|controle_geral|vga_blank"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665676648193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anton/Documents/Projetos/pong-fpga/output_files/teste.map.smsg " "Generated suppressed messages file C:/Users/anton/Documents/Projetos/pong-fpga/output_files/teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665676648265 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665676648327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665676648327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665676648349 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665676648349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665676648349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665676648349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665676648361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 12:57:28 2022 " "Processing ended: Thu Oct 13 12:57:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665676648361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665676648361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665676648361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665676648361 ""}
