`timescale 1ns/1ns
`define CYCLE 10

module testbench();
reg CLK, X, Y;
wire A;

stateMachine FSM(.A(A), .CLK(CLK), .X(X), .Y(Y));

always begin #`CYCLE CLK = ~CLK; end
initial begin
	$dumpfile("result.vcd");
	$dumpvars;
end
initial begin
#0
	CLK = 0;
	X = 0;
	Y = 0;
#1000
	X = 1;
	Y = 0;
#2000
	X = 1;
	Y = 1;
#3000
	X = 1;
	Y = 1;
#4000
	$finish
end
endmodule


initial