Info: Starting: Create testbench Qsys system
Info: C:/SoC/bai2/bai21/system/testbench/system.ipx
Info: ip-generate --project-directory=C:/SoC/bai2/bai21/ --output-directory=C:/SoC/bai2/bai21/ --report-file=sopcinfo:C:/SoC/bai2/bai21/system.sopcinfo --report-file=html:C:/SoC/bai2/bai21/system.html --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/SoC/bai2/bai21/system.qsys
Progress: Loading bai21/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding switch [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module switch
Progress: Adding led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.02 seconds
Info: Reading index C:/altera/13.0sp1/ip/altera/altera_components.ipx
Info: C:/altera/13.0sp1/ip/altera/altera_components.ipx described 848 plugins, 0 paths, in 0.13 seconds
Info: C:/altera/13.0sp1/ip/**/* matched 97 files in 0.14 seconds
Info: C:/Users/nhoxd/.altera.quartus/ip/13.0sp1/**/* matched 0 files in 0.00 seconds
Info: C:/SoC/bai2/bai21/system/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:/SoC/bai2/bai21/system/testbench/system.ipx
Progress: Loading bai21/system.qsys
Info: C:/SoC/bai2/bai21/* matched 10 files in 0.00 seconds
Info: C:/SoC/bai2/bai21/ip/**/* matched 0 files in 0.00 seconds
Info: C:/SoC/bai2/bai21/*/* matched 5 files in 0.01 seconds
Info: C:/SoC/bai2/bai21/system/testbench/system.ipx described 0 plugins, 3 paths, in 0.01 seconds
Info: C:/SoC/bai2/bai21/system/testbench/* matched 1 files in 0.01 seconds
Info: C:/SoC/bai2/bai21/system/testbench/*/* matched 0 files in 0.00 seconds
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx described 103 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/**/* matched 9 files in 0.02 seconds
Info: Reading index C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0.20 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.20 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/13.0sp1/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: system
Info: TB_Gen: System design is: system
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property switch_external_connection EXPORT_OF
Info: get_instance_property switch CLASS_NAME
Info: get_instance_assignment switch testbench.partner.map.external_connection
Info: get_interface_property led_external_connection EXPORT_OF
Info: get_instance_property led CLASS_NAME
Info: get_instance_assignment led testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : system_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : system_tb with clock and reset BFMs
Info: create_system system_tb
Info: add_instance system_inst system 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces system_inst
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: get_instance_interface_property system_inst switch_external_connection CLASS_NAME
Info: get_instance_interface_property system_inst led_external_connection CLASS_NAME
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: add_instance system_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value system_inst clk clockRate
Info: set_instance_parameter_value system_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value system_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: get_instance_interfaces system_inst_clk_bfm
Info: get_instance_interface_property system_inst_clk_bfm clk CLASS_NAME
Info: add_connection system_inst_clk_bfm.clk system_inst.clk
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: add_instance system_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports system_inst reset
Info: get_instance_interface_port_property system_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value system_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value system_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property system_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces system_inst_reset_bfm
Info: get_instance_interface_property system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value system_inst reset associatedClock
Info: get_instance_interfaces system_inst_clk_bfm
Info: get_instance_interface_property system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: system_inst_reset_bfm is not associated to any clock; connecting system_inst_reset_bfm to 'system_inst_clk_bfm.clk'
Warning: TB_Gen: system_inst_reset_bfm is not associated to any clock; connecting system_inst_reset_bfm to 'system_inst_clk_bfm.clk'
Info: add_connection system_inst_clk_bfm.clk system_inst_reset_bfm.clk
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: get_instance_interfaces system_inst_reset_bfm
Info: get_instance_interface_property system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property system_inst_reset_bfm clk CLASS_NAME
Info: add_connection system_inst_reset_bfm.reset system_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: system_tb.qsys
Info: TB_Gen: Saving testbench system: system_tb.qsys
Info: save_system system_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/SoC/bai2/bai21/system/testbench/system_tb.qsys
Info: Done
Info: ip-generate --project-directory=C:/SoC/bai2/bai21/system/testbench/ --output-directory=C:/SoC/bai2/bai21/system/testbench/system_tb/simulation/ --file-set=SIM_VERILOG --report-file=html:C:/SoC/bai2/bai21/system/testbench/system_tb.html --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/SoC/bai2/bai21/system/testbench/system_tb.qsys --report-file=csv:C:/SoC/bai2/bai21/system_tb.csv --report-file=spd:C:/SoC/bai2/bai21/system_tb.spd
Progress: Loading testbench/system_tb.qsys
Progress: Reading input file
Progress: Adding system_inst [system 1.0]
Progress: Parameterizing module system_inst
Progress: Adding system_inst_clk_bfm [altera_avalon_clock_source 13.0]
Progress: Parameterizing module system_inst_clk_bfm
Progress: Adding system_inst_reset_bfm [altera_avalon_reset_source 13.0]
Progress: Parameterizing module system_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_tb.system_inst.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_tb.system_inst_clk_bfm: Elaborate: altera_clock_source
Info: system_tb.system_inst_clk_bfm:            $Revision: #1 $
Info: system_tb.system_inst_clk_bfm:            $Date: 2013/03/07 $
Info: system_tb.system_inst_reset_bfm: Elaborate: altera_reset_source
Info: system_tb.system_inst_reset_bfm:            $Revision: #1 $
Info: system_tb.system_inst_reset_bfm:            $Date: 2013/03/07 $
Info: system_tb.system_inst_reset_bfm: Reset is negatively asserted.
Warning: system_tb.system_inst: system_inst.switch_external_connection must be exported, or connected to a matching conduit.
Warning: system_tb.system_inst: system_inst.led_external_connection must be exported, or connected to a matching conduit.
Info: system_tb: Generating system_tb "system_tb" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 3 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 3 modules, 3 connections
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 26 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 54 connections
Info: merlin_domain_transform: After transform: 26 modules, 137 connections
Info: merlin_router_transform: After transform: 33 modules, 165 connections
Info: reset_adaptation_transform: After transform: 34 modules, 130 connections
Info: merlin_network_to_switch_transform: After transform: 47 modules, 164 connections
Info: merlin_mm_transform: After transform: 47 modules, 164 connections
Info: merlin_interrupt_mapper_transform: After transform: 48 modules, 167 connections
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: system_inst: "system_tb" instantiated system "system_inst"
Info: system_inst_clk_bfm: "system_tb" instantiated altera_avalon_clock_source "system_inst_clk_bfm"
Info: system_inst_reset_bfm: "system_tb" instantiated altera_avalon_reset_source "system_inst_reset_bfm"
Info: Reusing file C:/SoC/bai2/bai21/system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv
Info: nios2_qsys_0: Starting RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_nios2_qsys_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0003_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0003_nios2_qsys_0_gen//system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0003_nios2_qsys_0_gen/    --bogus  ]
Info: nios2_qsys_0: # 2024.03.14 13:43:17 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2024.03.14 13:43:17 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2024.03.14 13:43:18 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2024.03.14 13:43:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2024.03.14 13:43:18 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2024.03.14 13:43:18 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2024.03.14 13:43:18 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2024.03.14 13:43:18 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2024.03.14 13:43:19 (*)   Creating 'C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0003_nios2_qsys_0_gen//system_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2024.03.14 13:43:19 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2024.03.14 13:43:19 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2024.03.14 13:43:23 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0: "system_inst" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0004_onchip_memory2_0_gen//system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0004_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0: "system_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0005_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0005_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0: "system_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: switch: Starting RTL generation for module 'system_switch'
Info: switch:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_switch --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0006_switch_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0006_switch_gen//system_switch_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0006_switch_gen/  ]
Info: switch: Done RTL generation for module 'system_switch'
Info: switch: "system_inst" instantiated altera_avalon_pio "switch"
Info: led: Starting RTL generation for module 'system_led'
Info: led:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_led --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0007_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0007_led_gen//system_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0007_led_gen/  ]
Info: led: Done RTL generation for module 'system_led'
Info: led: "system_inst" instantiated altera_avalon_pio "led"
Info: nios2_qsys_0_instruction_master_translator: "system_inst" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "system_inst" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "system_inst" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "system_inst" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "system_inst" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "system_inst" instantiated altera_merlin_router "addr_router"
Info: id_router: "system_inst" instantiated altera_merlin_router "id_router"
Info: rst_controller: "system_inst" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "system_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "system_inst" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "system_inst" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "system_inst" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/SoC/bai2/bai21/system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "system_inst" instantiated altera_irq_mapper "irq_mapper"
Info: system_tb: Done system_tb" with 22 modules, 82 files, 1501398 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=C:/SoC/bai2/bai21/system_tb.spd --output-directory=C:/SoC/bai2/bai21/system/testbench/
Info: Doing: ip-make-simscript --spd=C:/SoC/bai2/bai21/system_tb.spd --output-directory=C:/SoC/bai2/bai21/system/testbench/
Info: Generating the following file(s) for MODELSIM simulator in C:/SoC/bai2/bai21/system/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/SoC/bai2/bai21/system/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/SoC/bai2/bai21/system/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/SoC/bai2/bai21/system/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	21 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/SoC/bai2/bai21/system/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/SoC/bai2/bai21/ --output-directory=C:/SoC/bai2/bai21/system/ --report-file=bsf:C:/SoC/bai2/bai21/system.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/SoC/bai2/bai21/system.qsys
Progress: Loading bai21/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding switch [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module switch
Progress: Adding led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/SoC/bai2/bai21/ --output-directory=C:/SoC/bai2/bai21/system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/SoC/bai2/bai21/system.sopcinfo --report-file=html:C:/SoC/bai2/bai21/system.html --report-file=qip:C:/SoC/bai2/bai21/system/synthesis/system.qip --report-file=cmp:C:/SoC/bai2/bai21/system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/SoC/bai2/bai21/system.qsys --language=VERILOG
Progress: Loading bai21/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding switch [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module switch
Progress: Adding led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 26 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 54 connections
Info: merlin_domain_transform: After transform: 26 modules, 137 connections
Info: merlin_router_transform: After transform: 33 modules, 165 connections
Info: reset_adaptation_transform: After transform: 34 modules, 130 connections
Info: merlin_network_to_switch_transform: After transform: 47 modules, 164 connections
Info: merlin_mm_transform: After transform: 47 modules, 164 connections
Info: merlin_interrupt_mapper_transform: After transform: 48 modules, 167 connections
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_nios2_qsys_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0021_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0021_nios2_qsys_0_gen//system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2024.03.14 13:43:29 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2024.03.14 13:43:29 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2024.03.14 13:43:30 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2024.03.14 13:43:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2024.03.14 13:43:30 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2024.03.14 13:43:30 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2024.03.14 13:43:30 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2024.03.14 13:43:30 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2024.03.14 13:43:31 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2024.03.14 13:43:31 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2024.03.14 13:43:34 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0: "system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0022_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0022_onchip_memory2_0_gen//system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0: "system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0023_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0023_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: switch: Starting RTL generation for module 'system_switch'
Info: switch:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_switch --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0024_switch_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0024_switch_gen//system_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'system_switch'
Info: switch: "system" instantiated altera_avalon_pio "switch"
Info: led: Starting RTL generation for module 'system_led'
Info: led:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_led --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0025_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9796_5411214580920442035.dir/0025_led_gen//system_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'system_led'
Info: led: "system" instantiated altera_avalon_pio "led"
Info: nios2_qsys_0_instruction_master_translator: "system" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "system" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "system" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "system" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "system" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "system" instantiated altera_merlin_router "addr_router"
Info: id_router: "system" instantiated altera_merlin_router "id_router"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/SoC/bai2/bai21/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: system: Done system" with 19 modules, 71 files, 1473067 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
