`default_nettype none
`include "header/opcode.sv"

module thinpad_top #(
    parameter ADDR_WIDTH = 32,
    parameter DATA_WIDTH = 32
) (
    input wire clk_50M,     // 50MHz Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    input wire clk_11M0592, // 11.0592MHz Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ë£¨ï¿½ï¿½ï¿½Ã£ï¿½ï¿½É²ï¿½ï¿½Ã£ï¿½

    input wire push_btn,  // BTN5 ï¿½ï¿½Å¥ï¿½ï¿½ï¿½Ø£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Â·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±Îª 1
    input wire reset_btn, // BTN6 ï¿½ï¿½Î»ï¿½ï¿½Å¥ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Â·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±Îª 1

    input  wire [ 3:0] touch_btn,  // BTN1~BTN4ï¿½ï¿½ï¿½ï¿½Å¥ï¿½ï¿½ï¿½Ø£ï¿½ï¿½ï¿½ï¿½ï¿½Ê±Îª 1
    input  wire [31:0] dip_sw,     // 32 Î»ï¿½ï¿½ï¿½ë¿ªï¿½Ø£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ONï¿½ï¿½Ê±Îª 1
    output wire [15:0] leds,       // 16 Î» LEDï¿½ï¿½ï¿½ï¿½ï¿½ï¿½? 1 ï¿½ï¿½ï¿½ï¿½
    output wire [ 7:0] dpy0,       // ï¿½ï¿½ï¿½ï¿½Üµï¿½Î»ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½Ğ¡ï¿½ï¿½ï¿½ã£¬ï¿½ï¿½ï¿½ 1 ï¿½ï¿½ï¿½ï¿½
    output wire [ 7:0] dpy1,       // ï¿½ï¿½ï¿½ï¿½Ü¸ï¿½Î»ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½Ğ¡ï¿½ï¿½ï¿½ã£¬ï¿½ï¿½ï¿½ 1 ï¿½ï¿½ï¿½ï¿½

    // CPLD ï¿½ï¿½ï¿½Ú¿ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
    output wire uart_rdn,        // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§
    output wire uart_wrn,        // Ğ´ï¿½ï¿½ï¿½ï¿½ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§
    input  wire uart_dataready,  // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½×¼ï¿½ï¿½ï¿½ï¿½
    input  wire uart_tbre,       // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½İ±ï¿½Ö¾
    input  wire uart_tsre,       // ï¿½ï¿½ï¿½İ·ï¿½ï¿½ï¿½ï¿½ï¿½Ï±ï¿½ï¿½?

    // BaseRAM ï¿½Åºï¿½
    inout wire [31:0] base_ram_data,  // BaseRAM ï¿½ï¿½ï¿½İ£ï¿½ï¿½ï¿½ 8 Î»ï¿½ï¿½ CPLD ï¿½ï¿½ï¿½Ú¿ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    output wire [19:0] base_ram_addr,  // BaseRAM ï¿½ï¿½Ö·
    output wire [3:0] base_ram_be_n,  // BaseRAM ï¿½Ö½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½ï¿½Ö½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ë±£ï¿½ï¿½ï¿½? 0
    output wire base_ram_ce_n,  // BaseRAM Æ¬Ñ¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§
    output wire base_ram_oe_n,  // BaseRAM ï¿½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§
    output wire base_ram_we_n,  // BaseRAM Ğ´Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§

    // ExtRAM ï¿½Åºï¿½
    inout wire [31:0] ext_ram_data,  // ExtRAM ï¿½ï¿½ï¿½ï¿½
    output wire [19:0] ext_ram_addr,  // ExtRAM ï¿½ï¿½Ö·
    output wire [3:0] ext_ram_be_n,  // ExtRAM ï¿½Ö½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½ï¿½Ö½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ë±£ï¿½ï¿½ï¿½? 0
    output wire ext_ram_ce_n,  // ExtRAM Æ¬Ñ¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§
    output wire ext_ram_oe_n,  // ExtRAM ï¿½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§
    output wire ext_ram_we_n,  // ExtRAM Ğ´Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§

    // Ö±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
    output wire txd,  // Ö±ï¿½ï¿½ï¿½ï¿½ï¿½Ú·ï¿½ï¿½Í¶ï¿½
    input  wire rxd,  // Ö±ï¿½ï¿½ï¿½ï¿½ï¿½Ú½ï¿½ï¿½Õ¶ï¿½

    // Flash ï¿½æ´¢ï¿½ï¿½ï¿½ÅºÅ£ï¿½ï¿½Î¿ï¿½ JS28F640 Ğ¾Æ¬ï¿½Ö²ï¿½
    output wire [22:0] flash_a,  // Flash ï¿½ï¿½Ö·ï¿½ï¿½a0 ï¿½ï¿½ï¿½ï¿½ 8bit Ä£Ê½ï¿½ï¿½Ğ§ï¿½ï¿½16bit Ä£Ê½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    inout wire [15:0] flash_d,  // Flash ï¿½ï¿½ï¿½ï¿½
    output wire flash_rp_n,  // Flash ï¿½ï¿½Î»ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§
    output wire flash_vpen,  // Flash Ğ´ï¿½ï¿½ï¿½ï¿½ï¿½ÅºÅ£ï¿½ï¿½Íµï¿½Æ½Ê±ï¿½ï¿½ï¿½Ü²ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ğ´
    output wire flash_ce_n,  // Flash Æ¬Ñ¡ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§
    output wire flash_oe_n,  // Flash ï¿½ï¿½Ê¹ï¿½ï¿½ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§
    output wire flash_we_n,  // Flash Ğ´Ê¹ï¿½ï¿½ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§
    output wire flash_byte_n, // Flash 8bit Ä£Ê½Ñ¡ï¿½ñ£¬µï¿½ï¿½ï¿½Ğ§ï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½ flash ï¿½ï¿½ 16 Î»Ä£Ê½Ê±ï¿½ï¿½ï¿½ï¿½Îª 1

    // USB ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÅºÅ£ï¿½ï¿½Î¿ï¿½ SL811 Ğ¾Æ¬ï¿½Ö²ï¿½
    output wire sl811_a0,
    // inout  wire [7:0] sl811_d,     // USB ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿????? dm9k_sd[7:0] ï¿½ï¿½ï¿½ï¿½
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÅºÅ£ï¿½ï¿½Î¿ï¿????? DM9000A Ğ¾Æ¬ï¿½Ö²ï¿½
    output wire dm9k_cmd,
    inout wire [15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input wire dm9k_int,

    // Í¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿?????
    output wire [2:0] video_red,    // ï¿½ï¿½É«ï¿½ï¿½ï¿½Ø£ï¿½3 Î»
    output wire [2:0] video_green,  // ï¿½ï¿½É«ï¿½ï¿½ï¿½Ø£ï¿½3 Î»
    output wire [1:0] video_blue,   // ï¿½ï¿½É«ï¿½ï¿½ï¿½Ø£ï¿½2 Î»
    output wire       video_hsync,  // ï¿½ï¿½Í¬ï¿½ï¿½ï¿½ï¿½Ë®Æ½Í¬ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
    output wire       video_vsync,  // ï¿½ï¿½Í¬ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ö±Í¬ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
    output wire       video_clk,    // ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½ï¿?????
    output wire       video_de      // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
);

  /* =========== Demo code begin =========== */

  // PLL ï¿½ï¿½ÆµÊ¾ï¿½ï¿½
  logic locked, clk_10M, clk_20M;
  pll_example clock_gen (
      // Clock in ports
      .clk_in1(clk_50M),  // ï¿½â²¿Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
      // Clock out ports
      .clk_out1(clk_10M),  // Ê±ï¿½ï¿½ï¿½ï¿½ï¿????? 1ï¿½ï¿½Æµï¿½ï¿½ï¿½ï¿½ IP ï¿½ï¿½ï¿½Ã½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
      .clk_out2(clk_20M),  // Ê±ï¿½ï¿½ï¿½ï¿½ï¿????? 2ï¿½ï¿½Æµï¿½ï¿½ï¿½ï¿½ IP ï¿½ï¿½ï¿½Ã½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
      // Status and control signals
      .reset(reset_btn),  // PLL ï¿½ï¿½Î»ï¿½ï¿½ï¿½ï¿½
      .locked(locked)  // PLL ï¿½ï¿½ï¿½ï¿½Ö¸Ê¾ï¿½ï¿½ï¿½ï¿½ï¿?????"1"ï¿½ï¿½Ê¾Ê±ï¿½ï¿½ï¿½È¶ï¿½ï¿½ï¿½
                       // ï¿½ó¼¶µï¿½Â·ï¿½ï¿½Î»ï¿½Åºï¿½Ó¦ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½É£ï¿½ï¿½ï¿½ï¿½Â£ï¿½
  );

  logic reset_of_clk10M;
  // ï¿½ì²½ï¿½ï¿½Î»ï¿½ï¿½Í¬ï¿½ï¿½ï¿½Í·Å£ï¿½ï¿½ï¿½ locked ï¿½Åºï¿½×ªÎªï¿½ó¼¶µï¿½Â·ï¿½Ä¸ï¿½Î» reset_of_clk10M
  always_ff @(posedge clk_10M or negedge locked) begin
    if (~locked) reset_of_clk10M <= 1'b1;
    else reset_of_clk10M <= 1'b0;
  end

  logic reset_of_clk50M;
  always_ff @(posedge clk_50M or negedge locked) begin
    if (~locked) reset_of_clk50M <= 1'b1;
    else reset_of_clk50M <= 1'b0;
  end

  always_ff @(posedge clk_10M or posedge reset_of_clk10M) begin
    if (reset_of_clk10M) begin
      // Your Code
    end else begin
      // Your Code
    end
  end

  // ï¿½ï¿½Ê¹ï¿½ï¿½ï¿½Ú´æ¡¢ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½ï¿½Åºï¿½
//  assign base_ram_ce_n = 1'b1;
//  assign base_ram_oe_n = 1'b1;
//  assign base_ram_we_n = 1'b1;

//  assign ext_ram_ce_n = 1'b1;
//  assign ext_ram_oe_n = 1'b1;
//  assign ext_ram_we_n = 1'b1;

  assign uart_rdn = 1'b1;
  assign uart_wrn = 1'b1;

  // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ó¹ï¿½ÏµÊ¾ï¿½ï¿½Í¼ï¿½ï¿½dpy1 Í¬ï¿½ï¿½
  // p=dpy0[0] // ---a---
  // c=dpy0[1] // |     |
  // d=dpy0[2] // f     b
  // e=dpy0[3] // |     |
  // b=dpy0[4] // ---g---
  // a=dpy0[5] // |     |
  // f=dpy0[6] // e     c
  // g=dpy0[7] // |     |
  //           // ---d---  p

   //7 ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¾ï¿½ï¿½ï¿½ï¿????? number ï¿½ï¿½ 16 ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¾ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?????
//   logic [7:0] number;
//   SEG7_LUT segL (
//       .oSEG1(dpy0),
//       .iDIG (number[3:0])
//   );  // dpy0 ï¿½Çµï¿½Î»ï¿½ï¿½ï¿½ï¿½ï¿?????
//   SEG7_LUT segH (
//       .oSEG1(dpy1),
//       .iDIG (number[7:4])
//   );  // dpy1 ï¿½Ç¸ï¿½Î»ï¿½ï¿½ï¿½ï¿½ï¿?????

//   logic [15:0] led_bits;
//   assign leds = led_bits;

//   always_ff @(posedge push_btn or posedge reset_btn) begin
//     if (reset_btn) begin  // ï¿½ï¿½Î»ï¿½ï¿½ï¿½Â£ï¿½ï¿½ï¿½ï¿½ï¿½ LED Îªï¿½ï¿½Ê¼Öµ
//       led_bits <= 16'h1;
//     end else begin  // Ã¿ï¿½Î°ï¿½ï¿½Â°ï¿½Å¥ï¿½ï¿½ï¿½Ø£ï¿½LED Ñ­ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
//       led_bits <= {led_bits[14:0], led_bits[15]};
//     end
//   end

  logic sys_clk;
  logic sys_rst;

  assign sys_clk = clk_50M;
  assign sys_rst = reset_of_clk50M;

  // Ö±ï¿½ï¿½ï¿½ï¿½ï¿½Ú½ï¿½ï¿½Õ·ï¿½ï¿½ï¿½ï¿½ï¿½Ê¾ï¿½ï¿½ï¿½ï¿½Ö±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Õµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ù·ï¿½ï¿½Í³ï¿½È¥
  // logic [7:0] ext_uart_rx;
  // logic [7:0] ext_uart_buffer, ext_uart_tx;
  // logic ext_uart_ready, ext_uart_clear, ext_uart_busy;
  // logic ext_uart_start, ext_uart_avai;

  // assign number = ext_uart_buffer;

  // ï¿½ï¿½ï¿½ï¿½Ä£ï¿½é£¬9600 ï¿½Ş¼ï¿½ï¿½ï¿½Î»
  // async_receiver #(
  //     .ClkFrequency(50000000),
  //     .Baud(9600)
  // ) ext_uart_r (
  //     .clk           (clk_50M),         // ï¿½â²¿Ê±ï¿½ï¿½ï¿½Åºï¿½
  //     .RxD           (rxd),             // ï¿½â²¿ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½ï¿½ï¿½ï¿½ï¿½
  //     .RxD_data_ready(ext_uart_ready),  // ï¿½ï¿½ï¿½İ½ï¿½ï¿½Õµï¿½ï¿½ï¿½Ö¾
  //     .RxD_clear     (ext_uart_clear),  // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Õ±ï¿½ï¿½?
  //     .RxD_data      (ext_uart_rx)      // ï¿½ï¿½ï¿½Õµï¿½ï¿½ï¿½Ò»ï¿½Ö½ï¿½ï¿½ï¿½ï¿½ï¿½
  // );

  // assign ext_uart_clear = ext_uart_ready; // ï¿½Õµï¿½ï¿½ï¿½ï¿½İµï¿½Í¬Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ö¾ï¿½ï¿½ï¿½ï¿½Îªï¿½ï¿½ï¿½ï¿½ï¿½ï¿½È¡ï¿½ï¿????? ext_uart_buffer ï¿½ï¿½
  // always_ff @(posedge clk_50M) begin  // ï¿½ï¿½ï¿½Õµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ ext_uart_buffer
  //   if (ext_uart_ready) begin
  //     ext_uart_buffer <= ext_uart_rx;
  //     ext_uart_avai   <= 1;
  //   end else if (!ext_uart_busy && ext_uart_avai) begin
  //     ext_uart_avai <= 0;
  //   end
  // end
  // always_ff @(posedge clk_50M) begin  // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ ext_uart_buffer ï¿½ï¿½ï¿½Í³ï¿½È¥
  //   if (!ext_uart_busy && ext_uart_avai) begin
  //     ext_uart_tx <= ext_uart_buffer;
  //     ext_uart_start <= 1;
  //   end else begin
  //     ext_uart_start <= 0;
  //   end
  // end

  // ï¿½ï¿½ï¿½ï¿½Ä£ï¿½é£¬9600 ï¿½Ş¼ï¿½ï¿½ï¿½Î»
  // async_transmitter #(
  //     .ClkFrequency(50000000),
  //     .Baud(9600)
  // ) ext_uart_t (
  //     .clk      (clk_50M),         // ï¿½â²¿Ê±ï¿½ï¿½ï¿½Åºï¿½
  //     .TxD      (txd),             // ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½ï¿½ï¿½ï¿?????
  //     .TxD_busy (ext_uart_busy),   // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ã¦×´Ì¬Ö¸Ê¾
  //     .TxD_start(ext_uart_start),  // ï¿½ï¿½Ê¼ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
  //     .TxD_data (ext_uart_tx)      // ï¿½ï¿½ï¿½ï¿½ï¿½Íµï¿½ï¿½ï¿½ï¿½ï¿½
  // );

  // Í¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¾ï¿½ï¿½ï¿½Ö±ï¿½ï¿½ï¿????? 800x600@75Hzï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½Îª 50MHz
  // logic [11:0] hdata;
  // assign video_red   = hdata < 266 ? 3'b111 : 0;  // ï¿½ï¿½É«ï¿½ï¿½ï¿½ï¿½
  // assign video_green = hdata < 532 && hdata >= 266 ? 3'b111 : 0;  // ï¿½ï¿½É«ï¿½ï¿½ï¿½ï¿½
  // assign video_blue  = hdata >= 532 ? 2'b11 : 0;  // ï¿½ï¿½É«ï¿½ï¿½ï¿½ï¿½
  // assign video_clk   = clk_50M;
  // vga #(12, 800, 856, 976, 1040, 600, 637, 643, 666, 1, 1) vga800x600at75 (
  //     .clk        (clk_50M),
  //     .hdata      (hdata),        // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
  //     .vdata      (),             // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
  //     .hsync      (video_hsync),
  //     .vsync      (video_vsync),
  //     .data_enable(video_de)
  // );
  /* =========== Demo code end =========== */
  
  //Controller
  logic if_stall_req;
  logic mem_stall_req;
  logic id_flush_req;
  logic exe_stall_req;
  logic id_exception;
  logic id_branch_req;
  logic mem_exception;
  logic time_interrupt;

  assign id_flush_req = id_exception | id_branch_req;

  logic pc_stall;
  logic if_id_stall;
  logic if_id_bubble;
  logic id_exe_stall;
  logic id_exe_bubble;
  logic exe_mem_stall;
  logic exe_mem_bubble;
  logic mem_wb_stall;
  logic mem_wb_bubble;
  logic pipeline_stall;
  controller_pipeline controller_pipeline_u(
    .if_stall_req(if_stall_req),
    .mem_stall_req(mem_stall_req),
    .id_flush_req(id_flush_req),
    .mem_flush_req(mem_exception),
    .exe_stall_req(exe_stall_req),
    .pc_stall(pc_stall),
    .if_id_stall(if_id_stall),
    .if_id_bubble(if_id_bubble),
    .id_exe_stall(id_exe_stall),
    .id_exe_bubble(id_exe_bubble),
    .exe_mem_stall(exe_mem_stall),
    .exe_mem_bubble(exe_mem_bubble),
    .mem_wb_stall(mem_wb_stall),
    .mem_wb_bubble(mem_wb_bubble),
    .pipeline_stall(pipeline_stall)
  );
  
  //IF
  logic [ADDR_WIDTH-1:0] pc_next_pc;
  logic [ADDR_WIDTH-1:0] pc_addr;
  PC PC_u(
    .clk(sys_clk),
    .rst(sys_rst),
    .stall(pc_stall),
    .next_pc(pc_next_pc),
    .addr(pc_addr)
  );
  
  logic [ADDR_WIDTH-1:0] pc_branch_addr;
  logic [ADDR_WIDTH-1:0] pc_next_exception;
  logic [ADDR_WIDTH-1:0] if_id_pc;
  PC_mux PC_mux_u(
    .branch(id_branch_req),
    .branch_addr(pc_branch_addr),
    .exception(mem_exception),
    .next_exception(pc_next_exception),
    .cur_pc(pc_addr),
    .next_pc(pc_next_pc)
  );

  logic [3:0] id_csr_op;
  logic [DATA_WIDTH-1:0] new_satp;
  logic [DATA_WIDTH-1:0] csr_satp;
  logic [DATA_WIDTH-1:0] rf_rdata_a;
  logic [DATA_WIDTH-1:0] rf_rdata_b;
  logic satp_update;
  always_comb begin
    case (id_csr_op)
      `CSR_CSRRC: new_satp = csr_satp & ~rf_rdata_a;
      `CSR_CSRRW: new_satp = rf_rdata_a;
      `CSR_CSRRS: new_satp = csr_satp | rf_rdata_a;
      default: new_satp = 0;
    endcase
  end

  reg [DATA_WIDTH-1:0] new_satp_reg;
  always_ff @(posedge sys_clk) begin
    if(sys_rst)begin
      new_satp_reg <= 0;
    end else begin
        if(satp_update)begin
            new_satp_reg <= new_satp;
        end
    end
  end

  logic id_flush_tlb;
  logic im_master_ready_o;
  logic im_to_mmu_master_ready;
  assign if_stall_req = ~im_master_ready_o; //im_to_mmu_master_ready;
  logic [DATA_WIDTH-1:0] im_data_out;
  logic mmu_to_im_mem_en;
  logic mmu_to_im_write_en;
  logic [ADDR_WIDTH-1:0] mmu_to_im_addr;
  logic [DATA_WIDTH-1:0] mmu_to_im_data_in;
  logic [DATA_WIDTH/8-1:0] mmu_to_im_sel;
  logic mmu_to_im_trans_req;
  logic [DATA_WIDTH-1:0] im_to_mmu_data_out; 
  logic im_to_mmu_ack;
  logic im_exception_occured;
  logic [DATA_WIDTH-1:0] im_exception_cause;
  IF_MMU if_mmu_u(
    .clk(sys_clk),
    .rst(sys_rst),
    .update_satp_i(new_satp),
    .new_satp_reg_i(new_satp_reg),
    .satp_update_i(satp_update),
    .flush_tlb(id_flush_tlb),
    .mem_exception_i(mem_exception),
    .if_fetch_instruction(1),
    .priv_level_i(priv_level_rdat),
    .mmu_mem_en(1'b1),
    .mmu_write_en(1'b0),
    .mmu_addr(pc_addr),
    .mmu_data_in(0),
    .mmu_sel(4'b1111),
    .mmu_ready_o(im_master_ready_o),
    .mmu_data_out(im_data_out),
    .mem_en(mmu_to_im_mem_en),
    .write_en(mmu_to_im_write_en),
    .addr(mmu_to_im_addr),
    .data_in(mmu_to_im_data_in),
    .sel(mmu_to_im_sel),
    .trans_req(mmu_to_im_trans_req),
    .master_ready_o(im_to_mmu_master_ready),
    .data_out(im_to_mmu_data_out),
    .ack(im_to_mmu_ack),
    .exception_occured_o(im_exception_occured),
    .exception_cause_o(im_exception_cause)
  );

  logic im_wb_cyc_o;
  logic im_wb_stb_o;
  logic im_wb_ack_i;
  logic [ADDR_WIDTH-1:0] im_wb_adr_o;
  logic [DATA_WIDTH-1:0] im_wb_dat_o;
  logic [DATA_WIDTH-1:0] im_wb_dat_i;
  logic [DATA_WIDTH/8-1:0] im_wb_sel_o;
  logic im_wb_we_o;

  always_comb begin
    im_wb_cyc_o = mmu_to_im_mem_en;
    im_wb_stb_o = mmu_to_im_mem_en;
    im_to_mmu_master_ready = im_wb_ack_i;
    im_to_mmu_ack = im_wb_ack_i;
    im_wb_adr_o = mmu_to_im_addr;
    im_wb_dat_o = mmu_to_im_data_in;
    im_to_mmu_data_out = im_wb_dat_i;
    im_wb_sel_o = mmu_to_im_sel;
    im_wb_we_o = mmu_to_im_write_en;
  end
  
  logic [DATA_WIDTH-1:0] if_id_instr;
  logic if_id_exception_occured;
  logic [DATA_WIDTH-1:0] if_id_exception_cause;
  IF_ID_reg IF_ID(
    .clk(sys_clk),
    .rst(sys_rst),
    .stall(if_id_stall),
    .bubble(if_id_bubble),
    .instr_i(im_data_out),
    .instr_o(if_id_instr),
    .pc_i(pc_addr),
    .pc_o(if_id_pc),

    .exception_occured_i(im_exception_occured),
    .exception_cause_i(im_exception_cause),
    .exception_occured_o(if_id_exception_occured),
    .exception_cause_o(if_id_exception_cause)
  );
  
  //ID
  logic [4:0] id_rd;
  logic [4:0] id_rs1;
  logic [4:0] id_rs2;
  logic [31:0] id_imm;
  logic [7:0] id_op_type_out;
  logic [3:0] id_alu_op;
  logic [2:0] id_alu_mux_a;
  logic [2:0] id_alu_mux_b;
  logic id_mem_en;
  logic id_we;
  logic [3:0] id_sel;
  logic id_rf_wen;
  logic [3:0] id_wb_if_mem;
  logic id_csr_we;
  logic [11:0] id_csr_adr;
  logic id_exception_occured;
  logic [DATA_WIDTH-1:0] id_exception_cause;
  ID ID_u(
    .instr(if_id_instr),
    .rd(id_rd),
    .rs1(id_rs1),
    .rs2(id_rs2),
    .imm(id_imm),
    .op_type_out(id_op_type_out),
    .alu_op(id_alu_op),
    .alu_mux_a(id_alu_mux_a),
    .alu_mux_b(id_alu_mux_b),
    .mem_en(id_mem_en),
    .we(id_we),
    .sel(id_sel),
    .rf_wen(id_rf_wen),
    .wb_if_mem(id_wb_if_mem),
    .id_exception_o(id_exception),
    .csr_we_o(id_csr_we),
    .csr_adr_o(id_csr_adr),
    .csr_op_o(id_csr_op),

    .exception_occured_o(id_exception_occured),
    .exception_cause_o(id_exception_cause),
    .satp_update_o(satp_update),
    .flush_tlb(id_flush_tlb)
  );

  logic [DATA_WIDTH-1:0] wb_wdata;
  logic [4:0] wb_rd;
  logic wb_rf_we;
  register_file RF_u(
    .clk(sys_clk),
    .reset(sys_rst),
    .rf_raddr_a(id_rs1),
    .rf_rdata_a(rf_rdata_a),
    .rf_raddr_b(id_rs2),
    .rf_rdata_b(rf_rdata_b),
    .rf_waddr(wb_rd),
    .rf_wdata(wb_wdata),
    .rf_we(wb_rf_we)
  );
  
  logic branch_rs1_hazard;
  logic branch_rs2_hazard;
  logic [DATA_WIDTH-1:0] branch_rs1_dat;
  logic [DATA_WIDTH-1:0] branch_rs2_dat;
  logic [DATA_WIDTH-1:0] alu_y;
  always_comb begin
    if(branch_rs1_hazard)begin
      branch_rs1_dat = alu_y;
    end else begin
      branch_rs1_dat = rf_rdata_a;
    end

    if(branch_rs2_hazard)begin
      branch_rs2_dat = alu_y;
    end else begin
      branch_rs2_dat = rf_rdata_b;
    end
  end

  Branch_comp BC_u(
    .op_type_in(id_op_type_out),
    .data_a(branch_rs1_dat),
    .data_b(branch_rs2_dat),
    .imm(id_imm),
    .pc(if_id_pc),
    .comp_result(id_branch_req),
    .new_pc(pc_branch_addr)
  );
  
  logic [DATA_WIDTH-1:0] id_exe_instr;
  logic [ADDR_WIDTH-1:0] id_exe_pc;
  logic [4:0] id_exe_rd;
  logic [4:0] id_exe_rs1;
  logic [4:0] id_exe_rs2;
  logic [DATA_WIDTH-1:0] id_exe_rs1_dat;
  logic [DATA_WIDTH-1:0] id_exe_rs2_dat;
  logic [DATA_WIDTH-1:0] id_exe_imm;
  logic [3:0] id_exe_alu_op;
  logic [2:0] id_exe_alu_mux_a;
  logic [2:0] id_exe_alu_mux_b;
  logic id_exe_mem_en;
  logic id_exe_rf_wen;
  logic [3:0] id_exe_sel;
  logic id_exe_we;
  logic [3:0] id_exe_wb_if_mem;
  logic id_exe_csr_we;
  logic [11:0] id_exe_csr_adr;
  logic [3:0] id_exe_csr_op;
  logic [3:0] id_exe_env_op;
  logic id_exe_exception_occured;
  logic [DATA_WIDTH-1:0] id_exe_exception_cause;
  logic id_exe_exception_occured_change;
  logic [DATA_WIDTH-1:0] id_exe_exception_cause_change;
  always_comb begin
    if (if_id_exception_occured) begin
      id_exe_exception_occured_change = 1'b1;
      id_exe_exception_cause_change = if_id_exception_cause;
    end else begin
      id_exe_exception_occured_change = id_exception_occured;
      id_exe_exception_cause_change = id_exception_cause;
    end
  end
  logic id_exe_flush_tlb;
  ID_EXE_reg ID_EXE(
    .clk(sys_clk),
    .rst(sys_rst),
    .stall(id_exe_stall),
    .bubble(id_exe_bubble),
    .instr_i(if_id_instr),
    .instr_o(id_exe_instr),
    .pc_i(if_id_pc),
    .pc_o(id_exe_pc),
    .rd_i(id_rd),
    .rs1_i(id_rs1),
    .rs2_i(id_rs2),
    .rs1_dat_i(rf_rdata_a),
    .rs2_dat_i(rf_rdata_b),
    .imm_i(id_imm),
    .alu_op_i(id_alu_op),
    .alu_mux_a_i(id_alu_mux_a),
    .alu_mux_b_i(id_alu_mux_b),
    .mem_en_i(id_mem_en),
    .rf_wen_i(id_rf_wen),
    .sel_i(id_sel),
    .we_i(id_we),
    .wb_if_mem_i(id_wb_if_mem),
    .csr_we_i(id_csr_we),
    .csr_adr_i(id_csr_adr),
    .csr_op_i(id_csr_op),
    .flush_tlb_i(id_flush_tlb),

    .rd_o(id_exe_rd),
    .rs1_o(id_exe_rs1),
    .rs2_o(id_exe_rs2),
    .rs1_dat_o(id_exe_rs1_dat),
    .rs2_dat_o(id_exe_rs2_dat),
    .imm_o(id_exe_imm),
    .alu_op_o(id_exe_alu_op),
    .alu_mux_a_o(id_exe_alu_mux_a),
    .alu_mux_b_o(id_exe_alu_mux_b),
    .mem_en_o(id_exe_mem_en),
    .rf_wen_o(id_exe_rf_wen),
    .sel_o(id_exe_sel),
    .we_o(id_exe_we),
    .wb_if_mem_o(id_exe_wb_if_mem),
    .csr_we_o(id_exe_csr_we),
    .csr_adr_o(id_exe_csr_adr),
    .csr_op_o(id_exe_csr_op),
    .flush_tlb_o(id_exe_flush_tlb),

    .exception_occured_i(id_exe_exception_occured_change),
    .exception_cause_i(id_exe_exception_cause_change),
    .exception_occured_o(id_exe_exception_occured),
    .exception_cause_o(id_exe_exception_cause)
  );
  
  //EXE
  logic [2:0] alu_mux_a_code;
  logic [DATA_WIDTH-1:0] alu_mux_a_forward;
  logic [DATA_WIDTH-1:0] alu_a;
  alu_mux_a alu_mux_a_u(
    .code(alu_mux_a_code),
    .data(id_exe_rs1_dat),
    .pc(id_exe_pc),
    .forward_data(alu_mux_a_forward),
    .result(alu_a)
  );

  logic [2:0] alu_mux_b_code;
  logic [DATA_WIDTH-1:0] alu_mux_b_forward;
  logic [DATA_WIDTH-1:0] alu_b;
  alu_mux_b alu_mux_b_u(
    .code(alu_mux_b_code),
    .data(id_exe_rs2_dat),
    .imm(id_exe_imm),
    .forward_data(alu_mux_b_forward),
    .result(alu_b)
  );

  logic exe_exception_occured;
  logic [DATA_WIDTH-1:0] exe_exception_cause;

  ALU alu_u(
    .alu_a(alu_a),
    .alu_b(alu_b),
    .alu_op(id_exe_alu_op),
    .alu_y(alu_y),
    .exception_occured_o(exe_exception_occured),
    .exception_cause_o(exe_exception_cause)
  );
  
  logic [DATA_WIDTH-1:0] exe_mem_instr;
  logic [4:0] exe_mem_rd;
  logic [DATA_WIDTH-1:0] exe_mem_rs1_dat;
  logic [DATA_WIDTH-1:0] exe_mem_rs2_dat;
  logic exe_mem_mem_en;
  logic exe_mem_rf_wen;
  logic [3:0] exe_mem_sel;
  logic exe_mem_we;
  logic [DATA_WIDTH-1:0] exe_mem_wdata;
  logic [3:0] exe_mem_wb_if_mem;
  logic exe_mem_csr_we;
  logic [11:0] exe_mem_csr_adr;
  logic [3:0] exe_mem_csr_op;
  logic [3:0] exe_mem_env_op;
  logic [ADDR_WIDTH-1:0] exe_mem_pc;
  logic use_mem_dat_a_i;
  logic use_mem_dat_b_i;
  logic use_mem_dat_a_o;
  logic use_mem_dat_b_o;
  logic exe_mem_exception_occured;
  logic [DATA_WIDTH-1:0] exe_mem_exception_cause;
  logic exe_mem_exception_occured_change;
  logic [DATA_WIDTH-1:0] exe_mem_exception_cause_change;
  always_comb begin
    if (id_exe_exception_occured) begin
      exe_mem_exception_occured_change = 1'b1;
      exe_mem_exception_cause_change = id_exe_exception_cause;
    end else begin
      exe_mem_exception_occured_change = exe_exception_occured;
      exe_mem_exception_cause_change = exe_exception_cause;
    end
  end
  logic exe_mem_flush_tlb;
  EXE_MEM_reg EXE_MEM(
    .clk(sys_clk),
    .rst(sys_rst),
    .pc_i(id_exe_pc),
    .pc_o(exe_mem_pc),
    .stall(exe_mem_stall),
    .bubble(exe_mem_bubble),
    .instr_i(id_exe_instr),
    .instr_o(exe_mem_instr),
    .rd_i(id_exe_rd),
    .rs1_dat_i(id_exe_rs1_dat),
    .rs2_dat_i(id_exe_rs2_dat),
    .mem_en_i(id_exe_mem_en),
    .rf_wen_i(id_exe_rf_wen),
    .sel_i(id_exe_sel),
    .we_i(id_exe_we),
    .wb_if_mem_i(id_exe_wb_if_mem),
    .csr_we_i(id_exe_csr_we),
    .csr_adr_i(id_exe_csr_adr),
    .csr_op_i(id_exe_csr_op),
    .env_op_i(id_exe_env_op),
    .flush_tlb_i(id_exe_flush_tlb),

    .rd_o(exe_mem_rd),
    .rs1_dat_o(exe_mem_rs1_dat),
    .rs2_dat_o(exe_mem_rs2_dat),
    .mem_en_o(exe_mem_mem_en),
    .rf_wen_o(exe_mem_rf_wen),
    .sel_o(exe_mem_sel),
    .we_o(exe_mem_we),
    .wdata_i(alu_y),
    .wdata_o(exe_mem_wdata),
    .wb_if_mem_o(exe_mem_wb_if_mem),
    .csr_we_o(exe_mem_csr_we),
    .csr_adr_o(exe_mem_csr_adr),
    .csr_op_o(exe_mem_csr_op),
    .env_op_o(exe_mem_env_op),
    .flush_tlb_o(exe_mem_flush_tlb),

    .use_mem_dat_a_i(use_mem_dat_a_i),
    .use_mem_dat_b_i(use_mem_dat_b_i),
    .use_mem_dat_a_o(use_mem_dat_a_o),
    .use_mem_dat_b_o(use_mem_dat_b_o),

    .exception_occured_i(exe_mem_exception_occured_change),
    .exception_cause_i(exe_mem_exception_cause_change),
    .exception_occured_o(exe_mem_exception_occured),
    .exception_cause_o(exe_mem_exception_cause)
  );
  
  //MEM
  logic dm_master_ready_o;
  logic dm_to_mmu_master_ready;
  assign mem_stall_req = ~dm_master_ready_o; //dm_to_mmu_master_ready;
  logic [DATA_WIDTH-1:0] dm_data_out;
  logic mmu_to_dm_mem_en;
  logic mmu_to_dm_write_en;
  logic [ADDR_WIDTH-1:0] mmu_to_dm_addr;
  logic [DATA_WIDTH-1:0] mmu_to_dm_data_in;
  logic [DATA_WIDTH/8-1:0] mmu_to_dm_sel;
  logic mmu_to_dm_trans_req;
  logic [DATA_WIDTH-1:0] dm_to_mmu_data_out; 
  logic dm_to_mmu_ack;
  logic dm_exception_occured;
  logic [DATA_WIDTH-1:0] dm_exception_cause;
  MEM_MMU mem_mmu_u (
    .clk(sys_clk),
    .rst(sys_rst),
    .satp_i(csr_satp),
    .flush_tlb(exe_mem_flush_tlb),
    .if_fetch_instruction(0),
    .priv_level_i(priv_level_rdat),
    .mmu_mem_en(exe_mem_mem_en),
    .mmu_write_en(exe_mem_we),
    .mmu_addr(exe_mem_wdata),
    .mmu_data_in(exe_mem_rs2_dat),
    .mmu_sel(exe_mem_sel),
    .mmu_ready_o(dm_master_ready_o),
    .mmu_data_out(dm_data_out),

    .mem_en(mmu_to_dm_mem_en),
    .write_en(mmu_to_dm_write_en),
    .addr(mmu_to_dm_addr),
    .data_in(mmu_to_dm_data_in),
    .sel(mmu_to_dm_sel),
    .trans_req(mmu_to_dm_trans_req),
    .master_ready_o(dm_to_mmu_master_ready),
    .data_out(dm_to_mmu_data_out),
    .ack(dm_to_mmu_ack),

    .exception_occured_o(dm_exception_occured),
    .exception_cause_o(dm_exception_cause)
  );

  logic dm_wb_cyc_o;
  logic dm_wb_stb_o;
  logic dm_wb_ack_i;
  logic [ADDR_WIDTH-1:0] dm_wb_adr_o;
  logic [DATA_WIDTH-1:0] dm_wb_dat_o;
  logic [DATA_WIDTH-1:0] dm_wb_dat_i;
  logic [DATA_WIDTH/8-1:0] dm_wb_sel_o;
  logic dm_wb_we_o;
  logic [ADDR_WIDTH-1:0] dm_exception_pc;
  always_ff @ (posedge sys_clk) begin
    if (sys_rst) begin
      dm_exception_pc <= 0;
    end else begin
      dm_exception_pc <= exe_mem_pc;
    end
  end

  logic [DATA_WIDTH-1:0] data_out_shift;
  logic sign_bit;
  always_comb begin
    dm_wb_cyc_o = mmu_to_dm_mem_en;
    dm_wb_stb_o = mmu_to_dm_mem_en;
    dm_to_mmu_master_ready = dm_wb_ack_i;
    dm_to_mmu_ack = dm_wb_ack_i;
    dm_wb_adr_o = mmu_to_dm_addr;
    dm_wb_dat_o = mmu_to_dm_data_in;
    dm_to_mmu_data_out = dm_wb_dat_i;
    case (mmu_to_dm_sel)
      4'b0001: begin
        dm_wb_sel_o = mmu_to_dm_sel << (mmu_to_dm_addr & 3);
        data_out_shift = dm_wb_dat_i >> ((mmu_to_dm_addr & 3) * 8);
        sign_bit = data_out_shift[7];
        dm_to_mmu_data_out = {{24{sign_bit}}, data_out_shift[7:0]};
      end
      default: begin
        dm_wb_sel_o = mmu_to_dm_sel;
        data_out_shift = dm_wb_dat_i;
        sign_bit = 0;
        dm_to_mmu_data_out = dm_wb_dat_i;
      end
    endcase
    dm_wb_we_o = mmu_to_dm_write_en;
  end

  logic exception_occured_real;
  logic [DATA_WIDTH-1:0] exception_cause_real;
  logic [ADDR_WIDTH-1:0] exception_pc_real;
  always_comb begin
    if (dm_exception_occured) begin
      exception_occured_real = 1'b1;
      exception_cause_real = dm_exception_cause;
      exception_pc_real = dm_exception_pc;
    end else begin
      exception_occured_real = exe_mem_exception_occured;
      exception_cause_real = exe_mem_exception_cause;
      exception_pc_real = exe_mem_pc;
    end
  end

  logic [DATA_WIDTH-1:0] csr_dat;
  logic [11:0] csr_adr;
  logic [DATA_WIDTH-1:0] csr_wdat;
  logic csr_we;
  logic [DATA_WIDTH-1:0] mem_csr_dat;

  logic [DATA_WIDTH-1:0] csr_mstatus_wdat;
  logic csr_mstatus_we;
  logic [DATA_WIDTH-1:0] csr_mtvec_wdat;
  logic csr_mtvec_we;
  logic [DATA_WIDTH-1:0] csr_mepc_wdat;
  logic csr_mepc_we;
  logic [DATA_WIDTH-1:0] csr_mcause_wdat;
  logic csr_mcause_we;
  logic [DATA_WIDTH-1:0] csr_mip_wdat;
  logic csr_mip_we;
  logic [DATA_WIDTH-1:0] csr_mie_wdat;
  logic csr_mie_we;

  logic [DATA_WIDTH-1:0] csr_mstatus_rdat;
  logic [DATA_WIDTH-1:0] csr_mtvec_rdat;
  logic [DATA_WIDTH-1:0] csr_mepc_rdat;
  logic [DATA_WIDTH-1:0] csr_mcause_rdat;
  logic [DATA_WIDTH-1:0] csr_mip_rdat;
  logic [DATA_WIDTH-1:0] csr_mie_rdat;

  logic [1:0] priv_level_wdat;
  logic priv_level_we;
  logic [1:0] priv_level_rdat;
  CSR_controller CSR_controller_u(
    .clk(sys_clk),
    .rst(sys_rst),
    .stall(exe_mem_stall),
    .bubble(exe_mem_bubble),

    .rs1_dat_i(exe_mem_rs1_dat),
    .csr_adr_i(exe_mem_csr_adr),
    .csr_op_i(exe_mem_csr_op),
    .csr_we_i(exe_mem_csr_we),

    .csr_o(mem_csr_dat),

    .csr_i(csr_dat),
    .csr_adr_o(csr_adr),
    .csr_wdat_o(csr_wdat),
    .csr_we_o(csr_we),

    .csr_mstatus_i(csr_mstatus_rdat),
    .csr_mtvec_i(csr_mtvec_rdat),
    .csr_mepc_i(csr_mepc_rdat),
    .csr_mcause_i(csr_mcause_rdat),
    .csr_mip_i(csr_mip_rdat),
    .csr_mie_i(csr_mie_rdat),

    .csr_mstatus_o(csr_mstatus_wdat),
    .csr_mstatus_we_o(csr_mstatus_we),
    .csr_mtvec_o(csr_mtvec_wdat),
    .csr_mtvec_we_o(csr_mtvec_we),
    .csr_mepc_o(csr_mepc_wdat),
    .csr_mepc_we_o(csr_mepc_we),
    .csr_mcause_o(csr_mcause_wdat),
    .csr_mcause_we_o(csr_mcause_we),
    .csr_mip_o(csr_mip_wdat),
    .csr_mip_we_o(csr_mip_we),
    .csr_mie_o(csr_mie_wdat),
    .csr_mie_we_o(csr_mie_we),

    .mem_pc_i(exe_mem_pc),
    .pc_next_exception_o(pc_next_exception),
    .mem_exception_o(mem_exception),
    .priv_level_o(priv_level_wdat),
    .priv_level_we_o(priv_level_we),
    .priv_level_i(priv_level_rdat),

    .time_interrupt_i(time_interrupt),

    .exception_occured_i(exception_occured_real),
    .exception_cause_i(exception_cause_real),
    .exception_pc_i(exception_pc_real)
  );
  
  CSR_reg CSR_reg_u(
    .clk(sys_clk),
    .rst(sys_rst),
    .csr_adr_i(csr_adr),
    .csr_wadr_i(csr_adr),
    .csr_wdat_i(csr_wdat),
    .csr_we_i(csr_we),
    .csr_o(csr_dat),

    .csr_mstatus_i(csr_mstatus_wdat),
    .csr_mstatus_we_i(csr_mstatus_we),
    .csr_mtvec_i(csr_mtvec_wdat),
    .csr_mtvec_we_i(csr_mtvec_we),
    .csr_mepc_i(csr_mepc_wdat),
    .csr_mepc_we_i(csr_mepc_we),
    .csr_mcause_i(csr_mcause_wdat),
    .csr_mcause_we_i(csr_mcause_we),
    .csr_mip_i(csr_mip_wdat),
    .csr_mip_we_i(csr_mip_we),
    .csr_mie_i(csr_mie_wdat),
    .csr_mie_we_i(csr_mie_we),

    .csr_satp_o(csr_satp),
    .csr_mstatus_o(csr_mstatus_rdat),
    .csr_mtvec_o(csr_mtvec_rdat),
    .csr_mepc_o(csr_mepc_rdat),
    .csr_mcause_o(csr_mcause_rdat),
    .csr_mip_o(csr_mip_rdat),
    .csr_mie_o(csr_mie_rdat),

    .priv_level_i(priv_level_wdat),
    .priv_level_we_i(priv_level_we),
    .priv_level_o(priv_level_rdat)
  );
  
  logic [3:0] mem_wb_wb_if_mem;
  logic [DATA_WIDTH-1:0] mem_wb_wdata;
  logic [DATA_WIDTH-1:0] mem_wb_mem_data;
  logic [DATA_WIDTH-1:0] mem_wb_csr_dat;
  MEM_WB_reg MEM_WB(
    .clk(sys_clk),
    .rst(sys_rst),
    .stall(mem_wb_stall),
    .bubble(mem_wb_bubble),
    .instr_i(exe_mem_instr),
    .rd_i(exe_mem_rd),
    .rf_wen_i(exe_mem_rf_wen),
    .wb_if_mem_i(exe_mem_wb_if_mem),
    .rd_o(wb_rd),
    .rf_wen_o(wb_rf_we),
    .wb_if_mem_o(mem_wb_wb_if_mem),
    .wdata_i(exe_mem_wdata),
    .wdata_o(mem_wb_wdata),
    .mem_data_i(dm_data_out),
    .mem_data_o(mem_wb_mem_data),
    .mem_csr_dat_i(mem_csr_dat),
    .mem_csr_dat_o(mem_wb_csr_dat)
  );

  //WB
  wb_mux WB_MUX_u(
    .if_mem(mem_wb_wb_if_mem),
    .alu_data(mem_wb_wdata),
    .mem_data(mem_wb_mem_data),
    .csr_data(mem_wb_csr_dat),
    .result(wb_wdata)
  );

  //tmp
  always_comb begin
    if(id_exe_rf_wen && (id_rs1 == id_exe_rd || id_rs2 == id_exe_rd) && id_exe_rd != 0
    || exe_mem_rf_wen && (id_rs1 == exe_mem_rd || id_rs2 == exe_mem_rd) && exe_mem_rd != 0
    || wb_rf_we && (id_rs1 == wb_rd || id_rs2 == wb_rd) && wb_rd != 0)begin
      exe_stall_req = 1;
    end else begin
      exe_stall_req = 0;
    end
  end

  // Forward Unit
  logic exe_is_load;
  assign exe_is_load = id_exe_mem_en && id_exe_rf_wen;
  Forward_Unit FU_u(
    .id_exe_rs1(id_exe_rs1),
    .id_exe_rs2(id_exe_rs2),
    .exe_mem_rd(exe_mem_rd),
    .exe_mem_rf_wen(exe_mem_rf_wen),
    .exe_mem_dat(exe_mem_wdata),
    .if_id_rs1(id_rs1),
    .if_id_rs2(id_rs2),
    .id_exe_rd(id_exe_rd),
    .exe_is_load(exe_is_load),
    .use_mem_dat_a(use_mem_dat_a_o),
    .use_mem_dat_b(use_mem_dat_b_o),
    .mem_wb_dat(mem_wb_wdata),
    .id_exe_alu_mux_a(id_exe_alu_mux_a),
    .id_exe_alu_mux_b(id_exe_alu_mux_b),
    .alu_mux_a(alu_mux_a_code),
    .alu_mux_b(alu_mux_b_code),
    .alu_a_forward(alu_mux_a_forward),
    .alu_b_forward(alu_mux_b_forward),
    //.exe_stall_req(exe_stall_req),
    .pass_use_mem_dat_a(use_mem_dat_a_i),
    .pass_use_mem_dat_b(use_mem_dat_b_i),
    .branch_rs1(branch_rs1_hazard),
    .branch_rs2(branch_rs2_hazard)
  );
  
  // slaves
  logic [ADDR_WIDTH-1:0] wbs_adr_o;
  logic [DATA_WIDTH-1:0] wbs_dat_i;
  logic [DATA_WIDTH-1:0] wbs_dat_o;
  logic wbs_we_o;
  logic [DATA_WIDTH/8-1:0] wbs_sel_o;
  logic wbs_stb_o;
  logic wbs_ack_i;
  logic wbs_cyc_o;
  wb_arbiter_2 sram_arbiter(
    .clk(sys_clk),
    .rst(sys_rst),

    .wbm0_adr_i(im_wb_adr_o),
    .wbm0_dat_i(im_wb_dat_o),
    .wbm0_dat_o(im_wb_dat_i),
    .wbm0_we_i(im_wb_we_o),
    .wbm0_sel_i(im_wb_sel_o),
    .wbm0_stb_i(im_wb_stb_o),
    .wbm0_ack_o(im_wb_ack_i),
    .wbm0_cyc_i(im_wb_cyc_o),

    .wbm1_adr_i(dm_wb_adr_o),
    .wbm1_dat_i(dm_wb_dat_o),
    .wbm1_dat_o(dm_wb_dat_i),
    .wbm1_we_i(dm_wb_we_o),
    .wbm1_sel_i(dm_wb_sel_o),
    .wbm1_stb_i(dm_wb_stb_o),
    .wbm1_ack_o(dm_wb_ack_i),
    .wbm1_cyc_i(dm_wb_cyc_o),

    .wbs_adr_o(wbs_adr_o),
    .wbs_dat_i(wbs_dat_i),
    .wbs_dat_o(wbs_dat_o),
    .wbs_we_o(wbs_we_o),
    .wbs_sel_o(wbs_sel_o),
    .wbs_stb_o(wbs_stb_o),
    .wbs_ack_i(wbs_ack_i),
    .wbs_cyc_o(wbs_cyc_o)
  );

  // Wishbone MUX (Masters) => bus slaves
  logic wbs0_cyc_o;
  logic wbs0_stb_o;
  logic wbs0_ack_i;
  logic [31:0] wbs0_adr_o;
  logic [31:0] wbs0_dat_o;
  logic [31:0] wbs0_dat_i;
  logic [3:0] wbs0_sel_o;
  logic wbs0_we_o;

  logic wbs1_cyc_o;
  logic wbs1_stb_o;
  logic wbs1_ack_i;
  logic [31:0] wbs1_adr_o;
  logic [31:0] wbs1_dat_o;
  logic [31:0] wbs1_dat_i;
  logic [3:0] wbs1_sel_o;
  logic wbs1_we_o;

  logic wbs2_cyc_o;
  logic wbs2_stb_o;
  logic wbs2_ack_i;
  logic [31:0] wbs2_adr_o;
  logic [31:0] wbs2_dat_o;
  logic [31:0] wbs2_dat_i;
  logic [3:0] wbs2_sel_o;
  logic wbs2_we_o;
  
  logic wbs3_cyc_o;
  logic wbs3_stb_o;
  logic wbs3_ack_i;
  logic [31:0] wbs3_adr_o;
  logic [31:0] wbs3_dat_o;
  logic [31:0] wbs3_dat_i;
  logic [3:0] wbs3_sel_o;
  logic wbs3_we_o;

  wb_mux_4 wb_mux (
      .clk(sys_clk),
      .rst(sys_rst),

      // Master interface (to Lab5 master)
      .wbm_adr_i(wbs_adr_o),
      .wbm_dat_i(wbs_dat_o),
      .wbm_dat_o(wbs_dat_i),
      .wbm_we_i (wbs_we_o),
      .wbm_sel_i(wbs_sel_o),
      .wbm_stb_i(wbs_stb_o),
      .wbm_ack_o(wbs_ack_i),
      .wbm_err_o(),
      .wbm_rty_o(),
      .wbm_cyc_i(wbs_cyc_o),

      // Slave interface 0 (to BaseRAM controller)
      // Address range: 0x8000_0000 ~ 0x803F_FFFF
      .wbs0_addr    (32'h8000_0000),
      .wbs0_addr_msk(32'hFFC0_0000),

      .wbs0_adr_o(wbs0_adr_o),
      .wbs0_dat_i(wbs0_dat_i),
      .wbs0_dat_o(wbs0_dat_o),
      .wbs0_we_o (wbs0_we_o),
      .wbs0_sel_o(wbs0_sel_o),
      .wbs0_stb_o(wbs0_stb_o),
      .wbs0_ack_i(wbs0_ack_i),
      .wbs0_err_i('0),
      .wbs0_rty_i('0),
      .wbs0_cyc_o(wbs0_cyc_o),

      // Slave interface 1 (to ExtRAM controller)
      // Address range: 0x8040_0000 ~ 0x807F_FFFF
      .wbs1_addr    (32'h8040_0000),
      .wbs1_addr_msk(32'hFFC0_0000),

      .wbs1_adr_o(wbs1_adr_o),
      .wbs1_dat_i(wbs1_dat_i),
      .wbs1_dat_o(wbs1_dat_o),
      .wbs1_we_o (wbs1_we_o),
      .wbs1_sel_o(wbs1_sel_o),
      .wbs1_stb_o(wbs1_stb_o),
      .wbs1_ack_i(wbs1_ack_i),
      .wbs1_err_i('0),
      .wbs1_rty_i('0),
      .wbs1_cyc_o(wbs1_cyc_o),

      // Slave interface 2 (to UART controller)
      // Address range: 0x1000_0000 ~ 0x1000_FFFF
      .wbs2_addr    (32'h1000_0000),
      .wbs2_addr_msk(32'hFFFF_0000),

      .wbs2_adr_o(wbs2_adr_o),
      .wbs2_dat_i(wbs2_dat_i),
      .wbs2_dat_o(wbs2_dat_o),
      .wbs2_we_o (wbs2_we_o),
      .wbs2_sel_o(wbs2_sel_o),
      .wbs2_stb_o(wbs2_stb_o),
      .wbs2_ack_i(wbs2_ack_i),
      .wbs2_err_i('0),
      .wbs2_rty_i('0),
      .wbs2_cyc_o(wbs2_cyc_o),

      // Slave interface 3 (to mtime controller)
      // Address range: 0x0200_0000 ~ 0x0200_FFFF
      .wbs3_addr    (32'h0200_0000),
      .wbs3_addr_msk(32'hFFFF_0000),

      .wbs3_adr_o(wbs3_adr_o),
      .wbs3_dat_i(wbs3_dat_i),
      .wbs3_dat_o(wbs3_dat_o),
      .wbs3_we_o (wbs3_we_o),
      .wbs3_sel_o(wbs3_sel_o),
      .wbs3_stb_o(wbs3_stb_o),
      .wbs3_ack_i(wbs3_ack_i),
      .wbs3_err_i('0),
      .wbs3_rty_i('0),
      .wbs3_cyc_o(wbs3_cyc_o)
  );

  /* =========== Lab5 MUX end =========== */

  /* =========== Lab5 Slaves begin =========== */
  sram_controller #(
      .SRAM_ADDR_WIDTH(20),
      .SRAM_DATA_WIDTH(32)
  ) sram_controller_base (
      .clk_i(sys_clk),
      .rst_i(sys_rst),

      // Wishbone slave (to MUX)
      .wb_cyc_i(wbs0_cyc_o),
      .wb_stb_i(wbs0_stb_o),
      .wb_ack_o(wbs0_ack_i),
      .wb_adr_i(wbs0_adr_o),
      .wb_dat_i(wbs0_dat_o),
      .wb_dat_o(wbs0_dat_i),
      .wb_sel_i(wbs0_sel_o),
      .wb_we_i (wbs0_we_o),

      // To SRAM chip
      .sram_addr(base_ram_addr),
      .sram_data(base_ram_data),
      .sram_ce_n(base_ram_ce_n),
      .sram_oe_n(base_ram_oe_n),
      .sram_we_n(base_ram_we_n),
      .sram_be_n(base_ram_be_n)
  );

  sram_controller #(
      .SRAM_ADDR_WIDTH(20),
      .SRAM_DATA_WIDTH(32)
  ) sram_controller_ext (
      .clk_i(sys_clk),
      .rst_i(sys_rst),

      // Wishbone slave (to MUX)
      .wb_cyc_i(wbs1_cyc_o),
      .wb_stb_i(wbs1_stb_o),
      .wb_ack_o(wbs1_ack_i),
      .wb_adr_i(wbs1_adr_o),
      .wb_dat_i(wbs1_dat_o),
      .wb_dat_o(wbs1_dat_i),
      .wb_sel_i(wbs1_sel_o),
      .wb_we_i (wbs1_we_o),

      // To SRAM chip
      .sram_addr(ext_ram_addr),
      .sram_data(ext_ram_data),
      .sram_ce_n(ext_ram_ce_n),
      .sram_oe_n(ext_ram_oe_n),
      .sram_we_n(ext_ram_we_n),
      .sram_be_n(ext_ram_be_n)
  );

  // ä¸²å£æ§åˆ¶å™¨æ¨¡ï¿?????
  // NOTE: å¦‚æœä¿®æ”¹ç³»ç»Ÿæ—¶é’Ÿé¢‘ç‡ï¼Œä¹Ÿï¿?????è¦ä¿®æ”¹æ­¤å¤„çš„æ—¶é’Ÿé¢‘ç‡å‚æ•°
  uart_controller #(
      .CLK_FREQ(50_000_000),
      .BAUD    (115200)
  ) uart_controller (
      .clk_i(sys_clk),
      .rst_i(sys_rst),

      .wb_cyc_i(wbs2_cyc_o),
      .wb_stb_i(wbs2_stb_o),
      .wb_ack_o(wbs2_ack_i),
      .wb_adr_i(wbs2_adr_o),
      .wb_dat_i(wbs2_dat_o),
      .wb_dat_o(wbs2_dat_i),
      .wb_sel_i(wbs2_sel_o),
      .wb_we_i (wbs2_we_o),

      // to UART pins
      .uart_txd_o(txd),
      .uart_rxd_i(rxd)
  );

  mtime_controller u_mtime_controller (
      .clk_i(sys_clk),
      .rst_i(sys_rst),

      .wb_cyc_i(wbs3_cyc_o),
      .wb_stb_i(wbs3_stb_o),
      .wb_ack_o(wbs3_ack_i),
      .wb_adr_i(wbs3_adr_o),
      .wb_dat_i(wbs3_dat_o),
      .wb_dat_o(wbs3_dat_i),
      .wb_sel_i(wbs3_sel_o),
      .wb_we_i (wbs3_we_o),

      .time_interrupt_o(time_interrupt)
  );

  /* =========== Lab5 Slaves end =========== */
  
  // ï¿½ï¿½ï¿½ï¿½debugï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
//  assign leds[0] = if_stall_req;
//  assign leds[1] = mem_stall_req;
//  assign leds[2] = id_flush_req;
//  assign leds[3] = exe_stall_req;
//  assign leds[4] = pc_stall;
//  assign leds[5] = if_id_stall;
//  assign leds[6] = if_id_bubble;
//  assign leds[7] = id_exe_stall;
//  assign leds[8] = id_exe_bubble;
//  assign leds[9] = exe_mem_stall;
//  assign leds[10] = exe_mem_bubble;
//  assign leds[11] = mem_wb_stall;
//  assign leds[12] = mem_wb_bubble;
//  assign leds[13] = pipeline_stall;
//  assign leds[14] = 0;
//  assign leds[15] = 0;
    assign leds = pc_addr[15:0];

endmodule
