
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003113                       # Number of seconds simulated
sim_ticks                                  3113414000                       # Number of ticks simulated
final_tick                                 3113414000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 255415                       # Simulator instruction rate (inst/s)
host_op_rate                                   279041                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              235585861                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666984                       # Number of bytes of host memory used
host_seconds                                    13.22                       # Real time elapsed on the host
sim_insts                                     3375461                       # Number of instructions simulated
sim_ops                                       3687698                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED   3113414000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst             46208                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            127872                       # Number of bytes read from this memory
system.physmem.bytes_read::total               174080                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        46208                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           46208                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks          768                       # Number of bytes written to this memory
system.physmem.bytes_written::total               768                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                722                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1998                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2720                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks              12                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                   12                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst             14841585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             41071313                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                55912898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        14841585                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           14841585                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            246675                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 246675                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            246675                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            14841585                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            41071313                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               56159573                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   3113414000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  366861                       # Number of BP lookups
system.cpu.branchPred.condPredicted            299395                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             31453                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               291882                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  270125                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.545960                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   11307                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                808                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            7429                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               6202                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1227                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2317                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3113414000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3113414000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3113414000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3113414000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   23                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3113414000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3113415                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             531911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3808890                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      366861                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             287634                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2529253                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   63132                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingTrapStallCycles           157                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    494296                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  4206                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3092887                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.355480                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.892763                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   878244     28.40%     28.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   236941      7.66%     36.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1977702     63.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3092887                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.117832                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.223380                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   546957                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                387442                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1755857                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                371639                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  30992                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                51615                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   591                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                4104817                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   913                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  30992                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   673258                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   21013                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11372                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2000684                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                355568                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4068475                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                 244366                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   4579                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4056476                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              19106463                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5825157                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3629681                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   426731                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                459                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            463                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    402550                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               699118                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              353498                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             25851                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            20866                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3992651                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 874                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3767909                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             56703                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          305763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1033141                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3092887                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.218250                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.589250                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              273099      8.83%      8.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1871667     60.52%     69.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              948121     30.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3092887                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1937339     94.63%     94.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      8      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  84346      4.12%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 25483      1.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2745446     72.86%     72.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1195      0.03%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               689195     18.29%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              332057      8.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3767909                       # Type of FU issued
system.cpu.iq.rate                           1.210217                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2047176                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.543319                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           12732550                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4299367                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3735914                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5815069                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1275                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        24692                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           95                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        24972                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           52                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           123                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  30992                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   17768                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   656                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3993533                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             29369                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                699118                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               353498                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                458                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    15                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             95                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          17954                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13080                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                31034                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3740550                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                686815                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27357                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             8                       # number of nop insts executed
system.cpu.iew.exec_refs                      1017318                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   269097                       # Number of branches executed
system.cpu.iew.exec_stores                     330503                       # Number of stores executed
system.cpu.iew.exec_rate                     1.201430                       # Inst execution rate
system.cpu.iew.wb_sent                        3736678                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3735930                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2885479                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4769226                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.199946                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.605020                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          305771                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             854                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             30879                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3045334                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.210934                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.009946                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       505560     16.60%     16.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1868183     61.35%     77.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       389980     12.81%     90.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       175660      5.77%     96.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        36388      1.19%     97.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        60819      2.00%     99.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2894      0.10%     99.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1236      0.04%     99.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         4614      0.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3045334                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3375461                       # Number of instructions committed
system.cpu.commit.committedOps                3687698                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1002939                       # Number of memory references committed
system.cpu.commit.loads                        674418                       # Number of loads committed
system.cpu.commit.membars                         416                       # Number of memory barriers committed
system.cpu.commit.branches                     266214                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   3440830                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 7401                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2683573     72.77%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1186      0.03%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          674418     18.29%     91.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         328505      8.91%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3687698                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  4614                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7033890                       # The number of ROB reads
system.cpu.rob.rob_writes                     8034563                       # The number of ROB writes
system.cpu.timesIdled                             540                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           20528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3375461                       # Number of Instructions Simulated
system.cpu.committedOps                       3687698                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.922367                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.922367                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.084167                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.084167                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5356202                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2942447                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  13267600                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   737762                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1017910                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    831                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3113414000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              2883                       # number of replacements
system.cpu.dcache.tags.tagsinuse           501.747903                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1000169                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3395                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            294.600589                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         394335500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   501.747903                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.979976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4058207                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4058207                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3113414000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       682907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          682907                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       316434                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         316434                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          413                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          413                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          415                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          415                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        999341                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           999341                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       999341                       # number of overall hits
system.cpu.dcache.overall_hits::total          999341                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3284                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        10248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10248                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        13532                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13532                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        13532                       # number of overall misses
system.cpu.dcache.overall_misses::total         13532                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     83663000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     83663000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    394810936                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    394810936                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       112000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       112000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    478473936                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    478473936                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    478473936                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    478473936                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       686191                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       686191                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       326682                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       326682                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          415                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          415                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          415                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          415                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1012873                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1012873                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1012873                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1012873                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004786                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031370                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031370                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.004819                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004819                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.013360                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013360                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.013360                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013360                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 25475.943971                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25475.943971                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38525.657299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38525.657299                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        56000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        56000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 35358.700562                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35358.700562                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 35358.700562                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35358.700562                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2145                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                96                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.343750                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2264                       # number of writebacks
system.cpu.dcache.writebacks::total              2264                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1953                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1953                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         8184                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8184                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        10137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        10137                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10137                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1331                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2064                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2064                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3395                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     31785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    114396437                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    114396437                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    146181437                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    146181437                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    146181437                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    146181437                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001940                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001940                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003352                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003352                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003352                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003352                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23880.540947                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23880.540947                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55424.630329                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55424.630329                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43057.860677                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43057.860677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43057.860677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43057.860677                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3113414000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               286                       # number of replacements
system.cpu.icache.tags.tagsinuse           487.113086                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              493348                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            633.309371                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   487.113086                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.951393                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.951393                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          492                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1977963                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1977963                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3113414000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       493348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          493348                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        493348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           493348                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       493348                       # number of overall hits
system.cpu.icache.overall_hits::total          493348                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          948                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           948                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          948                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            948                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          948                       # number of overall misses
system.cpu.icache.overall_misses::total           948                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     56057000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56057000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     56057000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56057000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     56057000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56057000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       494296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       494296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       494296                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       494296                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       494296                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       494296                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001918                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001918                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001918                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001918                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001918                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001918                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59131.856540                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59131.856540                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59131.856540                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59131.856540                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59131.856540                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59131.856540                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          286                       # number of writebacks
system.cpu.icache.writebacks::total               286                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          169                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          169                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          169                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          779                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          779                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          779                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          779                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          779                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          779                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     46961000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46961000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     46961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     46961000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46961000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001576                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001576                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001576                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001576                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60283.697047                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60283.697047                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60283.697047                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60283.697047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60283.697047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60283.697047                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3113414000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                        71                       # number of replacements
system.l2.tags.tagsinuse                  1980.795549                       # Cycle average of tags in use
system.l2.tags.total_refs                        4510                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2723                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.656261                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.627921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        674.983550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1303.184078                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.164791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.318160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.483593                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2223                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.647461                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     31707                       # Number of tag accesses
system.l2.tags.data_accesses                    31707                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3113414000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         2264                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2264                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          268                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              268                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   343                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 55                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           1046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1046                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  1389                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1444                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   55                       # number of overall hits
system.l2.overall_hits::cpu.data                 1389                       # number of overall hits
system.l2.overall_hits::total                    1444                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             1724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1724                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           724                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              724                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             282                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 724                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2006                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2730                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                724                       # number of overall misses
system.l2.overall_misses::cpu.data               2006                       # number of overall misses
system.l2.overall_misses::total                  2730                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    105626500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     105626500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     44361000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44361000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     17307000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17307000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      44361000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     122933500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        167294500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     44361000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    122933500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       167294500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         2264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          268                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          268                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           2067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         1328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               779                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              3395                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4174                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              779                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             3395                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4174                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.834059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.834059                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.929397                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.929397                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.212349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.212349                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.929397                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.590869                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.654049                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.929397                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.590869                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.654049                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 61268.271462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61268.271462                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 61272.099448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61272.099448                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 61372.340426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61372.340426                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 61272.099448                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 61282.901296                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61280.036630                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 61272.099448                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 61282.901296                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61280.036630                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                   12                       # number of writebacks
system.l2.writebacks::total                        12                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1724                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          722                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          274                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2720                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2720                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     88386500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     88386500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     37026500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37026500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     14131000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14131000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     37026500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    102517500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    139544000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     37026500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    102517500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    139544000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.834059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.834059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.926829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.926829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.206325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.206325                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.926829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.588513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.651653                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.926829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.588513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.651653                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 51268.271462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51268.271462                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 51283.240997                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51283.240997                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 51572.992701                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51572.992701                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 51283.240997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 51310.060060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51302.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 51283.240997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 51310.060060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51302.941176                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2941                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           42                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3113414000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                996                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1724                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1724                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           996                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port         5482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       174848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  174848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2899                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2899    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2899                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4412360                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13600000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7343                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         3171                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           97                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             32                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           31                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3113414000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2107                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2276                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          286                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             678                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2067                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2067                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           779                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1328                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         9673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        68160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       362176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 430336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              71                       # Total snoops (count)
system.tol2bus.snoopTraffic                       768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4245                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031095                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.174948                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4114     96.91%     96.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    130      3.06%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4245                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            6221500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1169498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5096492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
