{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588107671422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588107671429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 00:01:11 2020 " "Processing started: Wed Apr 29 00:01:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588107671429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588107671429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off compression_video -c compression_video " "Command: quartus_map --read_settings_files=on --write_settings_files=off compression_video -c compression_video" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588107671429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588107672671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588107672671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lines.v 1 1 " "Found 1 design units, including 1 entities, in source file lines.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_video " "Found entity 1: compression_video" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588107687701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588107687701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588107687706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1 " "Found entity 1: RAM_1" {  } { { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588107687710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588107687710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588107687715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588107687715 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_from_RAM Lines.v(82) " "Verilog HDL Implicit Net warning at Lines.v(82): created implicit net for \"data_from_RAM\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588107687715 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "compression_video " "Elaborating entity \"compression_video\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588107687831 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data_from_RAM5 Lines.v(20) " "Verilog HDL warning at Lines.v(20): object data_from_RAM5 used but never assigned" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1588107687831 "|compression_video"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out Lines.v(21) " "Verilog HDL or VHDL warning at Lines.v(21): object \"data_out\" assigned a value but never read" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588107687831 "|compression_video"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i Lines.v(23) " "Verilog HDL or VHDL warning at Lines.v(23): object \"i\" assigned a value but never read" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588107687831 "|compression_video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lines.v(107) " "Verilog HDL assignment warning at Lines.v(107): truncated value with size 32 to match size of target (8)" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588107687832 "|compression_video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lines.v(108) " "Verilog HDL assignment warning at Lines.v(108): truncated value with size 32 to match size of target (8)" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588107687832 "|compression_video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lines.v(123) " "Verilog HDL assignment warning at Lines.v(123): truncated value with size 32 to match size of target (8)" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588107687832 "|compression_video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lines.v(138) " "Verilog HDL assignment warning at Lines.v(138): truncated value with size 32 to match size of target (8)" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588107687833 "|compression_video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lines.v(139) " "Verilog HDL assignment warning at Lines.v(139): truncated value with size 32 to match size of target (8)" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588107687833 "|compression_video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lines.v(168) " "Verilog HDL assignment warning at Lines.v(168): truncated value with size 32 to match size of target (8)" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588107687833 "|compression_video"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Lines.v(93) " "Verilog HDL Case Statement warning at Lines.v(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1588107687833 "|compression_video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lines.v(179) " "Verilog HDL assignment warning at Lines.v(179): truncated value with size 32 to match size of target (8)" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588107687834 "|compression_video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lines.v(182) " "Verilog HDL assignment warning at Lines.v(182): truncated value with size 32 to match size of target (8)" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588107687834 "|compression_video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lines.v(185) " "Verilog HDL assignment warning at Lines.v(185): truncated value with size 32 to match size of target (8)" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588107687834 "|compression_video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lines.v(188) " "Verilog HDL assignment warning at Lines.v(188): truncated value with size 32 to match size of target (8)" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588107687834 "|compression_video"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Lines.v(177) " "Verilog HDL Case Statement warning at Lines.v(177): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 177 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1588107687834 "|compression_video"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_pix Lines.v(14) " "Output port \"output_pix\" at Lines.v(14) has no driver" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588107687835 "|compression_video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_1 RAM_1:RAM_1 " "Elaborating entity \"RAM_1\" for hierarchy \"RAM_1:RAM_1\"" {  } { { "Lines.v" "RAM_1" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588107687864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_1:RAM_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_1:RAM_1\|altsyncram:altsyncram_component\"" {  } { { "RAM_1.v" "altsyncram_component" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588107687984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_1:RAM_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_1:RAM_1\|altsyncram:altsyncram_component\"" {  } { { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588107687998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_1:RAM_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_1:RAM_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588107687998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588107687998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588107687998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588107687998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588107687998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2640 " "Parameter \"numwords_a\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588107687998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588107687998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588107687998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588107687998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588107687998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588107687998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588107687998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588107687998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588107687998 ""}  } { { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588107687998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l5g1 " "Found entity 1: altsyncram_l5g1" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588107688058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588107688058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l5g1 RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated " "Elaborating entity \"altsyncram_l5g1\" for hierarchy \"RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588107688059 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[0\] " "Synthesized away node \"RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_5|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[1\] " "Synthesized away node \"RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_5|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[2\] " "Synthesized away node \"RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_5|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[3\] " "Synthesized away node \"RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_5|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[4\] " "Synthesized away node \"RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_5|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[5\] " "Synthesized away node \"RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_5|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[6\] " "Synthesized away node \"RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_5|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[7\] " "Synthesized away node \"RAM_1:RAM_5\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_5|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[0\] " "Synthesized away node \"RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_4|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[1\] " "Synthesized away node \"RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_4|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[2\] " "Synthesized away node \"RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_4|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[3\] " "Synthesized away node \"RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_4|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[4\] " "Synthesized away node \"RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_4|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[5\] " "Synthesized away node \"RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_4|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[6\] " "Synthesized away node \"RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_4|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[7\] " "Synthesized away node \"RAM_1:RAM_4\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_4|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[0\] " "Synthesized away node \"RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_3|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[1\] " "Synthesized away node \"RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_3|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[2\] " "Synthesized away node \"RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_3|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[3\] " "Synthesized away node \"RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_3|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[4\] " "Synthesized away node \"RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_3|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[5\] " "Synthesized away node \"RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_3|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[6\] " "Synthesized away node \"RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_3|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[7\] " "Synthesized away node \"RAM_1:RAM_3\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_3|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[0\] " "Synthesized away node \"RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_2|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[1\] " "Synthesized away node \"RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_2|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[2\] " "Synthesized away node \"RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_2|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[3\] " "Synthesized away node \"RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_2|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[4\] " "Synthesized away node \"RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_2|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[5\] " "Synthesized away node \"RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_2|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[6\] " "Synthesized away node \"RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_2|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[7\] " "Synthesized away node \"RAM_1:RAM_2\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_2|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[0\] " "Synthesized away node \"RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_1|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[1\] " "Synthesized away node \"RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_1|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[2\] " "Synthesized away node \"RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_1|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[3\] " "Synthesized away node \"RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_1|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[4\] " "Synthesized away node \"RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_1|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[5\] " "Synthesized away node \"RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_1|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[6\] " "Synthesized away node \"RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_1|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[7\] " "Synthesized away node \"RAM_1:RAM_1\|altsyncram:altsyncram_component\|altsyncram_l5g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_l5g1.tdf" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/db/altsyncram_l5g1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_1.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v" 88 0 0 } } { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107688306 "|compression_video|RAM_1:RAM_1|altsyncram:altsyncram_component|altsyncram_l5g1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588107688306 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588107688306 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588107688538 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[0\] GND " "Pin \"output_pix\[0\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[1\] GND " "Pin \"output_pix\[1\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[2\] GND " "Pin \"output_pix\[2\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[3\] GND " "Pin \"output_pix\[3\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[4\] GND " "Pin \"output_pix\[4\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[5\] GND " "Pin \"output_pix\[5\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[6\] GND " "Pin \"output_pix\[6\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[7\] GND " "Pin \"output_pix\[7\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[8\] GND " "Pin \"output_pix\[8\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[9\] GND " "Pin \"output_pix\[9\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[10\] GND " "Pin \"output_pix\[10\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[11\] GND " "Pin \"output_pix\[11\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[12\] GND " "Pin \"output_pix\[12\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[13\] GND " "Pin \"output_pix\[13\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[14\] GND " "Pin \"output_pix\[14\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_pix\[15\] GND " "Pin \"output_pix\[15\]\" is stuck at GND" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588107688562 "|compression_video|output_pix[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588107688562 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588107688574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588107688825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588107688825 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_in " "No output dependent on input pin \"clk_in\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|clk_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_out " "No output dependent on input pin \"clk_out\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|clk_out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "newline " "No output dependent on input pin \"newline\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|newline"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lines\[0\] " "No output dependent on input pin \"lines\[0\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|lines[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lines\[1\] " "No output dependent on input pin \"lines\[1\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|lines[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lines\[2\] " "No output dependent on input pin \"lines\[2\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|lines[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lines\[3\] " "No output dependent on input pin \"lines\[3\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|lines[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lines\[4\] " "No output dependent on input pin \"lines\[4\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|lines[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lines\[5\] " "No output dependent on input pin \"lines\[5\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|lines[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lines\[6\] " "No output dependent on input pin \"lines\[6\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|lines[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lines\[7\] " "No output dependent on input pin \"lines\[7\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|lines[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lines\[8\] " "No output dependent on input pin \"lines\[8\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|lines[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lines\[9\] " "No output dependent on input pin \"lines\[9\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|lines[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lines\[10\] " "No output dependent on input pin \"lines\[10\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|lines[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lines\[11\] " "No output dependent on input pin \"lines\[11\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|lines[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_pix\[0\] " "No output dependent on input pin \"input_pix\[0\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|input_pix[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_pix\[1\] " "No output dependent on input pin \"input_pix\[1\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|input_pix[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_pix\[2\] " "No output dependent on input pin \"input_pix\[2\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|input_pix[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_pix\[3\] " "No output dependent on input pin \"input_pix\[3\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|input_pix[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_pix\[4\] " "No output dependent on input pin \"input_pix\[4\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|input_pix[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_pix\[5\] " "No output dependent on input pin \"input_pix\[5\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|input_pix[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_pix\[6\] " "No output dependent on input pin \"input_pix\[6\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|input_pix[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_pix\[7\] " "No output dependent on input pin \"input_pix\[7\]\"" {  } { { "Lines.v" "" { Text "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588107689089 "|compression_video|input_pix[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588107689089 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588107689089 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588107689089 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588107689089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588107689144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 00:01:29 2020 " "Processing ended: Wed Apr 29 00:01:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588107689144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588107689144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588107689144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588107689144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588107692426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588107692431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 00:01:30 2020 " "Processing started: Wed Apr 29 00:01:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588107692431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588107692431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off compression_video -c compression_video " "Command: quartus_fit --read_settings_files=off --write_settings_files=off compression_video -c compression_video" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588107692431 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588107693493 ""}
{ "Info" "0" "" "Project  = compression_video" {  } {  } 0 0 "Project  = compression_video" 0 0 "Fitter" 0 0 1588107693493 ""}
{ "Info" "0" "" "Revision = compression_video" {  } {  } 0 0 "Revision = compression_video" 0 0 "Fitter" 0 0 1588107693493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588107693616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588107693617 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "compression_video EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design compression_video" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1588107693857 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1588107693968 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1588107693968 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588107694617 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588107694755 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588107695308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588107695308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588107695308 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588107695308 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588107695399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588107695399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588107695399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588107695399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588107695399 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588107695399 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588107695445 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1588107695893 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "compression_video.sdc " "Synopsys Design Constraints File file not found: 'compression_video.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588107696492 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588107696518 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1588107696518 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1588107696518 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1588107696519 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1588107696519 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1588107696520 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588107696574 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588107696575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588107696575 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588107696575 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588107696576 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588107696576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588107696576 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588107696576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588107696576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1588107696576 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588107696576 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 2.5V 25 16 0 " "Number of I/O pins in group: 41 (unused VREF, 2.5V VCCIO, 25 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1588107696594 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1588107696594 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1588107696594 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588107696594 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588107696594 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588107696594 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588107696594 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588107696594 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588107696594 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588107696594 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588107696594 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1588107696594 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1588107696594 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588107696615 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1588107696787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588107697674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588107697806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588107697927 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588107698022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588107698022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588107698290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588107698649 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588107698649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588107698691 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1588107698691 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588107698691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588107698694 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588107698829 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588107698866 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588107699191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588107699191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588107699549 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588107699835 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/output_files/compression_video.fit.smsg " "Generated suppressed messages file C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/output_files/compression_video.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588107700114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5488 " "Peak virtual memory: 5488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588107700518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 00:01:40 2020 " "Processing ended: Wed Apr 29 00:01:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588107700518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588107700518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588107700518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588107700518 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588107703069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588107703074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 00:01:42 2020 " "Processing started: Wed Apr 29 00:01:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588107703074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588107703074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off compression_video -c compression_video " "Command: quartus_asm --read_settings_files=off --write_settings_files=off compression_video -c compression_video" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588107703074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588107703347 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1588107703950 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588107703972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588107704540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 00:01:44 2020 " "Processing ended: Wed Apr 29 00:01:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588107704540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588107704540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588107704540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588107704540 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588107705335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588107706190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588107706195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 00:01:45 2020 " "Processing started: Wed Apr 29 00:01:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588107706195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588107706195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta compression_video -c compression_video " "Command: quartus_sta compression_video -c compression_video" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588107706195 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588107706322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588107706519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588107706519 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1588107706566 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1588107706566 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "compression_video.sdc " "Synopsys Design Constraints File file not found: 'compression_video.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1588107706729 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588107706730 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588107706730 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588107706730 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1588107706730 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588107706731 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588107706731 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1588107706739 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588107706750 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107706752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107706776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107706782 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107706790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107706796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107706801 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588107706813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588107706843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588107707365 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588107707404 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588107707404 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588107707404 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588107707404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107707405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107707420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107707432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107707442 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107707452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107707462 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588107707469 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588107707528 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588107707528 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588107707528 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588107707528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107707536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107707562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107707569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107707669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588107707715 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588107708090 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588107708090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588107708150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 00:01:48 2020 " "Processing ended: Wed Apr 29 00:01:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588107708150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588107708150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588107708150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588107708150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1588107709507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588107709512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 00:01:49 2020 " "Processing started: Wed Apr 29 00:01:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588107709512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588107709512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off compression_video -c compression_video " "Command: quartus_eda --read_settings_files=off --write_settings_files=off compression_video -c compression_video" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588107709512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1588107710017 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compression_video_6_1200mv_85c_slow.vo C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/ simulation " "Generated file compression_video_6_1200mv_85c_slow.vo in folder \"C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588107710340 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compression_video_6_1200mv_0c_slow.vo C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/ simulation " "Generated file compression_video_6_1200mv_0c_slow.vo in folder \"C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588107710394 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compression_video_min_1200mv_0c_fast.vo C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/ simulation " "Generated file compression_video_min_1200mv_0c_fast.vo in folder \"C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588107710427 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compression_video.vo C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/ simulation " "Generated file compression_video.vo in folder \"C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588107710460 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compression_video_6_1200mv_85c_v_slow.sdo C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/ simulation " "Generated file compression_video_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588107710505 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compression_video_6_1200mv_0c_v_slow.sdo C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/ simulation " "Generated file compression_video_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588107710523 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compression_video_min_1200mv_0c_v_fast.sdo C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/ simulation " "Generated file compression_video_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588107710540 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compression_video_v.sdo C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/ simulation " "Generated file compression_video_v.sdo in folder \"C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588107710553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588107710621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 00:01:50 2020 " "Processing ended: Wed Apr 29 00:01:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588107710621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588107710621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588107710621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588107710621 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 117 s " "Quartus Prime Full Compilation was successful. 0 errors, 117 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588107711277 ""}
