[
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"TopFile.InstructionMemory",
    "name":"TopFile.InstructionMemory.imem.v",
    "text":"module BindsTo_0_InstructionMemory(\n  input         clock,\n  input  [9:0]  io_addr,\n  output [31:0] io_inst\n);\n\ninitial begin\n  $readmemh(\"src/main/scala/Datapath/instrFile.txt\", InstructionMemory.imem);\nend\n                      endmodule\n\nbind InstructionMemory BindsTo_0_InstructionMemory BindsTo_0_InstructionMemory_Inst(.*);"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>io_rdata1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_16"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_17"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_18"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_19"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_20"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_21"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_22"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_23"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_24"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_25"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_26"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_27"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_28"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_29"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_30"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopFile|FRegisterFile>regs_31"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"TopFile.InstructionMemory.imem",
    "fileName":"src/main/scala/Datapath/instrFile.txt",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"imem"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/Top_File_Test"
  }
]