###############################################################
#  Generated by:      Cadence Tempus 20.10-p003_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Sun Jan 11 16:17:57 2026
#  Design:            picorv32
#  Command:           report_timing > $report_dir/timing_report_dft_maxfreq.rpt
###############################################################
Path 1: MET Setup Check with Pin cpuregs_reg[1][31]/CK 
Endpoint:   cpuregs_reg[1][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.457
+ Phase Shift                   5.000
= Required Time                 4.543
- Arrival Time                  4.443
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------
      Instance            Arc          Cell       Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      reg_pc_reg[2]       CK ^         -          -      0.000    0.100  
      reg_pc_reg[2]       CK ^ -> Q ^  SDFFQX4    0.326  0.326    0.426  
      add_1390_30_g537    A ^ -> Y v   NAND2X1    0.106  0.432    0.532  
      add_1390_30_g535    B v -> Y ^   NOR2X1     0.126  0.558    0.658  
      add_1390_30_g533    B ^ -> Y v   NAND2XL    0.153  0.711    0.811  
      add_1390_30_g531    B v -> Y ^   NOR2X1     0.142  0.853    0.953  
      add_1390_30_g529    B ^ -> Y v   NAND2X1    0.103  0.956    1.056  
      add_1390_30_g527    B v -> Y ^   NOR2XL     0.155  1.111    1.211  
      add_1390_30_g525    B ^ -> Y v   NAND2XL    0.183  1.294    1.394  
      add_1390_30_g523    B v -> Y ^   NOR2X1     0.163  1.457    1.557  
      add_1390_30_g521    B ^ -> Y v   NAND2X1    0.129  1.586    1.687  
      add_1390_30_g519    B v -> Y ^   NOR2X1     0.143  1.729    1.830  
      add_1390_30_g517    B ^ -> Y v   NAND2X1    0.149  1.878    1.979  
      add_1390_30_g515    B v -> Y ^   NOR2X2     0.124  2.002    2.102  
      add_1390_30_g513    B ^ -> Y v   NAND2X2    0.096  2.099    2.199  
      add_1390_30_g511    B v -> Y ^   NOR2X2     0.105  2.204    2.304  
      add_1390_30_g509    B ^ -> Y v   NAND2X2    0.093  2.297    2.397  
      add_1390_30_g507    B v -> Y ^   NOR2X2     0.104  2.401    2.502  
      add_1390_30_g505    B ^ -> Y v   NAND2X2    0.093  2.494    2.595  
      add_1390_30_g503    B v -> Y ^   NOR2X2     0.104  2.599    2.699  
      add_1390_30_g501    B ^ -> Y v   NAND2X2    0.093  2.692    2.792  
      add_1390_30_g499    B v -> Y ^   NOR2X2     0.104  2.796    2.896  
      add_1390_30_g497    B ^ -> Y v   NAND2X2    0.093  2.889    2.989  
      add_1390_30_g495    B v -> Y ^   NOR2X2     0.104  2.993    3.093  
      add_1390_30_g493    B ^ -> Y v   NAND2X2    0.081  3.074    3.175  
      add_1390_30_g491    B v -> Y ^   NOR2X1     0.121  3.195    3.295  
      add_1390_30_g489    B ^ -> Y ^   CLKAND2X2  0.150  3.345    3.446  
      add_1390_30_g486    B ^ -> Y v   NAND2X2    0.083  3.429    3.529  
      add_1390_30_g483    B v -> Y ^   NOR2X2     0.102  3.531    3.631  
      add_1390_30_g480    B ^ -> Y v   NAND2X2    0.071  3.602    3.702  
      add_1390_30_g555    B v -> Y ^   XNOR2XL    0.182  3.783    3.884  
      g132910             A1 ^ -> Y ^  AO22X1     0.659  4.443    4.543  
      cpuregs_reg[1][31]  D1 ^         SMDFFHQX1  0.000  4.443    4.543  
      --------------------------------------------------------------------

