../../../../../SIMULATION/verilog_libs/fsc0h_d_generic_core_30.lib.src