
NRF24L01_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bd8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08003d68  08003d68  00004d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e54  08003e54  00005054  2**0
                  CONTENTS
  4 .ARM          00000008  08003e54  08003e54  00004e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e5c  08003e5c  00005054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e5c  08003e5c  00004e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e60  08003e60  00004e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  08003e64  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005054  2**0
                  CONTENTS
 10 .bss          00000228  20000054  20000054  00005054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000027c  2000027c  00005054  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005054  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a915  00000000  00000000  00005084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001088  00000000  00000000  0000f999  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000002c0  00000000  00000000  00010a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000001f0  00000000  00000000  00010ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a980  00000000  00000000  00010ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006605  00000000  00000000  0002b858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008fec1  00000000  00000000  00031e5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000c1d1e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000010dc  00000000  00000000  000c1d64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004f  00000000  00000000  000c2e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003d50 	.word	0x08003d50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	08003d50 	.word	0x08003d50

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2lz>:
 8000b7c:	b538      	push	{r3, r4, r5, lr}
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2300      	movs	r3, #0
 8000b82:	4604      	mov	r4, r0
 8000b84:	460d      	mov	r5, r1
 8000b86:	f7ff ffa9 	bl	8000adc <__aeabi_dcmplt>
 8000b8a:	b928      	cbnz	r0, 8000b98 <__aeabi_d2lz+0x1c>
 8000b8c:	4620      	mov	r0, r4
 8000b8e:	4629      	mov	r1, r5
 8000b90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b94:	f000 b80a 	b.w	8000bac <__aeabi_d2ulz>
 8000b98:	4620      	mov	r0, r4
 8000b9a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b9e:	f000 f805 	bl	8000bac <__aeabi_d2ulz>
 8000ba2:	4240      	negs	r0, r0
 8000ba4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ba8:	bd38      	pop	{r3, r4, r5, pc}
 8000baa:	bf00      	nop

08000bac <__aeabi_d2ulz>:
 8000bac:	b5d0      	push	{r4, r6, r7, lr}
 8000bae:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <__aeabi_d2ulz+0x34>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4606      	mov	r6, r0
 8000bb4:	460f      	mov	r7, r1
 8000bb6:	f7ff fd1f 	bl	80005f8 <__aeabi_dmul>
 8000bba:	f000 f815 	bl	8000be8 <__aeabi_d2uiz>
 8000bbe:	4604      	mov	r4, r0
 8000bc0:	f7ff fca0 	bl	8000504 <__aeabi_ui2d>
 8000bc4:	4b07      	ldr	r3, [pc, #28]	@ (8000be4 <__aeabi_d2ulz+0x38>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f7ff fd16 	bl	80005f8 <__aeabi_dmul>
 8000bcc:	4602      	mov	r2, r0
 8000bce:	460b      	mov	r3, r1
 8000bd0:	4630      	mov	r0, r6
 8000bd2:	4639      	mov	r1, r7
 8000bd4:	f7ff fb58 	bl	8000288 <__aeabi_dsub>
 8000bd8:	f000 f806 	bl	8000be8 <__aeabi_d2uiz>
 8000bdc:	4621      	mov	r1, r4
 8000bde:	bdd0      	pop	{r4, r6, r7, pc}
 8000be0:	3df00000 	.word	0x3df00000
 8000be4:	41f00000 	.word	0x41f00000

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <Console_Init>:

USART_Config serial;


 void Console_Init(USART_TypeDef *port,int32_t baudrate)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	6039      	str	r1, [r7, #0]
	 USART_Config_Reset(&serial);
 8000c32:	480e      	ldr	r0, [pc, #56]	@ (8000c6c <Console_Init+0x44>)
 8000c34:	f001 fda9 	bl	800278a <USART_Config_Reset>
	 serial.Port = USART1;
 8000c38:	4b0c      	ldr	r3, [pc, #48]	@ (8000c6c <Console_Init+0x44>)
 8000c3a:	4a0d      	ldr	r2, [pc, #52]	@ (8000c70 <Console_Init+0x48>)
 8000c3c:	601a      	str	r2, [r3, #0]
	 serial.baudrate = baudrate;
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	4a0a      	ldr	r2, [pc, #40]	@ (8000c6c <Console_Init+0x44>)
 8000c42:	6093      	str	r3, [r2, #8]
	 serial.mode = USART_Mode.Asynchronous;
 8000c44:	2201      	movs	r2, #1
 8000c46:	4b09      	ldr	r3, [pc, #36]	@ (8000c6c <Console_Init+0x44>)
 8000c48:	731a      	strb	r2, [r3, #12]
	 serial.stop_bits = Stop_Bits.Bit_1;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	b2da      	uxtb	r2, r3
 8000c4e:	4b07      	ldr	r3, [pc, #28]	@ (8000c6c <Console_Init+0x44>)
 8000c50:	751a      	strb	r2, [r3, #20]
	 serial.TX_Pin = USART1_TX_Pin.PB6;
 8000c52:	2206      	movs	r2, #6
 8000c54:	4b05      	ldr	r3, [pc, #20]	@ (8000c6c <Console_Init+0x44>)
 8000c56:	735a      	strb	r2, [r3, #13]
	 serial.RX_Pin = USART1_RX_Pin.PB7;
 8000c58:	2207      	movs	r2, #7
 8000c5a:	4b04      	ldr	r3, [pc, #16]	@ (8000c6c <Console_Init+0x44>)
 8000c5c:	739a      	strb	r2, [r3, #14]
	 USART_Init(&serial);
 8000c5e:	4803      	ldr	r0, [pc, #12]	@ (8000c6c <Console_Init+0x44>)
 8000c60:	f002 fab2 	bl	80031c8 <USART_Init>


}
 8000c64:	bf00      	nop
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	20000070 	.word	0x20000070
 8000c70:	40011000 	.word	0x40011000

08000c74 <printConsole>:

 void printConsole(char *msg, ...)
{
 8000c74:	b40f      	push	{r0, r1, r2, r3}
 8000c76:	b580      	push	{r7, lr}
 8000c78:	f5ad 5d1c 	sub.w	sp, sp, #9984	@ 0x2700
 8000c7c:	b086      	sub	sp, #24
 8000c7e:	af00      	add	r7, sp, #0

char buff[10000];
//	#ifdef DEBUG_UART

	va_list args;
	va_start(args, msg);
 8000c80:	f507 521c 	add.w	r2, r7, #9984	@ 0x2700
 8000c84:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 8000c88:	f507 63e3 	add.w	r3, r7, #1816	@ 0x718
 8000c8c:	f5a3 63e3 	sub.w	r3, r3, #1816	@ 0x718
 8000c90:	601a      	str	r2, [r3, #0]
	vsprintf(buff, msg, args);
 8000c92:	f507 63e3 	add.w	r3, r7, #1816	@ 0x718
 8000c96:	f5a3 62e3 	sub.w	r2, r3, #1816	@ 0x718
 8000c9a:	f107 0318 	add.w	r3, r7, #24
 8000c9e:	3b14      	subs	r3, #20
 8000ca0:	6812      	ldr	r2, [r2, #0]
 8000ca2:	f507 511c 	add.w	r1, r7, #9984	@ 0x2700
 8000ca6:	f101 0120 	add.w	r1, r1, #32
 8000caa:	6809      	ldr	r1, [r1, #0]
 8000cac:	4618      	mov	r0, r3
 8000cae:	f002 fb51 	bl	8003354 <vsiprintf>

	for(int i = 0; i<= strlen(buff)-1; i++)
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	f507 521c 	add.w	r2, r7, #9984	@ 0x2700
 8000cb8:	f102 0214 	add.w	r2, r2, #20
 8000cbc:	6013      	str	r3, [r2, #0]
 8000cbe:	e020      	b.n	8000d02 <printConsole+0x8e>
	{
		serial.Port -> DR = buff[i];
 8000cc0:	f507 63e3 	add.w	r3, r7, #1816	@ 0x718
 8000cc4:	f2a3 7214 	subw	r2, r3, #1812	@ 0x714
 8000cc8:	f507 531c 	add.w	r3, r7, #9984	@ 0x2700
 8000ccc:	f103 0314 	add.w	r3, r3, #20
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	781a      	ldrb	r2, [r3, #0]
 8000cd6:	4b17      	ldr	r3, [pc, #92]	@ (8000d34 <printConsole+0xc0>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	605a      	str	r2, [r3, #4]
		while (!(serial.Port -> SR & USART_SR_TXE));
 8000cdc:	bf00      	nop
 8000cde:	4b15      	ldr	r3, [pc, #84]	@ (8000d34 <printConsole+0xc0>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d0f8      	beq.n	8000cde <printConsole+0x6a>
	for(int i = 0; i<= strlen(buff)-1; i++)
 8000cec:	f507 531c 	add.w	r3, r7, #9984	@ 0x2700
 8000cf0:	f103 0314 	add.w	r3, r3, #20
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	f507 521c 	add.w	r2, r7, #9984	@ 0x2700
 8000cfc:	f102 0214 	add.w	r2, r2, #20
 8000d00:	6013      	str	r3, [r2, #0]
 8000d02:	f107 0318 	add.w	r3, r7, #24
 8000d06:	3b14      	subs	r3, #20
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff fa61 	bl	80001d0 <strlen>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	1e5a      	subs	r2, r3, #1
 8000d12:	f507 531c 	add.w	r3, r7, #9984	@ 0x2700
 8000d16:	f103 0314 	add.w	r3, r3, #20
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d2cf      	bcs.n	8000cc0 <printConsole+0x4c>
	}
}
 8000d20:	bf00      	nop
 8000d22:	bf00      	nop
 8000d24:	f507 571c 	add.w	r7, r7, #9984	@ 0x2700
 8000d28:	3718      	adds	r7, #24
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000d30:	b004      	add	sp, #16
 8000d32:	4770      	bx	lr
 8000d34:	20000070 	.word	0x20000070

08000d38 <DMA_Clock_Enable>:

#include "DMA.h"


void DMA_Clock_Enable(DMA_Config *config)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
	if(config->controller == DMA1) RCC -> AHB1ENR |= RCC_AHB1ENR_DMA1EN;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a0c      	ldr	r2, [pc, #48]	@ (8000d78 <DMA_Clock_Enable+0x40>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d105      	bne.n	8000d56 <DMA_Clock_Enable+0x1e>
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d7c <DMA_Clock_Enable+0x44>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d4e:	4a0b      	ldr	r2, [pc, #44]	@ (8000d7c <DMA_Clock_Enable+0x44>)
 8000d50:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d54:	6313      	str	r3, [r2, #48]	@ 0x30
	if(config->controller == DMA2) RCC -> AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a09      	ldr	r2, [pc, #36]	@ (8000d80 <DMA_Clock_Enable+0x48>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d105      	bne.n	8000d6c <DMA_Clock_Enable+0x34>
 8000d60:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <DMA_Clock_Enable+0x44>)
 8000d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d64:	4a05      	ldr	r2, [pc, #20]	@ (8000d7c <DMA_Clock_Enable+0x44>)
 8000d66:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d6a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000d6c:	bf00      	nop
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	40026000 	.word	0x40026000
 8000d7c:	40023800 	.word	0x40023800
 8000d80:	40026400 	.word	0x40026400

08000d84 <DMA_Init>:
	if(config->controller == DMA2) RCC -> AHB1RSTR |= RCC_AHB1RSTR_DMA2RST;
}
//

void DMA_Init(DMA_Config *config)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
	DMA_Clock_Enable(config);
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f7ff ffd3 	bl	8000d38 <DMA_Clock_Enable>
	config -> stream -> CR |= config -> channel << DMA_SxCR_CHSEL_Pos;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	6819      	ldr	r1, [r3, #0]
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	689b      	ldr	r3, [r3, #8]
 8000d9c:	065a      	lsls	r2, r3, #25
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	430a      	orrs	r2, r1
 8000da4:	601a      	str	r2, [r3, #0]
	config -> stream -> CR |= config -> circular_mode;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	6819      	ldr	r1, [r3, #0]
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6a1a      	ldr	r2, [r3, #32]
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	430a      	orrs	r2, r1
 8000db6:	601a      	str	r2, [r3, #0]
	config -> stream -> CR |= config -> flow_control;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	6819      	ldr	r1, [r3, #0]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	68da      	ldr	r2, [r3, #12]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	430a      	orrs	r2, r1
 8000dc8:	601a      	str	r2, [r3, #0]
	config -> stream -> CR |= config -> priority_level;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	6819      	ldr	r1, [r3, #0]
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	695a      	ldr	r2, [r3, #20]
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	430a      	orrs	r2, r1
 8000dda:	601a      	str	r2, [r3, #0]
	config -> stream -> CR |= config -> memory_data_size;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	6819      	ldr	r1, [r3, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	69da      	ldr	r2, [r3, #28]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	430a      	orrs	r2, r1
 8000dec:	601a      	str	r2, [r3, #0]
	config -> stream -> CR |= config -> peripheral_data_size;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	6819      	ldr	r1, [r3, #0]
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	699a      	ldr	r2, [r3, #24]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	430a      	orrs	r2, r1
 8000dfe:	601a      	str	r2, [r3, #0]
	config -> stream -> CR |= config -> transfer_direction;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	6819      	ldr	r1, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	691a      	ldr	r2, [r3, #16]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	430a      	orrs	r2, r1
 8000e10:	601a      	str	r2, [r3, #0]
	config -> stream -> CR |= config -> interrupts;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	6819      	ldr	r1, [r3, #0]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	430a      	orrs	r2, r1
 8000e22:	601a      	str	r2, [r3, #0]
	config -> stream -> CR |= DMA_SxCR_MINC;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000e32:	601a      	str	r2, [r3, #0]
}
 8000e34:	bf00      	nop
 8000e36:	3708      	adds	r7, #8
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <__NVIC_EnableIRQ>:
//    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
//  }
//}

__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	db0b      	blt.n	8000e66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	f003 021f 	and.w	r2, r3, #31
 8000e54:	4907      	ldr	r1, [pc, #28]	@ (8000e74 <__NVIC_EnableIRQ+0x38>)
 8000e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5a:	095b      	lsrs	r3, r3, #5
 8000e5c:	2001      	movs	r0, #1
 8000e5e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e66:	bf00      	nop
 8000e68:	370c      	adds	r7, #12
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	e000e100 	.word	0xe000e100

08000e78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	6039      	str	r1, [r7, #0]
 8000e82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	db0a      	blt.n	8000ea2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	b2da      	uxtb	r2, r3
 8000e90:	490c      	ldr	r1, [pc, #48]	@ (8000ec4 <__NVIC_SetPriority+0x4c>)
 8000e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e96:	0112      	lsls	r2, r2, #4
 8000e98:	b2d2      	uxtb	r2, r2
 8000e9a:	440b      	add	r3, r1
 8000e9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ea0:	e00a      	b.n	8000eb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	b2da      	uxtb	r2, r3
 8000ea6:	4908      	ldr	r1, [pc, #32]	@ (8000ec8 <__NVIC_SetPriority+0x50>)
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	f003 030f 	and.w	r3, r3, #15
 8000eae:	3b04      	subs	r3, #4
 8000eb0:	0112      	lsls	r2, r2, #4
 8000eb2:	b2d2      	uxtb	r2, r2
 8000eb4:	440b      	add	r3, r1
 8000eb6:	761a      	strb	r2, [r3, #24]
}
 8000eb8:	bf00      	nop
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	e000e100 	.word	0xe000e100
 8000ec8:	e000ed00 	.word	0xe000ed00

08000ecc <GPIO_Interrupt_Setup>:
#include "GPIO.h"



void GPIO_Interrupt_Setup(int pin, int edge_select, uint32_t priority)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
	EXTI ->IMR |= 1 << pin;
 8000ed8:	4b4b      	ldr	r3, [pc, #300]	@ (8001008 <GPIO_Interrupt_Setup+0x13c>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	2101      	movs	r1, #1
 8000ede:	68fa      	ldr	r2, [r7, #12]
 8000ee0:	fa01 f202 	lsl.w	r2, r1, r2
 8000ee4:	4611      	mov	r1, r2
 8000ee6:	4a48      	ldr	r2, [pc, #288]	@ (8001008 <GPIO_Interrupt_Setup+0x13c>)
 8000ee8:	430b      	orrs	r3, r1
 8000eea:	6013      	str	r3, [r2, #0]
	switch (edge_select) {
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	2b02      	cmp	r3, #2
 8000ef0:	d01f      	beq.n	8000f32 <GPIO_Interrupt_Setup+0x66>
 8000ef2:	68bb      	ldr	r3, [r7, #8]
 8000ef4:	2b02      	cmp	r3, #2
 8000ef6:	dc31      	bgt.n	8000f5c <GPIO_Interrupt_Setup+0x90>
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d003      	beq.n	8000f06 <GPIO_Interrupt_Setup+0x3a>
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d00b      	beq.n	8000f1c <GPIO_Interrupt_Setup+0x50>
 8000f04:	e02a      	b.n	8000f5c <GPIO_Interrupt_Setup+0x90>
		case 0:
			EXTI ->RTSR |= 1 << pin;
 8000f06:	4b40      	ldr	r3, [pc, #256]	@ (8001008 <GPIO_Interrupt_Setup+0x13c>)
 8000f08:	689b      	ldr	r3, [r3, #8]
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	68fa      	ldr	r2, [r7, #12]
 8000f0e:	fa01 f202 	lsl.w	r2, r1, r2
 8000f12:	4611      	mov	r1, r2
 8000f14:	4a3c      	ldr	r2, [pc, #240]	@ (8001008 <GPIO_Interrupt_Setup+0x13c>)
 8000f16:	430b      	orrs	r3, r1
 8000f18:	6093      	str	r3, [r2, #8]
			break;
 8000f1a:	e01f      	b.n	8000f5c <GPIO_Interrupt_Setup+0x90>
		case 1:
			EXTI ->FTSR |= 1 << pin;
 8000f1c:	4b3a      	ldr	r3, [pc, #232]	@ (8001008 <GPIO_Interrupt_Setup+0x13c>)
 8000f1e:	68db      	ldr	r3, [r3, #12]
 8000f20:	2101      	movs	r1, #1
 8000f22:	68fa      	ldr	r2, [r7, #12]
 8000f24:	fa01 f202 	lsl.w	r2, r1, r2
 8000f28:	4611      	mov	r1, r2
 8000f2a:	4a37      	ldr	r2, [pc, #220]	@ (8001008 <GPIO_Interrupt_Setup+0x13c>)
 8000f2c:	430b      	orrs	r3, r1
 8000f2e:	60d3      	str	r3, [r2, #12]
			break;
 8000f30:	e014      	b.n	8000f5c <GPIO_Interrupt_Setup+0x90>
		case 2:
			EXTI ->RTSR |= 1 << pin;
 8000f32:	4b35      	ldr	r3, [pc, #212]	@ (8001008 <GPIO_Interrupt_Setup+0x13c>)
 8000f34:	689b      	ldr	r3, [r3, #8]
 8000f36:	2101      	movs	r1, #1
 8000f38:	68fa      	ldr	r2, [r7, #12]
 8000f3a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f3e:	4611      	mov	r1, r2
 8000f40:	4a31      	ldr	r2, [pc, #196]	@ (8001008 <GPIO_Interrupt_Setup+0x13c>)
 8000f42:	430b      	orrs	r3, r1
 8000f44:	6093      	str	r3, [r2, #8]
			EXTI ->FTSR |= 1 << pin;
 8000f46:	4b30      	ldr	r3, [pc, #192]	@ (8001008 <GPIO_Interrupt_Setup+0x13c>)
 8000f48:	68db      	ldr	r3, [r3, #12]
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	68fa      	ldr	r2, [r7, #12]
 8000f4e:	fa01 f202 	lsl.w	r2, r1, r2
 8000f52:	4611      	mov	r1, r2
 8000f54:	4a2c      	ldr	r2, [pc, #176]	@ (8001008 <GPIO_Interrupt_Setup+0x13c>)
 8000f56:	430b      	orrs	r3, r1
 8000f58:	60d3      	str	r3, [r2, #12]
			break;
 8000f5a:	bf00      	nop
	}

	if(pin == 0)
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d107      	bne.n	8000f72 <GPIO_Interrupt_Setup+0xa6>
	{
		NVIC_SetPriority(EXTI0_IRQn,priority);
 8000f62:	6879      	ldr	r1, [r7, #4]
 8000f64:	2006      	movs	r0, #6
 8000f66:	f7ff ff87 	bl	8000e78 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI0_IRQn);
 8000f6a:	2006      	movs	r0, #6
 8000f6c:	f7ff ff66 	bl	8000e3c <__NVIC_EnableIRQ>
		NVIC_EnableIRQ(EXTI15_10_IRQn);
	}



}
 8000f70:	e046      	b.n	8001000 <GPIO_Interrupt_Setup+0x134>
	else if(pin == 1)
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d107      	bne.n	8000f88 <GPIO_Interrupt_Setup+0xbc>
		NVIC_SetPriority(EXTI1_IRQn,priority);
 8000f78:	6879      	ldr	r1, [r7, #4]
 8000f7a:	2007      	movs	r0, #7
 8000f7c:	f7ff ff7c 	bl	8000e78 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI1_IRQn);
 8000f80:	2007      	movs	r0, #7
 8000f82:	f7ff ff5b 	bl	8000e3c <__NVIC_EnableIRQ>
}
 8000f86:	e03b      	b.n	8001000 <GPIO_Interrupt_Setup+0x134>
	else if(pin == 2)
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d107      	bne.n	8000f9e <GPIO_Interrupt_Setup+0xd2>
		NVIC_SetPriority(EXTI2_IRQn,priority);
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	2008      	movs	r0, #8
 8000f92:	f7ff ff71 	bl	8000e78 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI2_IRQn);
 8000f96:	2008      	movs	r0, #8
 8000f98:	f7ff ff50 	bl	8000e3c <__NVIC_EnableIRQ>
}
 8000f9c:	e030      	b.n	8001000 <GPIO_Interrupt_Setup+0x134>
	else if(pin == 3)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	2b03      	cmp	r3, #3
 8000fa2:	d107      	bne.n	8000fb4 <GPIO_Interrupt_Setup+0xe8>
		NVIC_SetPriority(EXTI3_IRQn,priority);
 8000fa4:	6879      	ldr	r1, [r7, #4]
 8000fa6:	2009      	movs	r0, #9
 8000fa8:	f7ff ff66 	bl	8000e78 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI3_IRQn);
 8000fac:	2009      	movs	r0, #9
 8000fae:	f7ff ff45 	bl	8000e3c <__NVIC_EnableIRQ>
}
 8000fb2:	e025      	b.n	8001000 <GPIO_Interrupt_Setup+0x134>
	else if(pin == 4)
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	2b04      	cmp	r3, #4
 8000fb8:	d107      	bne.n	8000fca <GPIO_Interrupt_Setup+0xfe>
		NVIC_SetPriority(EXTI4_IRQn,priority);
 8000fba:	6879      	ldr	r1, [r7, #4]
 8000fbc:	200a      	movs	r0, #10
 8000fbe:	f7ff ff5b 	bl	8000e78 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI4_IRQn);
 8000fc2:	200a      	movs	r0, #10
 8000fc4:	f7ff ff3a 	bl	8000e3c <__NVIC_EnableIRQ>
}
 8000fc8:	e01a      	b.n	8001000 <GPIO_Interrupt_Setup+0x134>
	else if(pin >= 5 || pin <= 9)
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	2b04      	cmp	r3, #4
 8000fce:	dc02      	bgt.n	8000fd6 <GPIO_Interrupt_Setup+0x10a>
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	2b09      	cmp	r3, #9
 8000fd4:	dc07      	bgt.n	8000fe6 <GPIO_Interrupt_Setup+0x11a>
		NVIC_SetPriority(EXTI9_5_IRQn,priority);
 8000fd6:	6879      	ldr	r1, [r7, #4]
 8000fd8:	2017      	movs	r0, #23
 8000fda:	f7ff ff4d 	bl	8000e78 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000fde:	2017      	movs	r0, #23
 8000fe0:	f7ff ff2c 	bl	8000e3c <__NVIC_EnableIRQ>
}
 8000fe4:	e00c      	b.n	8001000 <GPIO_Interrupt_Setup+0x134>
	else if(pin >= 10 || pin <= 15)
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	2b09      	cmp	r3, #9
 8000fea:	dc02      	bgt.n	8000ff2 <GPIO_Interrupt_Setup+0x126>
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	2b0f      	cmp	r3, #15
 8000ff0:	dc06      	bgt.n	8001000 <GPIO_Interrupt_Setup+0x134>
		NVIC_SetPriority(EXTI15_10_IRQn,priority);
 8000ff2:	6879      	ldr	r1, [r7, #4]
 8000ff4:	2028      	movs	r0, #40	@ 0x28
 8000ff6:	f7ff ff3f 	bl	8000e78 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ffa:	2028      	movs	r0, #40	@ 0x28
 8000ffc:	f7ff ff1e 	bl	8000e3c <__NVIC_EnableIRQ>
}
 8001000:	bf00      	nop
 8001002:	3710      	adds	r7, #16
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40013c00 	.word	0x40013c00

0800100c <GPIO_Pin_High>:

void GPIO_Pin_High(GPIO_TypeDef *Port, int pin)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
	Port -> BSRR = 1 << pin;
 8001016:	2201      	movs	r2, #1
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	fa02 f303 	lsl.w	r3, r2, r3
 800101e:	461a      	mov	r2, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	619a      	str	r2, [r3, #24]
}
 8001024:	bf00      	nop
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <GPIO_Pin_Low>:


void GPIO_Pin_Low(GPIO_TypeDef *Port, int pin)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	6039      	str	r1, [r7, #0]
	Port -> BSRR = (1 << (pin+16));
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	3310      	adds	r3, #16
 800103e:	2201      	movs	r2, #1
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	461a      	mov	r2, r3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	619a      	str	r2, [r3, #24]
}
 800104a:	bf00      	nop
 800104c:	370c      	adds	r7, #12
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
	...

08001058 <GPIO_Clock_Enable>:

	return 1;
}

int GPIO_Clock_Enable(GPIO_TypeDef *PORT)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
	if(PORT == GPIOA)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	4a25      	ldr	r2, [pc, #148]	@ (80010f8 <GPIO_Clock_Enable+0xa0>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d106      	bne.n	8001076 <GPIO_Clock_Enable+0x1e>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOAEN;
 8001068:	4b24      	ldr	r3, [pc, #144]	@ (80010fc <GPIO_Clock_Enable+0xa4>)
 800106a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106c:	4a23      	ldr	r2, [pc, #140]	@ (80010fc <GPIO_Clock_Enable+0xa4>)
 800106e:	f043 0301 	orr.w	r3, r3, #1
 8001072:	6313      	str	r3, [r2, #48]	@ 0x30
 8001074:	e039      	b.n	80010ea <GPIO_Clock_Enable+0x92>
	} else 	if(PORT == GPIOB)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a21      	ldr	r2, [pc, #132]	@ (8001100 <GPIO_Clock_Enable+0xa8>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d106      	bne.n	800108c <GPIO_Clock_Enable+0x34>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOBEN;
 800107e:	4b1f      	ldr	r3, [pc, #124]	@ (80010fc <GPIO_Clock_Enable+0xa4>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	4a1e      	ldr	r2, [pc, #120]	@ (80010fc <GPIO_Clock_Enable+0xa4>)
 8001084:	f043 0302 	orr.w	r3, r3, #2
 8001088:	6313      	str	r3, [r2, #48]	@ 0x30
 800108a:	e02e      	b.n	80010ea <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOC)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4a1d      	ldr	r2, [pc, #116]	@ (8001104 <GPIO_Clock_Enable+0xac>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d106      	bne.n	80010a2 <GPIO_Clock_Enable+0x4a>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOCEN;
 8001094:	4b19      	ldr	r3, [pc, #100]	@ (80010fc <GPIO_Clock_Enable+0xa4>)
 8001096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001098:	4a18      	ldr	r2, [pc, #96]	@ (80010fc <GPIO_Clock_Enable+0xa4>)
 800109a:	f043 0304 	orr.w	r3, r3, #4
 800109e:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a0:	e023      	b.n	80010ea <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOD)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a18      	ldr	r2, [pc, #96]	@ (8001108 <GPIO_Clock_Enable+0xb0>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d106      	bne.n	80010b8 <GPIO_Clock_Enable+0x60>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIODEN;
 80010aa:	4b14      	ldr	r3, [pc, #80]	@ (80010fc <GPIO_Clock_Enable+0xa4>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ae:	4a13      	ldr	r2, [pc, #76]	@ (80010fc <GPIO_Clock_Enable+0xa4>)
 80010b0:	f043 0308 	orr.w	r3, r3, #8
 80010b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010b6:	e018      	b.n	80010ea <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOE)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4a14      	ldr	r2, [pc, #80]	@ (800110c <GPIO_Clock_Enable+0xb4>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d106      	bne.n	80010ce <GPIO_Clock_Enable+0x76>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOEEN;
 80010c0:	4b0e      	ldr	r3, [pc, #56]	@ (80010fc <GPIO_Clock_Enable+0xa4>)
 80010c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c4:	4a0d      	ldr	r2, [pc, #52]	@ (80010fc <GPIO_Clock_Enable+0xa4>)
 80010c6:	f043 0310 	orr.w	r3, r3, #16
 80010ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80010cc:	e00d      	b.n	80010ea <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOH)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a0f      	ldr	r2, [pc, #60]	@ (8001110 <GPIO_Clock_Enable+0xb8>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d106      	bne.n	80010e4 <GPIO_Clock_Enable+0x8c>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOHEN;
 80010d6:	4b09      	ldr	r3, [pc, #36]	@ (80010fc <GPIO_Clock_Enable+0xa4>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010da:	4a08      	ldr	r2, [pc, #32]	@ (80010fc <GPIO_Clock_Enable+0xa4>)
 80010dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e2:	e002      	b.n	80010ea <GPIO_Clock_Enable+0x92>
	}else
	{
		return -1;
 80010e4:	f04f 33ff 	mov.w	r3, #4294967295
 80010e8:	e000      	b.n	80010ec <GPIO_Clock_Enable+0x94>
	}

	return 1;
 80010ea:	2301      	movs	r3, #1
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	40020000 	.word	0x40020000
 80010fc:	40023800 	.word	0x40023800
 8001100:	40020400 	.word	0x40020400
 8001104:	40020800 	.word	0x40020800
 8001108:	40020c00 	.word	0x40020c00
 800110c:	40021000 	.word	0x40021000
 8001110:	40021c00 	.word	0x40021c00

08001114 <GPIO_Pin_Init>:


void GPIO_Pin_Init(GPIO_TypeDef *Port, uint8_t pin, uint8_t mode, uint8_t output_type, uint8_t speed, uint8_t pull, uint8_t alternate_function)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	4608      	mov	r0, r1
 800111e:	4611      	mov	r1, r2
 8001120:	461a      	mov	r2, r3
 8001122:	4603      	mov	r3, r0
 8001124:	70fb      	strb	r3, [r7, #3]
 8001126:	460b      	mov	r3, r1
 8001128:	70bb      	strb	r3, [r7, #2]
 800112a:	4613      	mov	r3, r2
 800112c:	707b      	strb	r3, [r7, #1]
	GPIO_Clock_Enable(Port);
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f7ff ff92 	bl	8001058 <GPIO_Clock_Enable>
	Port -> MODER |= mode << (pin*2);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	78b9      	ldrb	r1, [r7, #2]
 800113a:	78fa      	ldrb	r2, [r7, #3]
 800113c:	0052      	lsls	r2, r2, #1
 800113e:	fa01 f202 	lsl.w	r2, r1, r2
 8001142:	431a      	orrs	r2, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	601a      	str	r2, [r3, #0]
	Port -> OTYPER |= output_type << pin;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	7879      	ldrb	r1, [r7, #1]
 800114e:	78fa      	ldrb	r2, [r7, #3]
 8001150:	fa01 f202 	lsl.w	r2, r1, r2
 8001154:	431a      	orrs	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	605a      	str	r2, [r3, #4]
	Port -> OSPEEDR |= speed << (pin*2);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	689b      	ldr	r3, [r3, #8]
 800115e:	7c39      	ldrb	r1, [r7, #16]
 8001160:	78fa      	ldrb	r2, [r7, #3]
 8001162:	0052      	lsls	r2, r2, #1
 8001164:	fa01 f202 	lsl.w	r2, r1, r2
 8001168:	431a      	orrs	r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	609a      	str	r2, [r3, #8]
	Port -> PUPDR |= pull << (pin*2);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	7d39      	ldrb	r1, [r7, #20]
 8001174:	78fa      	ldrb	r2, [r7, #3]
 8001176:	0052      	lsls	r2, r2, #1
 8001178:	fa01 f202 	lsl.w	r2, r1, r2
 800117c:	431a      	orrs	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	60da      	str	r2, [r3, #12]
	if(pin < 8) Port -> AFR[0] |= alternate_function << (pin*4);
 8001182:	78fb      	ldrb	r3, [r7, #3]
 8001184:	2b07      	cmp	r3, #7
 8001186:	d80a      	bhi.n	800119e <GPIO_Pin_Init+0x8a>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6a1b      	ldr	r3, [r3, #32]
 800118c:	7e39      	ldrb	r1, [r7, #24]
 800118e:	78fa      	ldrb	r2, [r7, #3]
 8001190:	0092      	lsls	r2, r2, #2
 8001192:	fa01 f202 	lsl.w	r2, r1, r2
 8001196:	431a      	orrs	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	621a      	str	r2, [r3, #32]
	else Port -> AFR[1] |= alternate_function << ((pin-8)*4);
}
 800119c:	e00a      	b.n	80011b4 <GPIO_Pin_Init+0xa0>
	else Port -> AFR[1] |= alternate_function << ((pin-8)*4);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011a2:	7e39      	ldrb	r1, [r7, #24]
 80011a4:	78fa      	ldrb	r2, [r7, #3]
 80011a6:	3a08      	subs	r2, #8
 80011a8:	0092      	lsls	r2, r2, #2
 80011aa:	fa01 f202 	lsl.w	r2, r1, r2
 80011ae:	431a      	orrs	r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <read_register>:
#define READ_COMMAND 0x1F
#define WRITE_COMMAND 0x20

/*******************************************************************************************************/
static uint8_t read_register(NRF24L01_Config *config,uint8_t reg)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	460b      	mov	r3, r1
 80011c6:	70fb      	strb	r3, [r7, #3]

	SPI_NSS_Low(&config->NRF24L01_SPI_Driver);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f001 f88b 	bl	80022e6 <SPI_NSS_Low>
	temp = SPI_TRX_Byte(&config->NRF24L01_SPI_Driver, reg & READ_COMMAND);
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	78fb      	ldrb	r3, [r7, #3]
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	f003 031f 	and.w	r3, r3, #31
 80011da:	b29b      	uxth	r3, r3
 80011dc:	4619      	mov	r1, r3
 80011de:	4610      	mov	r0, r2
 80011e0:	f001 f838 	bl	8002254 <SPI_TRX_Byte>
 80011e4:	4603      	mov	r3, r0
 80011e6:	b2da      	uxtb	r2, r3
 80011e8:	4b05      	ldr	r3, [pc, #20]	@ (8001200 <read_register+0x44>)
 80011ea:	701a      	strb	r2, [r3, #0]
	SPI_NSS_High(&config->NRF24L01_SPI_Driver);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f001 f869 	bl	80022c6 <SPI_NSS_High>
	return temp;
 80011f4:	4b02      	ldr	r3, [pc, #8]	@ (8001200 <read_register+0x44>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000088 	.word	0x20000088

08001204 <write_register>:

static void write_register(NRF24L01_Config *config,uint8_t reg, uint8_t data)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	460b      	mov	r3, r1
 800120e:	70fb      	strb	r3, [r7, #3]
 8001210:	4613      	mov	r3, r2
 8001212:	70bb      	strb	r3, [r7, #2]

	SPI_NSS_Low(&config->NRF24L01_SPI_Driver);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4618      	mov	r0, r3
 8001218:	f001 f865 	bl	80022e6 <SPI_NSS_Low>
	temp = SPI_TRX_Byte(&config->NRF24L01_SPI_Driver, reg & WRITE_COMMAND);
 800121c:	687a      	ldr	r2, [r7, #4]
 800121e:	78fb      	ldrb	r3, [r7, #3]
 8001220:	b29b      	uxth	r3, r3
 8001222:	f003 0320 	and.w	r3, r3, #32
 8001226:	b29b      	uxth	r3, r3
 8001228:	4619      	mov	r1, r3
 800122a:	4610      	mov	r0, r2
 800122c:	f001 f812 	bl	8002254 <SPI_TRX_Byte>
 8001230:	4603      	mov	r3, r0
 8001232:	b2da      	uxtb	r2, r3
 8001234:	4b0a      	ldr	r3, [pc, #40]	@ (8001260 <write_register+0x5c>)
 8001236:	701a      	strb	r2, [r3, #0]
	temp = SPI_TRX_Byte(&config->NRF24L01_SPI_Driver, data);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	78ba      	ldrb	r2, [r7, #2]
 800123c:	b292      	uxth	r2, r2
 800123e:	4611      	mov	r1, r2
 8001240:	4618      	mov	r0, r3
 8001242:	f001 f807 	bl	8002254 <SPI_TRX_Byte>
 8001246:	4603      	mov	r3, r0
 8001248:	b2da      	uxtb	r2, r3
 800124a:	4b05      	ldr	r3, [pc, #20]	@ (8001260 <write_register+0x5c>)
 800124c:	701a      	strb	r2, [r3, #0]
	SPI_NSS_High(&config->NRF24L01_SPI_Driver);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4618      	mov	r0, r3
 8001252:	f001 f838 	bl	80022c6 <SPI_NSS_High>
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20000088 	.word	0x20000088

08001264 <cmd>:

static uint8_t cmd(NRF24L01_Config *config,uint8_t command)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	460b      	mov	r3, r1
 800126e:	70fb      	strb	r3, [r7, #3]

	SPI_NSS_Low(&config->NRF24L01_SPI_Driver);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	4618      	mov	r0, r3
 8001274:	f001 f837 	bl	80022e6 <SPI_NSS_Low>
	temp = SPI_TRX_Byte(&config->NRF24L01_SPI_Driver, command);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	78fa      	ldrb	r2, [r7, #3]
 800127c:	b292      	uxth	r2, r2
 800127e:	4611      	mov	r1, r2
 8001280:	4618      	mov	r0, r3
 8001282:	f000 ffe7 	bl	8002254 <SPI_TRX_Byte>
 8001286:	4603      	mov	r3, r0
 8001288:	b2da      	uxtb	r2, r3
 800128a:	4b06      	ldr	r3, [pc, #24]	@ (80012a4 <cmd+0x40>)
 800128c:	701a      	strb	r2, [r3, #0]
	SPI_NSS_High(&config->NRF24L01_SPI_Driver);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4618      	mov	r0, r3
 8001292:	f001 f818 	bl	80022c6 <SPI_NSS_High>
	return temp;
 8001296:	4b03      	ldr	r3, [pc, #12]	@ (80012a4 <cmd+0x40>)
 8001298:	781b      	ldrb	r3, [r3, #0]
}
 800129a:	4618      	mov	r0, r3
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000088 	.word	0x20000088

080012a8 <NRF24L01_Init>:
/*******************************************************************************************************/


int8_t NRF24L01_Init(NRF24L01_Config *config)
{
 80012a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012aa:	b087      	sub	sp, #28
 80012ac:	af04      	add	r7, sp, #16
 80012ae:	6078      	str	r0, [r7, #4]


	/*$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$*/
	SPI_Init(&config->NRF24L01_SPI_Driver);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f000 fe1e 	bl	8001ef4 <SPI_Init>
	/*$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$*/
	SPI_Enable(&config->NRF24L01_SPI_Driver);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 ffb8 	bl	8002230 <SPI_Enable>
	/*$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$*/
	GPIO_Pin_Init(config->Chip_Enable_Port, config->Chip_Enable_Pin, MODE.General_Purpose_Output, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.None);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	f893 102c 	ldrb.w	r1, [r3, #44]	@ 0x2c
 80012ca:	2501      	movs	r5, #1
 80012cc:	2600      	movs	r6, #0
 80012ce:	2303      	movs	r3, #3
 80012d0:	2200      	movs	r2, #0
 80012d2:	2400      	movs	r4, #0
 80012d4:	9402      	str	r4, [sp, #8]
 80012d6:	9201      	str	r2, [sp, #4]
 80012d8:	9300      	str	r3, [sp, #0]
 80012da:	4633      	mov	r3, r6
 80012dc:	462a      	mov	r2, r5
 80012de:	f7ff ff19 	bl	8001114 <GPIO_Pin_Init>
	/*$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$*/
	if(config->Interrupt_Enable)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d019      	beq.n	8001320 <NRF24L01_Init+0x78>
	{
		GPIO_Pin_Init(config->Interrupt_Port, config->Interrupt_Pin, MODE.Input, Output_Type.Open_Drain, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.None);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	f893 1038 	ldrb.w	r1, [r3, #56]	@ 0x38
 80012f6:	2500      	movs	r5, #0
 80012f8:	2601      	movs	r6, #1
 80012fa:	2303      	movs	r3, #3
 80012fc:	2200      	movs	r2, #0
 80012fe:	2400      	movs	r4, #0
 8001300:	9402      	str	r4, [sp, #8]
 8001302:	9201      	str	r2, [sp, #4]
 8001304:	9300      	str	r3, [sp, #0]
 8001306:	4633      	mov	r3, r6
 8001308:	462a      	mov	r2, r5
 800130a:	f7ff ff03 	bl	8001114 <GPIO_Pin_Init>
		GPIO_Interrupt_Setup(config->Interrupt_Pin, Interrupt_Edge.RISING_EDGE , 0);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001314:	2200      	movs	r2, #0
 8001316:	4611      	mov	r1, r2
 8001318:	2200      	movs	r2, #0
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff fdd6 	bl	8000ecc <GPIO_Interrupt_Setup>
	}
	/*$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$*/
	switch (config->Address_Length) {
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8001326:	2b05      	cmp	r3, #5
 8001328:	d014      	beq.n	8001354 <NRF24L01_Init+0xac>
 800132a:	2b05      	cmp	r3, #5
 800132c:	dc19      	bgt.n	8001362 <NRF24L01_Init+0xba>
 800132e:	2b03      	cmp	r3, #3
 8001330:	d002      	beq.n	8001338 <NRF24L01_Init+0x90>
 8001332:	2b04      	cmp	r3, #4
 8001334:	d007      	beq.n	8001346 <NRF24L01_Init+0x9e>
 8001336:	e014      	b.n	8001362 <NRF24L01_Init+0xba>
		case 3:
		{
			write_register(config,NRF24L01_Reg.SETUP_AW.REGISTER, NRF24L01_Reg.SETUP_AW.AW.Byte_3);
 8001338:	2307      	movs	r3, #7
 800133a:	2202      	movs	r2, #2
 800133c:	4619      	mov	r1, r3
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff ff60 	bl	8001204 <write_register>
		}
			break;
 8001344:	e01e      	b.n	8001384 <NRF24L01_Init+0xdc>

		case 4:
		{
			write_register(config,NRF24L01_Reg.SETUP_AW.REGISTER, NRF24L01_Reg.SETUP_AW.AW.Byte_4);
 8001346:	2307      	movs	r3, #7
 8001348:	2220      	movs	r2, #32
 800134a:	4619      	mov	r1, r3
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f7ff ff59 	bl	8001204 <write_register>
		}
			break;
 8001352:	e017      	b.n	8001384 <NRF24L01_Init+0xdc>
		case 5:
		{
			write_register(config,NRF24L01_Reg.SETUP_AW.REGISTER, NRF24L01_Reg.SETUP_AW.AW.Byte_5);
 8001354:	2307      	movs	r3, #7
 8001356:	2260      	movs	r2, #96	@ 0x60
 8001358:	4619      	mov	r1, r3
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff ff52 	bl	8001204 <write_register>
		}
			break;
 8001360:	e010      	b.n	8001384 <NRF24L01_Init+0xdc>
		default:
		{
#ifdef NRF24L01_DEBUG_LOG
			printConsole("Unqualified Selection: %d \r\n",config->Address_Length);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8001368:	4619      	mov	r1, r3
 800136a:	4833      	ldr	r0, [pc, #204]	@ (8001438 <NRF24L01_Init+0x190>)
 800136c:	f7ff fc82 	bl	8000c74 <printConsole>
			printConsole("Address Length set to 5 bytes \r\n");
 8001370:	4832      	ldr	r0, [pc, #200]	@ (800143c <NRF24L01_Init+0x194>)
 8001372:	f7ff fc7f 	bl	8000c74 <printConsole>
#endif
			write_register(config,NRF24L01_Reg.SETUP_AW.REGISTER, NRF24L01_Reg.SETUP_AW.AW.Byte_5);
 8001376:	2307      	movs	r3, #7
 8001378:	2260      	movs	r2, #96	@ 0x60
 800137a:	4619      	mov	r1, r3
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff ff41 	bl	8001204 <write_register>
		}
			break;
 8001382:	bf00      	nop
	}
	/*$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$*/



	write_register(config,NRF24L01_Reg.CONFIG.REGISTER, NRF24L01_Reg.CONFIG.PWR_UP.POWER_DOWN);
 8001384:	2300      	movs	r3, #0
 8001386:	2200      	movs	r2, #0
 8001388:	4619      	mov	r1, r3
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f7ff ff3a 	bl	8001204 <write_register>

	NRF24L01_Set_RF_Channel(config);
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f000 f8cd 	bl	8001530 <NRF24L01_Set_RF_Channel>
	NRF24L01_Set_RX_Power(config);
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f000 f862 	bl	8001460 <NRF24L01_Set_RX_Power>

	write_register(config,NRF24L01_Reg.RF_SETUP.REGISTER, NRF24L01_Reg.RF_SETUP.RF_DR_LOW.PLL_LOCK);
 800139c:	2306      	movs	r3, #6
 800139e:	2210      	movs	r2, #16
 80013a0:	4619      	mov	r1, r3
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff ff2e 	bl	8001204 <write_register>

	write_register(config,NRF24L01_Reg.SETUP_RETR.REGISTER, NRF24L01_Reg.SETUP_RETR.SETUP_RTR.ARC);
 80013a8:	2304      	movs	r3, #4
 80013aa:	2203      	movs	r2, #3
 80013ac:	4619      	mov	r1, r3
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f7ff ff28 	bl	8001204 <write_register>

	switch (config->CRC_type)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d002      	beq.n	80013c4 <NRF24L01_Init+0x11c>
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d007      	beq.n	80013d2 <NRF24L01_Init+0x12a>
 80013c2:	e00c      	b.n	80013de <NRF24L01_Init+0x136>
	{
		case 1:
		{
			write_register(config,NRF24L01_Reg.CONFIG.REGISTER, NRF24L01_Reg.CONFIG.CRCO.ONE_BYTE);
 80013c4:	2300      	movs	r3, #0
 80013c6:	2200      	movs	r2, #0
 80013c8:	4619      	mov	r1, r3
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f7ff ff1a 	bl	8001204 <write_register>
		}
			break;
 80013d0:	e016      	b.n	8001400 <NRF24L01_Init+0x158>
		case 2:
		{
			write_register(config,NRF24L01_Reg.CONFIG.REGISTER, NRF24L01_Reg.CONFIG.CRCO.TWO_BYTES);
 80013d2:	2300      	movs	r3, #0
 80013d4:	2204      	movs	r2, #4
 80013d6:	4619      	mov	r1, r3
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff ff13 	bl	8001204 <write_register>
		}
		default:
		{
#ifdef NRF24L01_DEBUG_LOG
			printConsole("Unqualified Selection: %d \r\n",config->CRC_type);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80013e4:	4619      	mov	r1, r3
 80013e6:	4814      	ldr	r0, [pc, #80]	@ (8001438 <NRF24L01_Init+0x190>)
 80013e8:	f7ff fc44 	bl	8000c74 <printConsole>
			printConsole("CRC set to 1 byte \r\n");
 80013ec:	4814      	ldr	r0, [pc, #80]	@ (8001440 <NRF24L01_Init+0x198>)
 80013ee:	f7ff fc41 	bl	8000c74 <printConsole>
#endif
			write_register(config,NRF24L01_Reg.CONFIG.REGISTER, NRF24L01_Reg.CONFIG.CRCO.ONE_BYTE);
 80013f2:	2300      	movs	r3, #0
 80013f4:	2200      	movs	r2, #0
 80013f6:	4619      	mov	r1, r3
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f7ff ff03 	bl	8001204 <write_register>
		}
			break;
 80013fe:	bf00      	nop
	}




	write_register(config,NRF24L01_Reg.FEATURE.REGISTER, NRF24L01_Reg.FEATURE.EN_DPL);
 8001400:	231d      	movs	r3, #29
 8001402:	2200      	movs	r2, #0
 8001404:	4619      	mov	r1, r3
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f7ff fefc 	bl	8001204 <write_register>
	write_register(config,NRF24L01_Reg.DYNPD.REGISTER, NRF24L01_Reg.DYNPD.DPL_P0);
 800140c:	231c      	movs	r3, #28
 800140e:	2200      	movs	r2, #0
 8001410:	4619      	mov	r1, r3
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f7ff fef6 	bl	8001204 <write_register>

	cmd(config,NRF24L01_Command.FLUSH_TX);
 8001418:	23e1      	movs	r3, #225	@ 0xe1
 800141a:	4619      	mov	r1, r3
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f7ff ff21 	bl	8001264 <cmd>
	cmd(config,NRF24L01_Command.FLUSH_RX);
 8001422:	23e2      	movs	r3, #226	@ 0xe2
 8001424:	4619      	mov	r1, r3
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f7ff ff1c 	bl	8001264 <cmd>


	return 1;
 800142c:	2301      	movs	r3, #1

}
 800142e:	4618      	mov	r0, r3
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001436:	bf00      	nop
 8001438:	08003d68 	.word	0x08003d68
 800143c:	08003d88 	.word	0x08003d88
 8001440:	08003dac 	.word	0x08003dac

08001444 <NRF24L01_Reset>:

int8_t NRF24L01_Reset(NRF24L01_Config *config)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
	SPI_Config_Reset(&config->NRF24L01_SPI_Driver);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	4618      	mov	r0, r3
 8001450:	f000 f8c4 	bl	80015dc <SPI_Config_Reset>
	return 1;
 8001454:	2301      	movs	r3, #1
}
 8001456:	4618      	mov	r0, r3
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
	...

08001460 <NRF24L01_Set_RX_Power>:
	SPI_NSS_High(&config->NRF24L01_SPI_Driver);

}

void NRF24L01_Set_RX_Power(NRF24L01_Config *config)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
	uint8_t temp = 0;
 8001468:	2300      	movs	r3, #0
 800146a:	73fb      	strb	r3, [r7, #15]

	temp = read_register(config, NRF24L01_Reg.RF_SETUP.REGISTER);
 800146c:	2306      	movs	r3, #6
 800146e:	4619      	mov	r1, r3
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff fea3 	bl	80011bc <read_register>
 8001476:	4603      	mov	r3, r0
 8001478:	73fb      	strb	r3, [r7, #15]

	if(config->RF_Power == NRF24L01_Power.PWR_0dBm)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8001480:	2206      	movs	r2, #6
 8001482:	4293      	cmp	r3, r2
 8001484:	d109      	bne.n	800149a <NRF24L01_Set_RX_Power+0x3a>
	{
		write_register(config, NRF24L01_Reg.RF_SETUP.REGISTER, temp | NRF24L01_Reg.RF_SETUP.RF_PWR.POWER_0DBM);
 8001486:	2106      	movs	r1, #6
 8001488:	2206      	movs	r2, #6
 800148a:	7bfb      	ldrb	r3, [r7, #15]
 800148c:	4313      	orrs	r3, r2
 800148e:	b2db      	uxtb	r3, r3
 8001490:	461a      	mov	r2, r3
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f7ff feb6 	bl	8001204 <write_register>
			printConsole("Unqualified Selection: %d \r\n",config->RF_Power);
			printConsole("RF Power set to 0 dBm \r\n");
#endif
		write_register(config, NRF24L01_Reg.RF_SETUP.REGISTER, temp |NRF24L01_Reg.RF_SETUP.RF_PWR.POWER_0DBM);
	}
}
 8001498:	e042      	b.n	8001520 <NRF24L01_Set_RX_Power+0xc0>
	else if(config->RF_Power == NRF24L01_Power.PWR_N6dBm)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80014a0:	2204      	movs	r2, #4
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d109      	bne.n	80014ba <NRF24L01_Set_RX_Power+0x5a>
		write_register(config, NRF24L01_Reg.RF_SETUP.REGISTER, temp |NRF24L01_Reg.RF_SETUP.RF_PWR.POWER_NEG6DBM);
 80014a6:	2106      	movs	r1, #6
 80014a8:	2204      	movs	r2, #4
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	461a      	mov	r2, r3
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f7ff fea6 	bl	8001204 <write_register>
}
 80014b8:	e032      	b.n	8001520 <NRF24L01_Set_RX_Power+0xc0>
	else if(config->RF_Power == NRF24L01_Power.PWR_N12dBm)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80014c0:	2202      	movs	r2, #2
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d109      	bne.n	80014da <NRF24L01_Set_RX_Power+0x7a>
		write_register(config, NRF24L01_Reg.RF_SETUP.REGISTER,temp | NRF24L01_Reg.RF_SETUP.RF_PWR.POWER_NEG12DBM);
 80014c6:	2106      	movs	r1, #6
 80014c8:	2202      	movs	r2, #2
 80014ca:	7bfb      	ldrb	r3, [r7, #15]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	461a      	mov	r2, r3
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f7ff fe96 	bl	8001204 <write_register>
}
 80014d8:	e022      	b.n	8001520 <NRF24L01_Set_RX_Power+0xc0>
	else if(config->RF_Power == NRF24L01_Power.PWR_N18dBm)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80014e0:	2200      	movs	r2, #0
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d109      	bne.n	80014fa <NRF24L01_Set_RX_Power+0x9a>
		write_register(config, NRF24L01_Reg.RF_SETUP.REGISTER,temp | NRF24L01_Reg.RF_SETUP.RF_PWR.POWER_NEG18DBM);
 80014e6:	2106      	movs	r1, #6
 80014e8:	2200      	movs	r2, #0
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	461a      	mov	r2, r3
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff fe86 	bl	8001204 <write_register>
}
 80014f8:	e012      	b.n	8001520 <NRF24L01_Set_RX_Power+0xc0>
			printConsole("Unqualified Selection: %d \r\n",config->RF_Power);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8001500:	4619      	mov	r1, r3
 8001502:	4809      	ldr	r0, [pc, #36]	@ (8001528 <NRF24L01_Set_RX_Power+0xc8>)
 8001504:	f7ff fbb6 	bl	8000c74 <printConsole>
			printConsole("RF Power set to 0 dBm \r\n");
 8001508:	4808      	ldr	r0, [pc, #32]	@ (800152c <NRF24L01_Set_RX_Power+0xcc>)
 800150a:	f7ff fbb3 	bl	8000c74 <printConsole>
		write_register(config, NRF24L01_Reg.RF_SETUP.REGISTER, temp |NRF24L01_Reg.RF_SETUP.RF_PWR.POWER_0DBM);
 800150e:	2106      	movs	r1, #6
 8001510:	2206      	movs	r2, #6
 8001512:	7bfb      	ldrb	r3, [r7, #15]
 8001514:	4313      	orrs	r3, r2
 8001516:	b2db      	uxtb	r3, r3
 8001518:	461a      	mov	r2, r3
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7ff fe72 	bl	8001204 <write_register>
}
 8001520:	bf00      	nop
 8001522:	3710      	adds	r7, #16
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	08003d68 	.word	0x08003d68
 800152c:	08003dc4 	.word	0x08003dc4

08001530 <NRF24L01_Set_RF_Channel>:
#endif

}

void NRF24L01_Set_RF_Channel(NRF24L01_Config *config)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
#ifdef NRF24L01_DEBUG_LOG
			printConsole("RF Channel Selected: %d \r\n",config->RF_Channel);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800153e:	4619      	mov	r1, r3
 8001540:	4808      	ldr	r0, [pc, #32]	@ (8001564 <NRF24L01_Set_RF_Channel+0x34>)
 8001542:	f7ff fb97 	bl	8000c74 <printConsole>
#endif
			write_register(config, NRF24L01_Reg.RF_CH.REGISTER, (config->RF_Channel-2400));
 8001546:	2105      	movs	r1, #5
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800154e:	3b60      	subs	r3, #96	@ 0x60
 8001550:	b2db      	uxtb	r3, r3
 8001552:	461a      	mov	r2, r3
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f7ff fe55 	bl	8001204 <write_register>
}
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	08003df4 	.word	0x08003df4

08001568 <SPI_Clock_Enable>:

DMA_Config xDMA_TX;
DMA_Config xDMA_RX;

int8_t SPI_Clock_Enable(SPI_Config *config)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	int8_t retval = 0;
 8001570:	2300      	movs	r3, #0
 8001572:	73fb      	strb	r3, [r7, #15]
	if(config ->Port == SPI1)RCC -> APB2ENR |= RCC_APB2ENR_SPI1EN;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a14      	ldr	r2, [pc, #80]	@ (80015cc <SPI_Clock_Enable+0x64>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d105      	bne.n	800158a <SPI_Clock_Enable+0x22>
 800157e:	4b14      	ldr	r3, [pc, #80]	@ (80015d0 <SPI_Clock_Enable+0x68>)
 8001580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001582:	4a13      	ldr	r2, [pc, #76]	@ (80015d0 <SPI_Clock_Enable+0x68>)
 8001584:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001588:	6453      	str	r3, [r2, #68]	@ 0x44
	if(config ->Port == SPI2)RCC -> APB1ENR |= RCC_APB1ENR_SPI2EN;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a11      	ldr	r2, [pc, #68]	@ (80015d4 <SPI_Clock_Enable+0x6c>)
 8001590:	4293      	cmp	r3, r2
 8001592:	d105      	bne.n	80015a0 <SPI_Clock_Enable+0x38>
 8001594:	4b0e      	ldr	r3, [pc, #56]	@ (80015d0 <SPI_Clock_Enable+0x68>)
 8001596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001598:	4a0d      	ldr	r2, [pc, #52]	@ (80015d0 <SPI_Clock_Enable+0x68>)
 800159a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800159e:	6413      	str	r3, [r2, #64]	@ 0x40
	if(config ->Port == SPI3)RCC -> APB1ENR |= RCC_APB1ENR_SPI3EN;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a0c      	ldr	r2, [pc, #48]	@ (80015d8 <SPI_Clock_Enable+0x70>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d106      	bne.n	80015b8 <SPI_Clock_Enable+0x50>
 80015aa:	4b09      	ldr	r3, [pc, #36]	@ (80015d0 <SPI_Clock_Enable+0x68>)
 80015ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ae:	4a08      	ldr	r2, [pc, #32]	@ (80015d0 <SPI_Clock_Enable+0x68>)
 80015b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80015b6:	e001      	b.n	80015bc <SPI_Clock_Enable+0x54>
	else
		retval = -1;
 80015b8:	23ff      	movs	r3, #255	@ 0xff
 80015ba:	73fb      	strb	r3, [r7, #15]
	return retval;
 80015bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	40013000 	.word	0x40013000
 80015d0:	40023800 	.word	0x40023800
 80015d4:	40003800 	.word	0x40003800
 80015d8:	40003c00 	.word	0x40003c00

080015dc <SPI_Config_Reset>:
	return retval;
}


int8_t SPI_Config_Reset(SPI_Config *config)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
	int8_t retval = 0;
 80015e4:	2300      	movs	r3, #0
 80015e6:	73fb      	strb	r3, [r7, #15]
	if(config ->Port == SPI1)RCC -> APB2RSTR |= RCC_APB2RSTR_SPI1RST;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a29      	ldr	r2, [pc, #164]	@ (8001694 <SPI_Config_Reset+0xb8>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d105      	bne.n	80015fe <SPI_Config_Reset+0x22>
 80015f2:	4b29      	ldr	r3, [pc, #164]	@ (8001698 <SPI_Config_Reset+0xbc>)
 80015f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f6:	4a28      	ldr	r2, [pc, #160]	@ (8001698 <SPI_Config_Reset+0xbc>)
 80015f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015fc:	6253      	str	r3, [r2, #36]	@ 0x24
	if(config ->Port == SPI2)RCC -> APB1RSTR |= RCC_APB1RSTR_SPI2RST;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a26      	ldr	r2, [pc, #152]	@ (800169c <SPI_Config_Reset+0xc0>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d105      	bne.n	8001614 <SPI_Config_Reset+0x38>
 8001608:	4b23      	ldr	r3, [pc, #140]	@ (8001698 <SPI_Config_Reset+0xbc>)
 800160a:	6a1b      	ldr	r3, [r3, #32]
 800160c:	4a22      	ldr	r2, [pc, #136]	@ (8001698 <SPI_Config_Reset+0xbc>)
 800160e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001612:	6213      	str	r3, [r2, #32]
	if(config ->Port == SPI3)RCC -> APB1RSTR |= RCC_APB1RSTR_SPI3RST;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a21      	ldr	r2, [pc, #132]	@ (80016a0 <SPI_Config_Reset+0xc4>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d106      	bne.n	800162c <SPI_Config_Reset+0x50>
 800161e:	4b1e      	ldr	r3, [pc, #120]	@ (8001698 <SPI_Config_Reset+0xbc>)
 8001620:	6a1b      	ldr	r3, [r3, #32]
 8001622:	4a1d      	ldr	r2, [pc, #116]	@ (8001698 <SPI_Config_Reset+0xbc>)
 8001624:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001628:	6213      	str	r3, [r2, #32]
 800162a:	e001      	b.n	8001630 <SPI_Config_Reset+0x54>
	else
		retval = -1;
 800162c:	23ff      	movs	r3, #255	@ 0xff
 800162e:	73fb      	strb	r3, [r7, #15]

	config->NSS_Port = GPIOA;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	4a1c      	ldr	r2, [pc, #112]	@ (80016a4 <SPI_Config_Reset+0xc8>)
 8001634:	609a      	str	r2, [r3, #8]
	config->NSS_Pin = 4;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2204      	movs	r2, #4
 800163a:	731a      	strb	r2, [r3, #12]
	config->clock_phase = SPI_Clock_Phase.High_1;
 800163c:	2201      	movs	r2, #1
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	839a      	strh	r2, [r3, #28]
	config->clock_polarity = SPI_Clock_Polarity.High_1;
 8001642:	2202      	movs	r2, #2
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	835a      	strh	r2, [r3, #26]
	config->mode = SPI_Mode.Full_Duplex_Master;
 8001648:	2300      	movs	r3, #0
 800164a:	461a      	mov	r2, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	81da      	strh	r2, [r3, #14]
	config->crc = SPI_CRC.Disable;
 8001650:	2200      	movs	r2, #0
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	821a      	strh	r2, [r3, #16]
	config->data_format = SPI_Data_Format.Bit8;
 8001656:	2200      	movs	r2, #0
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	825a      	strh	r2, [r3, #18]
	config->frame_format = SPI_Frame_Format.MSB_First;
 800165c:	2200      	movs	r2, #0
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	829a      	strh	r2, [r3, #20]
	config->dma = SPI_DMA.TX_DMA_Disable | SPI_DMA.RX_DMA_Disable;
 8001662:	2200      	movs	r2, #0
 8001664:	2300      	movs	r3, #0
 8001666:	4313      	orrs	r3, r2
 8001668:	b2db      	uxtb	r3, r3
 800166a:	461a      	mov	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	841a      	strh	r2, [r3, #32]
	config->interrupt = SPI_Interrupt.Disable;
 8001670:	2300      	movs	r3, #0
 8001672:	461a      	mov	r2, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	83da      	strh	r2, [r3, #30]
	config->type = SPI_Type.Master;
 8001678:	2204      	movs	r2, #4
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	831a      	strh	r2, [r3, #24]
	config->prescaler = SPI_Prescaler.CLK_div_16;
 800167e:	2203      	movs	r2, #3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	82da      	strh	r2, [r3, #22]

	return retval;
 8001684:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	40013000 	.word	0x40013000
 8001698:	40023800 	.word	0x40023800
 800169c:	40003800 	.word	0x40003800
 80016a0:	40003c00 	.word	0x40003c00
 80016a4:	40020000 	.word	0x40020000

080016a8 <SPI_Pin>:


static void SPI_Pin(SPI_Config *config)
{
 80016a8:	b590      	push	{r4, r7, lr}
 80016aa:	b087      	sub	sp, #28
 80016ac:	af04      	add	r7, sp, #16
 80016ae:	6078      	str	r0, [r7, #4]
	if(config -> Port == SPI1)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4aaa      	ldr	r2, [pc, #680]	@ (8001960 <SPI_Pin+0x2b8>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	f040 8158 	bne.w	800196c <SPI_Pin+0x2c4>
	{
		if(config->mode == 0)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	89db      	ldrh	r3, [r3, #14]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	f040 8081 	bne.w	80017c8 <SPI_Pin+0x120>
		{
			if(config->clock_pin == SPI1_CLK.PA5) GPIO_Pin_Init(GPIOA, 5, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_1);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	791b      	ldrb	r3, [r3, #4]
 80016ca:	461a      	mov	r2, r3
 80016cc:	230f      	movs	r3, #15
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d10d      	bne.n	80016ee <SPI_Pin+0x46>
 80016d2:	2002      	movs	r0, #2
 80016d4:	2400      	movs	r4, #0
 80016d6:	2303      	movs	r3, #3
 80016d8:	2200      	movs	r2, #0
 80016da:	2105      	movs	r1, #5
 80016dc:	9102      	str	r1, [sp, #8]
 80016de:	9201      	str	r2, [sp, #4]
 80016e0:	9300      	str	r3, [sp, #0]
 80016e2:	4623      	mov	r3, r4
 80016e4:	4602      	mov	r2, r0
 80016e6:	2105      	movs	r1, #5
 80016e8:	489e      	ldr	r0, [pc, #632]	@ (8001964 <SPI_Pin+0x2bc>)
 80016ea:	f7ff fd13 	bl	8001114 <GPIO_Pin_Init>
			if(config->clock_pin == SPI1_CLK.PB3) GPIO_Pin_Init(GPIOB, 3, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_1);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	791b      	ldrb	r3, [r3, #4]
 80016f2:	461a      	mov	r2, r3
 80016f4:	2317      	movs	r3, #23
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d10d      	bne.n	8001716 <SPI_Pin+0x6e>
 80016fa:	2002      	movs	r0, #2
 80016fc:	2400      	movs	r4, #0
 80016fe:	2303      	movs	r3, #3
 8001700:	2200      	movs	r2, #0
 8001702:	2105      	movs	r1, #5
 8001704:	9102      	str	r1, [sp, #8]
 8001706:	9201      	str	r2, [sp, #4]
 8001708:	9300      	str	r3, [sp, #0]
 800170a:	4623      	mov	r3, r4
 800170c:	4602      	mov	r2, r0
 800170e:	2103      	movs	r1, #3
 8001710:	4895      	ldr	r0, [pc, #596]	@ (8001968 <SPI_Pin+0x2c0>)
 8001712:	f7ff fcff 	bl	8001114 <GPIO_Pin_Init>

			if(config->miso_pin == SPI1_MISO.PA6) GPIO_Pin_Init(GPIOA, 6, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_1);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	799b      	ldrb	r3, [r3, #6]
 800171a:	461a      	mov	r2, r3
 800171c:	2310      	movs	r3, #16
 800171e:	429a      	cmp	r2, r3
 8001720:	d10d      	bne.n	800173e <SPI_Pin+0x96>
 8001722:	2002      	movs	r0, #2
 8001724:	2400      	movs	r4, #0
 8001726:	2303      	movs	r3, #3
 8001728:	2200      	movs	r2, #0
 800172a:	2105      	movs	r1, #5
 800172c:	9102      	str	r1, [sp, #8]
 800172e:	9201      	str	r2, [sp, #4]
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	4623      	mov	r3, r4
 8001734:	4602      	mov	r2, r0
 8001736:	2106      	movs	r1, #6
 8001738:	488a      	ldr	r0, [pc, #552]	@ (8001964 <SPI_Pin+0x2bc>)
 800173a:	f7ff fceb 	bl	8001114 <GPIO_Pin_Init>
			if(config->miso_pin == SPI1_MISO.PB4) GPIO_Pin_Init(GPIOB, 4, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_1);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	799b      	ldrb	r3, [r3, #6]
 8001742:	461a      	mov	r2, r3
 8001744:	2318      	movs	r3, #24
 8001746:	429a      	cmp	r2, r3
 8001748:	d10d      	bne.n	8001766 <SPI_Pin+0xbe>
 800174a:	2002      	movs	r0, #2
 800174c:	2400      	movs	r4, #0
 800174e:	2303      	movs	r3, #3
 8001750:	2200      	movs	r2, #0
 8001752:	2105      	movs	r1, #5
 8001754:	9102      	str	r1, [sp, #8]
 8001756:	9201      	str	r2, [sp, #4]
 8001758:	9300      	str	r3, [sp, #0]
 800175a:	4623      	mov	r3, r4
 800175c:	4602      	mov	r2, r0
 800175e:	2104      	movs	r1, #4
 8001760:	4881      	ldr	r0, [pc, #516]	@ (8001968 <SPI_Pin+0x2c0>)
 8001762:	f7ff fcd7 	bl	8001114 <GPIO_Pin_Init>

			if(config->mosi_pin == SPI1_MOSI.PA7) GPIO_Pin_Init(GPIOA, 7, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_1);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	795b      	ldrb	r3, [r3, #5]
 800176a:	461a      	mov	r2, r3
 800176c:	2311      	movs	r3, #17
 800176e:	429a      	cmp	r2, r3
 8001770:	d10d      	bne.n	800178e <SPI_Pin+0xe6>
 8001772:	2002      	movs	r0, #2
 8001774:	2400      	movs	r4, #0
 8001776:	2303      	movs	r3, #3
 8001778:	2200      	movs	r2, #0
 800177a:	2105      	movs	r1, #5
 800177c:	9102      	str	r1, [sp, #8]
 800177e:	9201      	str	r2, [sp, #4]
 8001780:	9300      	str	r3, [sp, #0]
 8001782:	4623      	mov	r3, r4
 8001784:	4602      	mov	r2, r0
 8001786:	2107      	movs	r1, #7
 8001788:	4876      	ldr	r0, [pc, #472]	@ (8001964 <SPI_Pin+0x2bc>)
 800178a:	f7ff fcc3 	bl	8001114 <GPIO_Pin_Init>
			if(config->mosi_pin == SPI1_MOSI.PB5) GPIO_Pin_Init(GPIOB, 5, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_1);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	795b      	ldrb	r3, [r3, #5]
 8001792:	461a      	mov	r2, r3
 8001794:	2319      	movs	r3, #25
 8001796:	429a      	cmp	r2, r3
 8001798:	d10d      	bne.n	80017b6 <SPI_Pin+0x10e>
 800179a:	2002      	movs	r0, #2
 800179c:	2400      	movs	r4, #0
 800179e:	2303      	movs	r3, #3
 80017a0:	2200      	movs	r2, #0
 80017a2:	2105      	movs	r1, #5
 80017a4:	9102      	str	r1, [sp, #8]
 80017a6:	9201      	str	r2, [sp, #4]
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	4623      	mov	r3, r4
 80017ac:	4602      	mov	r2, r0
 80017ae:	2105      	movs	r1, #5
 80017b0:	486d      	ldr	r0, [pc, #436]	@ (8001968 <SPI_Pin+0x2c0>)
 80017b2:	f7ff fcaf 	bl	8001114 <GPIO_Pin_Init>

			config->Port -> CR1 &= ~SPI_CR1_BIDIMODE;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80017c4:	601a      	str	r2, [r3, #0]

			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
			config->Port -> CR1 &= ~SPI_CR1_BIDIOE;
		}
	}
}
 80017c6:	e38b      	b.n	8001ee0 <SPI_Pin+0x838>
		else if(config->mode == 1)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	89db      	ldrh	r3, [r3, #14]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d160      	bne.n	8001892 <SPI_Pin+0x1ea>
			if(config->clock_pin == SPI1_CLK.PA5) GPIO_Pin_Init(GPIOA, 5, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_1);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	791b      	ldrb	r3, [r3, #4]
 80017d4:	461a      	mov	r2, r3
 80017d6:	230f      	movs	r3, #15
 80017d8:	429a      	cmp	r2, r3
 80017da:	d10d      	bne.n	80017f8 <SPI_Pin+0x150>
 80017dc:	2002      	movs	r0, #2
 80017de:	2400      	movs	r4, #0
 80017e0:	2303      	movs	r3, #3
 80017e2:	2200      	movs	r2, #0
 80017e4:	2105      	movs	r1, #5
 80017e6:	9102      	str	r1, [sp, #8]
 80017e8:	9201      	str	r2, [sp, #4]
 80017ea:	9300      	str	r3, [sp, #0]
 80017ec:	4623      	mov	r3, r4
 80017ee:	4602      	mov	r2, r0
 80017f0:	2105      	movs	r1, #5
 80017f2:	485c      	ldr	r0, [pc, #368]	@ (8001964 <SPI_Pin+0x2bc>)
 80017f4:	f7ff fc8e 	bl	8001114 <GPIO_Pin_Init>
			if(config->clock_pin == SPI1_CLK.PB3) GPIO_Pin_Init(GPIOB, 3, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_1);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	791b      	ldrb	r3, [r3, #4]
 80017fc:	461a      	mov	r2, r3
 80017fe:	2317      	movs	r3, #23
 8001800:	429a      	cmp	r2, r3
 8001802:	d10d      	bne.n	8001820 <SPI_Pin+0x178>
 8001804:	2002      	movs	r0, #2
 8001806:	2400      	movs	r4, #0
 8001808:	2303      	movs	r3, #3
 800180a:	2200      	movs	r2, #0
 800180c:	2105      	movs	r1, #5
 800180e:	9102      	str	r1, [sp, #8]
 8001810:	9201      	str	r2, [sp, #4]
 8001812:	9300      	str	r3, [sp, #0]
 8001814:	4623      	mov	r3, r4
 8001816:	4602      	mov	r2, r0
 8001818:	2103      	movs	r1, #3
 800181a:	4853      	ldr	r0, [pc, #332]	@ (8001968 <SPI_Pin+0x2c0>)
 800181c:	f7ff fc7a 	bl	8001114 <GPIO_Pin_Init>
			if(config->mosi_pin == SPI1_MOSI.PA7) GPIO_Pin_Init(GPIOA, 7, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_1);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	795b      	ldrb	r3, [r3, #5]
 8001824:	461a      	mov	r2, r3
 8001826:	2311      	movs	r3, #17
 8001828:	429a      	cmp	r2, r3
 800182a:	d10d      	bne.n	8001848 <SPI_Pin+0x1a0>
 800182c:	2002      	movs	r0, #2
 800182e:	2400      	movs	r4, #0
 8001830:	2303      	movs	r3, #3
 8001832:	2200      	movs	r2, #0
 8001834:	2105      	movs	r1, #5
 8001836:	9102      	str	r1, [sp, #8]
 8001838:	9201      	str	r2, [sp, #4]
 800183a:	9300      	str	r3, [sp, #0]
 800183c:	4623      	mov	r3, r4
 800183e:	4602      	mov	r2, r0
 8001840:	2107      	movs	r1, #7
 8001842:	4848      	ldr	r0, [pc, #288]	@ (8001964 <SPI_Pin+0x2bc>)
 8001844:	f7ff fc66 	bl	8001114 <GPIO_Pin_Init>
			if(config->mosi_pin == SPI1_MOSI.PB5) GPIO_Pin_Init(GPIOB, 5, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_1);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	795b      	ldrb	r3, [r3, #5]
 800184c:	461a      	mov	r2, r3
 800184e:	2319      	movs	r3, #25
 8001850:	429a      	cmp	r2, r3
 8001852:	d10d      	bne.n	8001870 <SPI_Pin+0x1c8>
 8001854:	2002      	movs	r0, #2
 8001856:	2400      	movs	r4, #0
 8001858:	2303      	movs	r3, #3
 800185a:	2200      	movs	r2, #0
 800185c:	2105      	movs	r1, #5
 800185e:	9102      	str	r1, [sp, #8]
 8001860:	9201      	str	r2, [sp, #4]
 8001862:	9300      	str	r3, [sp, #0]
 8001864:	4623      	mov	r3, r4
 8001866:	4602      	mov	r2, r0
 8001868:	2105      	movs	r1, #5
 800186a:	483f      	ldr	r0, [pc, #252]	@ (8001968 <SPI_Pin+0x2c0>)
 800186c:	f7ff fc52 	bl	8001114 <GPIO_Pin_Init>
			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800187e:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 |= SPI_CR1_BIDIOE;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800188e:	601a      	str	r2, [r3, #0]
}
 8001890:	e326      	b.n	8001ee0 <SPI_Pin+0x838>
		else if(config->mode == 2)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	89db      	ldrh	r3, [r3, #14]
 8001896:	2b02      	cmp	r3, #2
 8001898:	f040 8322 	bne.w	8001ee0 <SPI_Pin+0x838>
			if(config->clock_pin == SPI1_CLK.PA5) GPIO_Pin_Init(GPIOA, 5, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_1);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	791b      	ldrb	r3, [r3, #4]
 80018a0:	461a      	mov	r2, r3
 80018a2:	230f      	movs	r3, #15
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d10d      	bne.n	80018c4 <SPI_Pin+0x21c>
 80018a8:	2002      	movs	r0, #2
 80018aa:	2400      	movs	r4, #0
 80018ac:	2303      	movs	r3, #3
 80018ae:	2200      	movs	r2, #0
 80018b0:	2105      	movs	r1, #5
 80018b2:	9102      	str	r1, [sp, #8]
 80018b4:	9201      	str	r2, [sp, #4]
 80018b6:	9300      	str	r3, [sp, #0]
 80018b8:	4623      	mov	r3, r4
 80018ba:	4602      	mov	r2, r0
 80018bc:	2105      	movs	r1, #5
 80018be:	4829      	ldr	r0, [pc, #164]	@ (8001964 <SPI_Pin+0x2bc>)
 80018c0:	f7ff fc28 	bl	8001114 <GPIO_Pin_Init>
			if(config->clock_pin == SPI1_CLK.PB3) GPIO_Pin_Init(GPIOB, 3, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_1);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	791b      	ldrb	r3, [r3, #4]
 80018c8:	461a      	mov	r2, r3
 80018ca:	2317      	movs	r3, #23
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d10d      	bne.n	80018ec <SPI_Pin+0x244>
 80018d0:	2002      	movs	r0, #2
 80018d2:	2400      	movs	r4, #0
 80018d4:	2303      	movs	r3, #3
 80018d6:	2200      	movs	r2, #0
 80018d8:	2105      	movs	r1, #5
 80018da:	9102      	str	r1, [sp, #8]
 80018dc:	9201      	str	r2, [sp, #4]
 80018de:	9300      	str	r3, [sp, #0]
 80018e0:	4623      	mov	r3, r4
 80018e2:	4602      	mov	r2, r0
 80018e4:	2103      	movs	r1, #3
 80018e6:	4820      	ldr	r0, [pc, #128]	@ (8001968 <SPI_Pin+0x2c0>)
 80018e8:	f7ff fc14 	bl	8001114 <GPIO_Pin_Init>
			if(config->miso_pin == SPI1_MISO.PA6) GPIO_Pin_Init(GPIOA, 6, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_1);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	799b      	ldrb	r3, [r3, #6]
 80018f0:	461a      	mov	r2, r3
 80018f2:	2310      	movs	r3, #16
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d10d      	bne.n	8001914 <SPI_Pin+0x26c>
 80018f8:	2002      	movs	r0, #2
 80018fa:	2400      	movs	r4, #0
 80018fc:	2303      	movs	r3, #3
 80018fe:	2200      	movs	r2, #0
 8001900:	2105      	movs	r1, #5
 8001902:	9102      	str	r1, [sp, #8]
 8001904:	9201      	str	r2, [sp, #4]
 8001906:	9300      	str	r3, [sp, #0]
 8001908:	4623      	mov	r3, r4
 800190a:	4602      	mov	r2, r0
 800190c:	2106      	movs	r1, #6
 800190e:	4815      	ldr	r0, [pc, #84]	@ (8001964 <SPI_Pin+0x2bc>)
 8001910:	f7ff fc00 	bl	8001114 <GPIO_Pin_Init>
			if(config->miso_pin == SPI1_MISO.PB4) GPIO_Pin_Init(GPIOB, 4, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_1);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	799b      	ldrb	r3, [r3, #6]
 8001918:	461a      	mov	r2, r3
 800191a:	2318      	movs	r3, #24
 800191c:	429a      	cmp	r2, r3
 800191e:	d10d      	bne.n	800193c <SPI_Pin+0x294>
 8001920:	2002      	movs	r0, #2
 8001922:	2400      	movs	r4, #0
 8001924:	2303      	movs	r3, #3
 8001926:	2200      	movs	r2, #0
 8001928:	2105      	movs	r1, #5
 800192a:	9102      	str	r1, [sp, #8]
 800192c:	9201      	str	r2, [sp, #4]
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	4623      	mov	r3, r4
 8001932:	4602      	mov	r2, r0
 8001934:	2104      	movs	r1, #4
 8001936:	480c      	ldr	r0, [pc, #48]	@ (8001968 <SPI_Pin+0x2c0>)
 8001938:	f7ff fbec 	bl	8001114 <GPIO_Pin_Init>
			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800194a:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 &= ~SPI_CR1_BIDIOE;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800195a:	601a      	str	r2, [r3, #0]
}
 800195c:	e2c0      	b.n	8001ee0 <SPI_Pin+0x838>
 800195e:	bf00      	nop
 8001960:	40013000 	.word	0x40013000
 8001964:	40020000 	.word	0x40020000
 8001968:	40020400 	.word	0x40020400
	else if(config -> Port == SPI2)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4aaa      	ldr	r2, [pc, #680]	@ (8001c1c <SPI_Pin+0x574>)
 8001972:	4293      	cmp	r3, r2
 8001974:	f040 8158 	bne.w	8001c28 <SPI_Pin+0x580>
		if(config->mode == 0)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	89db      	ldrh	r3, [r3, #14]
 800197c:	2b00      	cmp	r3, #0
 800197e:	f040 8081 	bne.w	8001a84 <SPI_Pin+0x3dc>
			if(config->clock_pin == SPI2_CLK.PB10) GPIO_Pin_Init(GPIOB, 10, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_2);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	791b      	ldrb	r3, [r3, #4]
 8001986:	461a      	mov	r2, r3
 8001988:	23d2      	movs	r3, #210	@ 0xd2
 800198a:	429a      	cmp	r2, r3
 800198c:	d10d      	bne.n	80019aa <SPI_Pin+0x302>
 800198e:	2002      	movs	r0, #2
 8001990:	2400      	movs	r4, #0
 8001992:	2303      	movs	r3, #3
 8001994:	2200      	movs	r2, #0
 8001996:	2105      	movs	r1, #5
 8001998:	9102      	str	r1, [sp, #8]
 800199a:	9201      	str	r2, [sp, #4]
 800199c:	9300      	str	r3, [sp, #0]
 800199e:	4623      	mov	r3, r4
 80019a0:	4602      	mov	r2, r0
 80019a2:	210a      	movs	r1, #10
 80019a4:	489e      	ldr	r0, [pc, #632]	@ (8001c20 <SPI_Pin+0x578>)
 80019a6:	f7ff fbb5 	bl	8001114 <GPIO_Pin_Init>
			if(config->clock_pin == SPI2_CLK.PB13) GPIO_Pin_Init(GPIOB, 13, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_2);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	791b      	ldrb	r3, [r3, #4]
 80019ae:	461a      	mov	r2, r3
 80019b0:	23d5      	movs	r3, #213	@ 0xd5
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d10d      	bne.n	80019d2 <SPI_Pin+0x32a>
 80019b6:	2002      	movs	r0, #2
 80019b8:	2400      	movs	r4, #0
 80019ba:	2303      	movs	r3, #3
 80019bc:	2200      	movs	r2, #0
 80019be:	2105      	movs	r1, #5
 80019c0:	9102      	str	r1, [sp, #8]
 80019c2:	9201      	str	r2, [sp, #4]
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	4623      	mov	r3, r4
 80019c8:	4602      	mov	r2, r0
 80019ca:	210d      	movs	r1, #13
 80019cc:	4894      	ldr	r0, [pc, #592]	@ (8001c20 <SPI_Pin+0x578>)
 80019ce:	f7ff fba1 	bl	8001114 <GPIO_Pin_Init>
			if(config->miso_pin == SPI2_MISO.PB14) GPIO_Pin_Init(GPIOB, 14, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_2);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	799b      	ldrb	r3, [r3, #6]
 80019d6:	461a      	mov	r2, r3
 80019d8:	23d6      	movs	r3, #214	@ 0xd6
 80019da:	429a      	cmp	r2, r3
 80019dc:	d10d      	bne.n	80019fa <SPI_Pin+0x352>
 80019de:	2002      	movs	r0, #2
 80019e0:	2400      	movs	r4, #0
 80019e2:	2303      	movs	r3, #3
 80019e4:	2200      	movs	r2, #0
 80019e6:	2105      	movs	r1, #5
 80019e8:	9102      	str	r1, [sp, #8]
 80019ea:	9201      	str	r2, [sp, #4]
 80019ec:	9300      	str	r3, [sp, #0]
 80019ee:	4623      	mov	r3, r4
 80019f0:	4602      	mov	r2, r0
 80019f2:	210e      	movs	r1, #14
 80019f4:	488a      	ldr	r0, [pc, #552]	@ (8001c20 <SPI_Pin+0x578>)
 80019f6:	f7ff fb8d 	bl	8001114 <GPIO_Pin_Init>
			if(config->miso_pin == SPI2_MISO.PC2) GPIO_Pin_Init(GPIOC, 2, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_2);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	799b      	ldrb	r3, [r3, #6]
 80019fe:	461a      	mov	r2, r3
 8001a00:	2320      	movs	r3, #32
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d10d      	bne.n	8001a22 <SPI_Pin+0x37a>
 8001a06:	2002      	movs	r0, #2
 8001a08:	2400      	movs	r4, #0
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2105      	movs	r1, #5
 8001a10:	9102      	str	r1, [sp, #8]
 8001a12:	9201      	str	r2, [sp, #4]
 8001a14:	9300      	str	r3, [sp, #0]
 8001a16:	4623      	mov	r3, r4
 8001a18:	4602      	mov	r2, r0
 8001a1a:	2102      	movs	r1, #2
 8001a1c:	4881      	ldr	r0, [pc, #516]	@ (8001c24 <SPI_Pin+0x57c>)
 8001a1e:	f7ff fb79 	bl	8001114 <GPIO_Pin_Init>
			if(config->mosi_pin == SPI2_MOSI.PB15) GPIO_Pin_Init(GPIOB, 15, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_2);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	795b      	ldrb	r3, [r3, #5]
 8001a26:	461a      	mov	r2, r3
 8001a28:	23d7      	movs	r3, #215	@ 0xd7
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d10d      	bne.n	8001a4a <SPI_Pin+0x3a2>
 8001a2e:	2002      	movs	r0, #2
 8001a30:	2400      	movs	r4, #0
 8001a32:	2303      	movs	r3, #3
 8001a34:	2200      	movs	r2, #0
 8001a36:	2105      	movs	r1, #5
 8001a38:	9102      	str	r1, [sp, #8]
 8001a3a:	9201      	str	r2, [sp, #4]
 8001a3c:	9300      	str	r3, [sp, #0]
 8001a3e:	4623      	mov	r3, r4
 8001a40:	4602      	mov	r2, r0
 8001a42:	210f      	movs	r1, #15
 8001a44:	4876      	ldr	r0, [pc, #472]	@ (8001c20 <SPI_Pin+0x578>)
 8001a46:	f7ff fb65 	bl	8001114 <GPIO_Pin_Init>
			if(config->mosi_pin == SPI2_MOSI.PC3) GPIO_Pin_Init(GPIOC, 3, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_2);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	795b      	ldrb	r3, [r3, #5]
 8001a4e:	461a      	mov	r2, r3
 8001a50:	2321      	movs	r3, #33	@ 0x21
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d10d      	bne.n	8001a72 <SPI_Pin+0x3ca>
 8001a56:	2002      	movs	r0, #2
 8001a58:	2400      	movs	r4, #0
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	2105      	movs	r1, #5
 8001a60:	9102      	str	r1, [sp, #8]
 8001a62:	9201      	str	r2, [sp, #4]
 8001a64:	9300      	str	r3, [sp, #0]
 8001a66:	4623      	mov	r3, r4
 8001a68:	4602      	mov	r2, r0
 8001a6a:	2103      	movs	r1, #3
 8001a6c:	486d      	ldr	r0, [pc, #436]	@ (8001c24 <SPI_Pin+0x57c>)
 8001a6e:	f7ff fb51 	bl	8001114 <GPIO_Pin_Init>
			config->Port -> CR1 &= ~SPI_CR1_BIDIMODE;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001a80:	601a      	str	r2, [r3, #0]
}
 8001a82:	e22d      	b.n	8001ee0 <SPI_Pin+0x838>
		else if(config->mode == 1)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	89db      	ldrh	r3, [r3, #14]
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d160      	bne.n	8001b4e <SPI_Pin+0x4a6>
			if(config->clock_pin == SPI2_CLK.PB10) GPIO_Pin_Init(GPIOB, 10, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_2);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	791b      	ldrb	r3, [r3, #4]
 8001a90:	461a      	mov	r2, r3
 8001a92:	23d2      	movs	r3, #210	@ 0xd2
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d10d      	bne.n	8001ab4 <SPI_Pin+0x40c>
 8001a98:	2002      	movs	r0, #2
 8001a9a:	2400      	movs	r4, #0
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2105      	movs	r1, #5
 8001aa2:	9102      	str	r1, [sp, #8]
 8001aa4:	9201      	str	r2, [sp, #4]
 8001aa6:	9300      	str	r3, [sp, #0]
 8001aa8:	4623      	mov	r3, r4
 8001aaa:	4602      	mov	r2, r0
 8001aac:	210a      	movs	r1, #10
 8001aae:	485c      	ldr	r0, [pc, #368]	@ (8001c20 <SPI_Pin+0x578>)
 8001ab0:	f7ff fb30 	bl	8001114 <GPIO_Pin_Init>
			if(config->clock_pin == SPI2_CLK.PB13) GPIO_Pin_Init(GPIOB, 13, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_2);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	791b      	ldrb	r3, [r3, #4]
 8001ab8:	461a      	mov	r2, r3
 8001aba:	23d5      	movs	r3, #213	@ 0xd5
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d10d      	bne.n	8001adc <SPI_Pin+0x434>
 8001ac0:	2002      	movs	r0, #2
 8001ac2:	2400      	movs	r4, #0
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2105      	movs	r1, #5
 8001aca:	9102      	str	r1, [sp, #8]
 8001acc:	9201      	str	r2, [sp, #4]
 8001ace:	9300      	str	r3, [sp, #0]
 8001ad0:	4623      	mov	r3, r4
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	210d      	movs	r1, #13
 8001ad6:	4852      	ldr	r0, [pc, #328]	@ (8001c20 <SPI_Pin+0x578>)
 8001ad8:	f7ff fb1c 	bl	8001114 <GPIO_Pin_Init>
			if(config->clock_pin == SPI2_CLK.PB10) GPIO_Pin_Init(GPIOB, 10, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_2);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	791b      	ldrb	r3, [r3, #4]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	23d2      	movs	r3, #210	@ 0xd2
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d10d      	bne.n	8001b04 <SPI_Pin+0x45c>
 8001ae8:	2002      	movs	r0, #2
 8001aea:	2400      	movs	r4, #0
 8001aec:	2303      	movs	r3, #3
 8001aee:	2200      	movs	r2, #0
 8001af0:	2105      	movs	r1, #5
 8001af2:	9102      	str	r1, [sp, #8]
 8001af4:	9201      	str	r2, [sp, #4]
 8001af6:	9300      	str	r3, [sp, #0]
 8001af8:	4623      	mov	r3, r4
 8001afa:	4602      	mov	r2, r0
 8001afc:	210a      	movs	r1, #10
 8001afe:	4848      	ldr	r0, [pc, #288]	@ (8001c20 <SPI_Pin+0x578>)
 8001b00:	f7ff fb08 	bl	8001114 <GPIO_Pin_Init>
			if(config->clock_pin == SPI2_CLK.PB13) GPIO_Pin_Init(GPIOB, 13, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_2);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	791b      	ldrb	r3, [r3, #4]
 8001b08:	461a      	mov	r2, r3
 8001b0a:	23d5      	movs	r3, #213	@ 0xd5
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d10d      	bne.n	8001b2c <SPI_Pin+0x484>
 8001b10:	2002      	movs	r0, #2
 8001b12:	2400      	movs	r4, #0
 8001b14:	2303      	movs	r3, #3
 8001b16:	2200      	movs	r2, #0
 8001b18:	2105      	movs	r1, #5
 8001b1a:	9102      	str	r1, [sp, #8]
 8001b1c:	9201      	str	r2, [sp, #4]
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	4623      	mov	r3, r4
 8001b22:	4602      	mov	r2, r0
 8001b24:	210d      	movs	r1, #13
 8001b26:	483e      	ldr	r0, [pc, #248]	@ (8001c20 <SPI_Pin+0x578>)
 8001b28:	f7ff faf4 	bl	8001114 <GPIO_Pin_Init>
			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001b3a:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 |= SPI_CR1_BIDIOE;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001b4a:	601a      	str	r2, [r3, #0]
}
 8001b4c:	e1c8      	b.n	8001ee0 <SPI_Pin+0x838>
		else if(config->mode == 2)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	89db      	ldrh	r3, [r3, #14]
 8001b52:	2b02      	cmp	r3, #2
 8001b54:	f040 81c4 	bne.w	8001ee0 <SPI_Pin+0x838>
			if(config->clock_pin == SPI2_CLK.PB10) GPIO_Pin_Init(GPIOB, 10, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_2);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	791b      	ldrb	r3, [r3, #4]
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	23d2      	movs	r3, #210	@ 0xd2
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d10d      	bne.n	8001b80 <SPI_Pin+0x4d8>
 8001b64:	2002      	movs	r0, #2
 8001b66:	2400      	movs	r4, #0
 8001b68:	2303      	movs	r3, #3
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	2105      	movs	r1, #5
 8001b6e:	9102      	str	r1, [sp, #8]
 8001b70:	9201      	str	r2, [sp, #4]
 8001b72:	9300      	str	r3, [sp, #0]
 8001b74:	4623      	mov	r3, r4
 8001b76:	4602      	mov	r2, r0
 8001b78:	210a      	movs	r1, #10
 8001b7a:	4829      	ldr	r0, [pc, #164]	@ (8001c20 <SPI_Pin+0x578>)
 8001b7c:	f7ff faca 	bl	8001114 <GPIO_Pin_Init>
			if(config->clock_pin == SPI2_CLK.PB13) GPIO_Pin_Init(GPIOB, 13, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_2);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	791b      	ldrb	r3, [r3, #4]
 8001b84:	461a      	mov	r2, r3
 8001b86:	23d5      	movs	r3, #213	@ 0xd5
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d10d      	bne.n	8001ba8 <SPI_Pin+0x500>
 8001b8c:	2002      	movs	r0, #2
 8001b8e:	2400      	movs	r4, #0
 8001b90:	2303      	movs	r3, #3
 8001b92:	2200      	movs	r2, #0
 8001b94:	2105      	movs	r1, #5
 8001b96:	9102      	str	r1, [sp, #8]
 8001b98:	9201      	str	r2, [sp, #4]
 8001b9a:	9300      	str	r3, [sp, #0]
 8001b9c:	4623      	mov	r3, r4
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	210d      	movs	r1, #13
 8001ba2:	481f      	ldr	r0, [pc, #124]	@ (8001c20 <SPI_Pin+0x578>)
 8001ba4:	f7ff fab6 	bl	8001114 <GPIO_Pin_Init>
			if(config->miso_pin == SPI2_MISO.PB14) GPIO_Pin_Init(GPIOB, 14, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_2);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	799b      	ldrb	r3, [r3, #6]
 8001bac:	461a      	mov	r2, r3
 8001bae:	23d6      	movs	r3, #214	@ 0xd6
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d10d      	bne.n	8001bd0 <SPI_Pin+0x528>
 8001bb4:	2002      	movs	r0, #2
 8001bb6:	2400      	movs	r4, #0
 8001bb8:	2303      	movs	r3, #3
 8001bba:	2200      	movs	r2, #0
 8001bbc:	2105      	movs	r1, #5
 8001bbe:	9102      	str	r1, [sp, #8]
 8001bc0:	9201      	str	r2, [sp, #4]
 8001bc2:	9300      	str	r3, [sp, #0]
 8001bc4:	4623      	mov	r3, r4
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	210e      	movs	r1, #14
 8001bca:	4815      	ldr	r0, [pc, #84]	@ (8001c20 <SPI_Pin+0x578>)
 8001bcc:	f7ff faa2 	bl	8001114 <GPIO_Pin_Init>
			if(config->miso_pin == SPI2_MISO.PC2) GPIO_Pin_Init(GPIOC, 2, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_2);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	799b      	ldrb	r3, [r3, #6]
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	2320      	movs	r3, #32
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d10d      	bne.n	8001bf8 <SPI_Pin+0x550>
 8001bdc:	2002      	movs	r0, #2
 8001bde:	2400      	movs	r4, #0
 8001be0:	2303      	movs	r3, #3
 8001be2:	2200      	movs	r2, #0
 8001be4:	2105      	movs	r1, #5
 8001be6:	9102      	str	r1, [sp, #8]
 8001be8:	9201      	str	r2, [sp, #4]
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	4623      	mov	r3, r4
 8001bee:	4602      	mov	r2, r0
 8001bf0:	2102      	movs	r1, #2
 8001bf2:	480c      	ldr	r0, [pc, #48]	@ (8001c24 <SPI_Pin+0x57c>)
 8001bf4:	f7ff fa8e 	bl	8001114 <GPIO_Pin_Init>
			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001c06:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 &= ~SPI_CR1_BIDIOE;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001c16:	601a      	str	r2, [r3, #0]
}
 8001c18:	e162      	b.n	8001ee0 <SPI_Pin+0x838>
 8001c1a:	bf00      	nop
 8001c1c:	40003800 	.word	0x40003800
 8001c20:	40020400 	.word	0x40020400
 8001c24:	40020800 	.word	0x40020800
	else if(config -> Port == SPI3)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4aae      	ldr	r2, [pc, #696]	@ (8001ee8 <SPI_Pin+0x840>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	f040 8156 	bne.w	8001ee0 <SPI_Pin+0x838>
		if(config->mode == 0)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	89db      	ldrh	r3, [r3, #14]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f040 8084 	bne.w	8001d46 <SPI_Pin+0x69e>
			if(config->clock_pin == SPI3_CLK.PB3) GPIO_Pin_Init(GPIOB, 3, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_3);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	791b      	ldrb	r3, [r3, #4]
 8001c42:	461a      	mov	r2, r3
 8001c44:	2317      	movs	r3, #23
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d10d      	bne.n	8001c66 <SPI_Pin+0x5be>
 8001c4a:	2002      	movs	r0, #2
 8001c4c:	2400      	movs	r4, #0
 8001c4e:	2303      	movs	r3, #3
 8001c50:	2200      	movs	r2, #0
 8001c52:	2106      	movs	r1, #6
 8001c54:	9102      	str	r1, [sp, #8]
 8001c56:	9201      	str	r2, [sp, #4]
 8001c58:	9300      	str	r3, [sp, #0]
 8001c5a:	4623      	mov	r3, r4
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	2103      	movs	r1, #3
 8001c60:	48a2      	ldr	r0, [pc, #648]	@ (8001eec <SPI_Pin+0x844>)
 8001c62:	f7ff fa57 	bl	8001114 <GPIO_Pin_Init>
			if(config->clock_pin == SPI3_CLK.PC10) GPIO_Pin_Init(GPIOC, 10, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_3);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	791b      	ldrb	r3, [r3, #4]
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	f44f 739b 	mov.w	r3, #310	@ 0x136
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d10d      	bne.n	8001c90 <SPI_Pin+0x5e8>
 8001c74:	2002      	movs	r0, #2
 8001c76:	2400      	movs	r4, #0
 8001c78:	2303      	movs	r3, #3
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	2106      	movs	r1, #6
 8001c7e:	9102      	str	r1, [sp, #8]
 8001c80:	9201      	str	r2, [sp, #4]
 8001c82:	9300      	str	r3, [sp, #0]
 8001c84:	4623      	mov	r3, r4
 8001c86:	4602      	mov	r2, r0
 8001c88:	210a      	movs	r1, #10
 8001c8a:	4899      	ldr	r0, [pc, #612]	@ (8001ef0 <SPI_Pin+0x848>)
 8001c8c:	f7ff fa42 	bl	8001114 <GPIO_Pin_Init>
			if(config->miso_pin == SPI3_MISO.PB4) GPIO_Pin_Init(GPIOB, 4, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_3);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	799b      	ldrb	r3, [r3, #6]
 8001c94:	461a      	mov	r2, r3
 8001c96:	2318      	movs	r3, #24
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d10d      	bne.n	8001cb8 <SPI_Pin+0x610>
 8001c9c:	2002      	movs	r0, #2
 8001c9e:	2400      	movs	r4, #0
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	2106      	movs	r1, #6
 8001ca6:	9102      	str	r1, [sp, #8]
 8001ca8:	9201      	str	r2, [sp, #4]
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	4623      	mov	r3, r4
 8001cae:	4602      	mov	r2, r0
 8001cb0:	2104      	movs	r1, #4
 8001cb2:	488e      	ldr	r0, [pc, #568]	@ (8001eec <SPI_Pin+0x844>)
 8001cb4:	f7ff fa2e 	bl	8001114 <GPIO_Pin_Init>
			if(config->miso_pin == SPI3_MISO.PC11) GPIO_Pin_Init(GPIOC,11, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_3);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	799b      	ldrb	r3, [r3, #6]
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	f240 1337 	movw	r3, #311	@ 0x137
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d10d      	bne.n	8001ce2 <SPI_Pin+0x63a>
 8001cc6:	2002      	movs	r0, #2
 8001cc8:	2400      	movs	r4, #0
 8001cca:	2303      	movs	r3, #3
 8001ccc:	2200      	movs	r2, #0
 8001cce:	2106      	movs	r1, #6
 8001cd0:	9102      	str	r1, [sp, #8]
 8001cd2:	9201      	str	r2, [sp, #4]
 8001cd4:	9300      	str	r3, [sp, #0]
 8001cd6:	4623      	mov	r3, r4
 8001cd8:	4602      	mov	r2, r0
 8001cda:	210b      	movs	r1, #11
 8001cdc:	4884      	ldr	r0, [pc, #528]	@ (8001ef0 <SPI_Pin+0x848>)
 8001cde:	f7ff fa19 	bl	8001114 <GPIO_Pin_Init>
			if(config->mosi_pin == SPI3_MOSI.PB5) GPIO_Pin_Init(GPIOB, 5, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_3);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	795b      	ldrb	r3, [r3, #5]
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	2319      	movs	r3, #25
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d10d      	bne.n	8001d0a <SPI_Pin+0x662>
 8001cee:	2002      	movs	r0, #2
 8001cf0:	2400      	movs	r4, #0
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	2106      	movs	r1, #6
 8001cf8:	9102      	str	r1, [sp, #8]
 8001cfa:	9201      	str	r2, [sp, #4]
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	4623      	mov	r3, r4
 8001d00:	4602      	mov	r2, r0
 8001d02:	2105      	movs	r1, #5
 8001d04:	4879      	ldr	r0, [pc, #484]	@ (8001eec <SPI_Pin+0x844>)
 8001d06:	f7ff fa05 	bl	8001114 <GPIO_Pin_Init>
			if(config->mosi_pin == SPI3_MOSI.PC12) GPIO_Pin_Init(GPIOC, 12, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_3);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	795b      	ldrb	r3, [r3, #5]
 8001d0e:	461a      	mov	r2, r3
 8001d10:	f44f 739c 	mov.w	r3, #312	@ 0x138
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d10d      	bne.n	8001d34 <SPI_Pin+0x68c>
 8001d18:	2002      	movs	r0, #2
 8001d1a:	2400      	movs	r4, #0
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	2200      	movs	r2, #0
 8001d20:	2106      	movs	r1, #6
 8001d22:	9102      	str	r1, [sp, #8]
 8001d24:	9201      	str	r2, [sp, #4]
 8001d26:	9300      	str	r3, [sp, #0]
 8001d28:	4623      	mov	r3, r4
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	210c      	movs	r1, #12
 8001d2e:	4870      	ldr	r0, [pc, #448]	@ (8001ef0 <SPI_Pin+0x848>)
 8001d30:	f7ff f9f0 	bl	8001114 <GPIO_Pin_Init>
			config->Port -> CR1 &= ~SPI_CR1_BIDIMODE;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d42:	601a      	str	r2, [r3, #0]
}
 8001d44:	e0cc      	b.n	8001ee0 <SPI_Pin+0x838>
		else if(config->mode == 1)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	89db      	ldrh	r3, [r3, #14]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d162      	bne.n	8001e14 <SPI_Pin+0x76c>
			if(config->clock_pin == SPI3_CLK.PB3) GPIO_Pin_Init(GPIOB, 3, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_3);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	791b      	ldrb	r3, [r3, #4]
 8001d52:	461a      	mov	r2, r3
 8001d54:	2317      	movs	r3, #23
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d10d      	bne.n	8001d76 <SPI_Pin+0x6ce>
 8001d5a:	2002      	movs	r0, #2
 8001d5c:	2400      	movs	r4, #0
 8001d5e:	2303      	movs	r3, #3
 8001d60:	2200      	movs	r2, #0
 8001d62:	2106      	movs	r1, #6
 8001d64:	9102      	str	r1, [sp, #8]
 8001d66:	9201      	str	r2, [sp, #4]
 8001d68:	9300      	str	r3, [sp, #0]
 8001d6a:	4623      	mov	r3, r4
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	2103      	movs	r1, #3
 8001d70:	485e      	ldr	r0, [pc, #376]	@ (8001eec <SPI_Pin+0x844>)
 8001d72:	f7ff f9cf 	bl	8001114 <GPIO_Pin_Init>
			if(config->clock_pin == SPI3_CLK.PC10) GPIO_Pin_Init(GPIOC, 10, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_3);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	791b      	ldrb	r3, [r3, #4]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	f44f 739b 	mov.w	r3, #310	@ 0x136
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d10d      	bne.n	8001da0 <SPI_Pin+0x6f8>
 8001d84:	2002      	movs	r0, #2
 8001d86:	2400      	movs	r4, #0
 8001d88:	2303      	movs	r3, #3
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	2106      	movs	r1, #6
 8001d8e:	9102      	str	r1, [sp, #8]
 8001d90:	9201      	str	r2, [sp, #4]
 8001d92:	9300      	str	r3, [sp, #0]
 8001d94:	4623      	mov	r3, r4
 8001d96:	4602      	mov	r2, r0
 8001d98:	210a      	movs	r1, #10
 8001d9a:	4855      	ldr	r0, [pc, #340]	@ (8001ef0 <SPI_Pin+0x848>)
 8001d9c:	f7ff f9ba 	bl	8001114 <GPIO_Pin_Init>
			if(config->miso_pin == SPI3_MISO.PB4) GPIO_Pin_Init(GPIOB, 4, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_3);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	799b      	ldrb	r3, [r3, #6]
 8001da4:	461a      	mov	r2, r3
 8001da6:	2318      	movs	r3, #24
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d10d      	bne.n	8001dc8 <SPI_Pin+0x720>
 8001dac:	2002      	movs	r0, #2
 8001dae:	2400      	movs	r4, #0
 8001db0:	2303      	movs	r3, #3
 8001db2:	2200      	movs	r2, #0
 8001db4:	2106      	movs	r1, #6
 8001db6:	9102      	str	r1, [sp, #8]
 8001db8:	9201      	str	r2, [sp, #4]
 8001dba:	9300      	str	r3, [sp, #0]
 8001dbc:	4623      	mov	r3, r4
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	2104      	movs	r1, #4
 8001dc2:	484a      	ldr	r0, [pc, #296]	@ (8001eec <SPI_Pin+0x844>)
 8001dc4:	f7ff f9a6 	bl	8001114 <GPIO_Pin_Init>
			if(config->miso_pin == SPI3_MISO.PC11) GPIO_Pin_Init(GPIOC,11, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_3);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	799b      	ldrb	r3, [r3, #6]
 8001dcc:	461a      	mov	r2, r3
 8001dce:	f240 1337 	movw	r3, #311	@ 0x137
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d10d      	bne.n	8001df2 <SPI_Pin+0x74a>
 8001dd6:	2002      	movs	r0, #2
 8001dd8:	2400      	movs	r4, #0
 8001dda:	2303      	movs	r3, #3
 8001ddc:	2200      	movs	r2, #0
 8001dde:	2106      	movs	r1, #6
 8001de0:	9102      	str	r1, [sp, #8]
 8001de2:	9201      	str	r2, [sp, #4]
 8001de4:	9300      	str	r3, [sp, #0]
 8001de6:	4623      	mov	r3, r4
 8001de8:	4602      	mov	r2, r0
 8001dea:	210b      	movs	r1, #11
 8001dec:	4840      	ldr	r0, [pc, #256]	@ (8001ef0 <SPI_Pin+0x848>)
 8001dee:	f7ff f991 	bl	8001114 <GPIO_Pin_Init>
			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e00:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 |= SPI_CR1_BIDIOE;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001e10:	601a      	str	r2, [r3, #0]
}
 8001e12:	e065      	b.n	8001ee0 <SPI_Pin+0x838>
		else if(config->mode == 2)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	89db      	ldrh	r3, [r3, #14]
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d161      	bne.n	8001ee0 <SPI_Pin+0x838>
			if(config->clock_pin == SPI3_CLK.PB3) GPIO_Pin_Init(GPIOB, 3, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_3);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	791b      	ldrb	r3, [r3, #4]
 8001e20:	461a      	mov	r2, r3
 8001e22:	2317      	movs	r3, #23
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d10d      	bne.n	8001e44 <SPI_Pin+0x79c>
 8001e28:	2002      	movs	r0, #2
 8001e2a:	2400      	movs	r4, #0
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	2200      	movs	r2, #0
 8001e30:	2106      	movs	r1, #6
 8001e32:	9102      	str	r1, [sp, #8]
 8001e34:	9201      	str	r2, [sp, #4]
 8001e36:	9300      	str	r3, [sp, #0]
 8001e38:	4623      	mov	r3, r4
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	2103      	movs	r1, #3
 8001e3e:	482b      	ldr	r0, [pc, #172]	@ (8001eec <SPI_Pin+0x844>)
 8001e40:	f7ff f968 	bl	8001114 <GPIO_Pin_Init>
			if(config->clock_pin == SPI3_CLK.PC10) GPIO_Pin_Init(GPIOC, 10, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_3);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	791b      	ldrb	r3, [r3, #4]
 8001e48:	461a      	mov	r2, r3
 8001e4a:	f44f 739b 	mov.w	r3, #310	@ 0x136
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d10d      	bne.n	8001e6e <SPI_Pin+0x7c6>
 8001e52:	2002      	movs	r0, #2
 8001e54:	2400      	movs	r4, #0
 8001e56:	2303      	movs	r3, #3
 8001e58:	2200      	movs	r2, #0
 8001e5a:	2106      	movs	r1, #6
 8001e5c:	9102      	str	r1, [sp, #8]
 8001e5e:	9201      	str	r2, [sp, #4]
 8001e60:	9300      	str	r3, [sp, #0]
 8001e62:	4623      	mov	r3, r4
 8001e64:	4602      	mov	r2, r0
 8001e66:	210a      	movs	r1, #10
 8001e68:	4821      	ldr	r0, [pc, #132]	@ (8001ef0 <SPI_Pin+0x848>)
 8001e6a:	f7ff f953 	bl	8001114 <GPIO_Pin_Init>
			if(config->mosi_pin == SPI3_MOSI.PB5) GPIO_Pin_Init(GPIOB, 5, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_3);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	795b      	ldrb	r3, [r3, #5]
 8001e72:	461a      	mov	r2, r3
 8001e74:	2319      	movs	r3, #25
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d10d      	bne.n	8001e96 <SPI_Pin+0x7ee>
 8001e7a:	2002      	movs	r0, #2
 8001e7c:	2400      	movs	r4, #0
 8001e7e:	2303      	movs	r3, #3
 8001e80:	2200      	movs	r2, #0
 8001e82:	2106      	movs	r1, #6
 8001e84:	9102      	str	r1, [sp, #8]
 8001e86:	9201      	str	r2, [sp, #4]
 8001e88:	9300      	str	r3, [sp, #0]
 8001e8a:	4623      	mov	r3, r4
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	2105      	movs	r1, #5
 8001e90:	4816      	ldr	r0, [pc, #88]	@ (8001eec <SPI_Pin+0x844>)
 8001e92:	f7ff f93f 	bl	8001114 <GPIO_Pin_Init>
			if(config->mosi_pin == SPI3_MOSI.PC12) GPIO_Pin_Init(GPIOC, 12, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.SPI_3);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	795b      	ldrb	r3, [r3, #5]
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	f44f 739c 	mov.w	r3, #312	@ 0x138
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d10d      	bne.n	8001ec0 <SPI_Pin+0x818>
 8001ea4:	2002      	movs	r0, #2
 8001ea6:	2400      	movs	r4, #0
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	2200      	movs	r2, #0
 8001eac:	2106      	movs	r1, #6
 8001eae:	9102      	str	r1, [sp, #8]
 8001eb0:	9201      	str	r2, [sp, #4]
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	4623      	mov	r3, r4
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	210c      	movs	r1, #12
 8001eba:	480d      	ldr	r0, [pc, #52]	@ (8001ef0 <SPI_Pin+0x848>)
 8001ebc:	f7ff f92a 	bl	8001114 <GPIO_Pin_Init>
			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001ece:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 &= ~SPI_CR1_BIDIOE;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001ede:	601a      	str	r2, [r3, #0]
}
 8001ee0:	bf00      	nop
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd90      	pop	{r4, r7, pc}
 8001ee8:	40003c00 	.word	0x40003c00
 8001eec:	40020400 	.word	0x40020400
 8001ef0:	40020800 	.word	0x40020800

08001ef4 <SPI_Init>:


void SPI_Init(SPI_Config *config)
{
 8001ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ef6:	b087      	sub	sp, #28
 8001ef8:	af04      	add	r7, sp, #16
 8001efa:	6078      	str	r0, [r7, #4]
	if(config->type == SPI_Type.Master){
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	8b1b      	ldrh	r3, [r3, #24]
 8001f00:	2204      	movs	r2, #4
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d10f      	bne.n	8001f26 <SPI_Init+0x32>
		GPIO_Pin_Init(config->NSS_Port, config->NSS_Pin, MODE.General_Purpose_Output, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.Pull_Up, Alternate_Functions.None);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6898      	ldr	r0, [r3, #8]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	7b19      	ldrb	r1, [r3, #12]
 8001f0e:	2501      	movs	r5, #1
 8001f10:	2600      	movs	r6, #0
 8001f12:	2303      	movs	r3, #3
 8001f14:	2201      	movs	r2, #1
 8001f16:	2400      	movs	r4, #0
 8001f18:	9402      	str	r4, [sp, #8]
 8001f1a:	9201      	str	r2, [sp, #4]
 8001f1c:	9300      	str	r3, [sp, #0]
 8001f1e:	4633      	mov	r3, r6
 8001f20:	462a      	mov	r2, r5
 8001f22:	f7ff f8f7 	bl	8001114 <GPIO_Pin_Init>
	}
	if(config->type == SPI_Type.Slave){
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	8b1b      	ldrh	r3, [r3, #24]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d10f      	bne.n	8001f50 <SPI_Init+0x5c>
		GPIO_Pin_Init(config->NSS_Port, config->NSS_Pin, MODE.Input, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.Pull_Up, Alternate_Functions.None);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6898      	ldr	r0, [r3, #8]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	7b19      	ldrb	r1, [r3, #12]
 8001f38:	2500      	movs	r5, #0
 8001f3a:	2600      	movs	r6, #0
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	2201      	movs	r2, #1
 8001f40:	2400      	movs	r4, #0
 8001f42:	9402      	str	r4, [sp, #8]
 8001f44:	9201      	str	r2, [sp, #4]
 8001f46:	9300      	str	r3, [sp, #0]
 8001f48:	4633      	mov	r3, r6
 8001f4a:	462a      	mov	r2, r5
 8001f4c:	f7ff f8e2 	bl	8001114 <GPIO_Pin_Init>
	}

	SPI_Clock_Enable(config);
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f7ff fb09 	bl	8001568 <SPI_Clock_Enable>
	SPI_Pin(config);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7ff fba6 	bl	80016a8 <SPI_Pin>

	config->Port->CR1 |= config->clock_phase | config->clock_polarity |
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	8b99      	ldrh	r1, [r3, #28]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	8b5b      	ldrh	r3, [r3, #26]
					config->type | config->frame_format |
					config->data_format | config->crc ;
 8001f6a:	430b      	orrs	r3, r1
 8001f6c:	b299      	uxth	r1, r3
					config->type | config->frame_format |
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	8b1b      	ldrh	r3, [r3, #24]
					config->data_format | config->crc ;
 8001f72:	430b      	orrs	r3, r1
 8001f74:	b299      	uxth	r1, r3
					config->type | config->frame_format |
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	8a9b      	ldrh	r3, [r3, #20]
					config->data_format | config->crc ;
 8001f7a:	430b      	orrs	r3, r1
 8001f7c:	b299      	uxth	r1, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	8a5b      	ldrh	r3, [r3, #18]
 8001f82:	430b      	orrs	r3, r1
 8001f84:	b299      	uxth	r1, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	8a1b      	ldrh	r3, [r3, #16]
 8001f8a:	430b      	orrs	r3, r1
 8001f8c:	b29b      	uxth	r3, r3
 8001f8e:	4619      	mov	r1, r3
	config->Port->CR1 |= config->clock_phase | config->clock_polarity |
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	430a      	orrs	r2, r1
 8001f96:	601a      	str	r2, [r3, #0]
	config->Port->CR2 |= config->dma | config->interrupt;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	685a      	ldr	r2, [r3, #4]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	8c19      	ldrh	r1, [r3, #32]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	8bdb      	ldrh	r3, [r3, #30]
 8001fa6:	430b      	orrs	r3, r1
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	4619      	mov	r1, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	430a      	orrs	r2, r1
 8001fb2:	605a      	str	r2, [r3, #4]
	config->Port->CR1 |= config->mode | config->type;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	89d9      	ldrh	r1, [r3, #14]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	8b1b      	ldrh	r3, [r3, #24]
 8001fc2:	430b      	orrs	r3, r1
 8001fc4:	b29b      	uxth	r3, r3
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	601a      	str	r2, [r3, #0]

//	if(config->Port == SPI1)config->speed = (SystemCoreClock/2)/(2*2^(config->prescaler));
//	else config->speed = (SystemCoreClock/4)/(2*2^(config->prescaler));

	config -> Port -> CR1 |= config->prescaler << SPI_CR1_BR_Pos;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	6819      	ldr	r1, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	8adb      	ldrh	r3, [r3, #22]
 8001fda:	00da      	lsls	r2, r3, #3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	601a      	str	r2, [r3, #0]
	config->Port -> CR1 &= ~SPI_CR1_SSM ;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001ff2:	601a      	str	r2, [r3, #0]
	config->Port -> CR2 |=  SPI_CR2_SSOE ;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	685a      	ldr	r2, [r3, #4]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f042 0204 	orr.w	r2, r2, #4
 8002002:	605a      	str	r2, [r3, #4]


	if(config->dma == SPI_DMA.RX_DMA_Enable)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	8c1b      	ldrh	r3, [r3, #32]
 8002008:	2201      	movs	r2, #1
 800200a:	4293      	cmp	r3, r2
 800200c:	d176      	bne.n	80020fc <SPI_Init+0x208>
	{
		if(config->Port == SPI1)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a7a      	ldr	r2, [pc, #488]	@ (80021fc <SPI_Init+0x308>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d122      	bne.n	800205e <SPI_Init+0x16a>
		{
			xDMA_RX.stream = SPI_DMA_Stream.SPI1_RX;
 8002018:	4a79      	ldr	r2, [pc, #484]	@ (8002200 <SPI_Init+0x30c>)
 800201a:	4b7a      	ldr	r3, [pc, #488]	@ (8002204 <SPI_Init+0x310>)
 800201c:	605a      	str	r2, [r3, #4]
			xDMA_RX.controller = DMA2;
 800201e:	4b79      	ldr	r3, [pc, #484]	@ (8002204 <SPI_Init+0x310>)
 8002020:	4a79      	ldr	r2, [pc, #484]	@ (8002208 <SPI_Init+0x314>)
 8002022:	601a      	str	r2, [r3, #0]
			xDMA_RX.channel = SPI_DMA_Stream.SPI1_DMA_Channel;
 8002024:	2203      	movs	r2, #3
 8002026:	4b77      	ldr	r3, [pc, #476]	@ (8002204 <SPI_Init+0x310>)
 8002028:	609a      	str	r2, [r3, #8]
			xDMA_RX.circular_mode = DMA_Circular_Mode.Disable;
 800202a:	2200      	movs	r2, #0
 800202c:	4b75      	ldr	r3, [pc, #468]	@ (8002204 <SPI_Init+0x310>)
 800202e:	621a      	str	r2, [r3, #32]
			xDMA_RX.flow_control = DMA_Flow_Control.Peripheral_Control;
 8002030:	2220      	movs	r2, #32
 8002032:	4b74      	ldr	r3, [pc, #464]	@ (8002204 <SPI_Init+0x310>)
 8002034:	60da      	str	r2, [r3, #12]
			xDMA_RX.priority_level = DMA_Priority_Level.Very_high;
 8002036:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800203a:	4b72      	ldr	r3, [pc, #456]	@ (8002204 <SPI_Init+0x310>)
 800203c:	615a      	str	r2, [r3, #20]
			xDMA_RX.memory_data_size = DMA_Memory_Data_Size.byte;
 800203e:	2200      	movs	r2, #0
 8002040:	4b70      	ldr	r3, [pc, #448]	@ (8002204 <SPI_Init+0x310>)
 8002042:	61da      	str	r2, [r3, #28]
			xDMA_RX.peripheral_data_size = DMA_Peripheral_Data_Size.byte;
 8002044:	2200      	movs	r2, #0
 8002046:	4b6f      	ldr	r3, [pc, #444]	@ (8002204 <SPI_Init+0x310>)
 8002048:	619a      	str	r2, [r3, #24]
			xDMA_RX.transfer_direction = DMA_Transfer_Direction.Peripheral_to_memory;
 800204a:	2200      	movs	r2, #0
 800204c:	4b6d      	ldr	r3, [pc, #436]	@ (8002204 <SPI_Init+0x310>)
 800204e:	611a      	str	r2, [r3, #16]
			xDMA_RX.interrupts =  DMA_Interrupts.Disable;
 8002050:	2200      	movs	r2, #0
 8002052:	4b6c      	ldr	r3, [pc, #432]	@ (8002204 <SPI_Init+0x310>)
 8002054:	625a      	str	r2, [r3, #36]	@ 0x24
			DMA_Init(&xDMA_RX);
 8002056:	486b      	ldr	r0, [pc, #428]	@ (8002204 <SPI_Init+0x310>)
 8002058:	f7fe fe94 	bl	8000d84 <DMA_Init>
 800205c:	e04e      	b.n	80020fc <SPI_Init+0x208>
		}
		else if(config->Port == SPI2)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a6a      	ldr	r2, [pc, #424]	@ (800220c <SPI_Init+0x318>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d122      	bne.n	80020ae <SPI_Init+0x1ba>
		{
			xDMA_RX.stream = SPI_DMA_Stream.SPI2_RX;
 8002068:	4a69      	ldr	r2, [pc, #420]	@ (8002210 <SPI_Init+0x31c>)
 800206a:	4b66      	ldr	r3, [pc, #408]	@ (8002204 <SPI_Init+0x310>)
 800206c:	605a      	str	r2, [r3, #4]
			xDMA_RX.controller = DMA1;
 800206e:	4b65      	ldr	r3, [pc, #404]	@ (8002204 <SPI_Init+0x310>)
 8002070:	4a68      	ldr	r2, [pc, #416]	@ (8002214 <SPI_Init+0x320>)
 8002072:	601a      	str	r2, [r3, #0]
			xDMA_RX.channel = SPI_DMA_Stream.SPI2_DMA_Channel;
 8002074:	2200      	movs	r2, #0
 8002076:	4b63      	ldr	r3, [pc, #396]	@ (8002204 <SPI_Init+0x310>)
 8002078:	609a      	str	r2, [r3, #8]
			xDMA_RX.circular_mode = DMA_Circular_Mode.Disable;
 800207a:	2200      	movs	r2, #0
 800207c:	4b61      	ldr	r3, [pc, #388]	@ (8002204 <SPI_Init+0x310>)
 800207e:	621a      	str	r2, [r3, #32]
			xDMA_RX.flow_control = DMA_Flow_Control.Peripheral_Control;
 8002080:	2220      	movs	r2, #32
 8002082:	4b60      	ldr	r3, [pc, #384]	@ (8002204 <SPI_Init+0x310>)
 8002084:	60da      	str	r2, [r3, #12]
			xDMA_RX.priority_level = DMA_Priority_Level.Very_high;
 8002086:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800208a:	4b5e      	ldr	r3, [pc, #376]	@ (8002204 <SPI_Init+0x310>)
 800208c:	615a      	str	r2, [r3, #20]
			xDMA_RX.memory_data_size = DMA_Memory_Data_Size.byte;
 800208e:	2200      	movs	r2, #0
 8002090:	4b5c      	ldr	r3, [pc, #368]	@ (8002204 <SPI_Init+0x310>)
 8002092:	61da      	str	r2, [r3, #28]
			xDMA_RX.peripheral_data_size = DMA_Peripheral_Data_Size.byte;
 8002094:	2200      	movs	r2, #0
 8002096:	4b5b      	ldr	r3, [pc, #364]	@ (8002204 <SPI_Init+0x310>)
 8002098:	619a      	str	r2, [r3, #24]
			xDMA_RX.transfer_direction = DMA_Transfer_Direction.Peripheral_to_memory;
 800209a:	2200      	movs	r2, #0
 800209c:	4b59      	ldr	r3, [pc, #356]	@ (8002204 <SPI_Init+0x310>)
 800209e:	611a      	str	r2, [r3, #16]
			xDMA_RX.interrupts =  DMA_Interrupts.Disable;
 80020a0:	2200      	movs	r2, #0
 80020a2:	4b58      	ldr	r3, [pc, #352]	@ (8002204 <SPI_Init+0x310>)
 80020a4:	625a      	str	r2, [r3, #36]	@ 0x24
			DMA_Init(&xDMA_RX);
 80020a6:	4857      	ldr	r0, [pc, #348]	@ (8002204 <SPI_Init+0x310>)
 80020a8:	f7fe fe6c 	bl	8000d84 <DMA_Init>
 80020ac:	e026      	b.n	80020fc <SPI_Init+0x208>
		}
		else if(config->Port == SPI3)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a59      	ldr	r2, [pc, #356]	@ (8002218 <SPI_Init+0x324>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d121      	bne.n	80020fc <SPI_Init+0x208>
		{
			xDMA_RX.stream = SPI_DMA_Stream.SPI3_RX;
 80020b8:	4a58      	ldr	r2, [pc, #352]	@ (800221c <SPI_Init+0x328>)
 80020ba:	4b52      	ldr	r3, [pc, #328]	@ (8002204 <SPI_Init+0x310>)
 80020bc:	605a      	str	r2, [r3, #4]
			xDMA_RX.controller = DMA1;
 80020be:	4b51      	ldr	r3, [pc, #324]	@ (8002204 <SPI_Init+0x310>)
 80020c0:	4a54      	ldr	r2, [pc, #336]	@ (8002214 <SPI_Init+0x320>)
 80020c2:	601a      	str	r2, [r3, #0]
			xDMA_RX.channel = SPI_DMA_Stream.SPI3_DMA_Channel;
 80020c4:	2200      	movs	r2, #0
 80020c6:	4b4f      	ldr	r3, [pc, #316]	@ (8002204 <SPI_Init+0x310>)
 80020c8:	609a      	str	r2, [r3, #8]
			xDMA_RX.circular_mode = DMA_Circular_Mode.Disable;
 80020ca:	2200      	movs	r2, #0
 80020cc:	4b4d      	ldr	r3, [pc, #308]	@ (8002204 <SPI_Init+0x310>)
 80020ce:	621a      	str	r2, [r3, #32]
			xDMA_RX.flow_control = DMA_Flow_Control.Peripheral_Control;
 80020d0:	2220      	movs	r2, #32
 80020d2:	4b4c      	ldr	r3, [pc, #304]	@ (8002204 <SPI_Init+0x310>)
 80020d4:	60da      	str	r2, [r3, #12]
			xDMA_RX.priority_level = DMA_Priority_Level.Very_high;
 80020d6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80020da:	4b4a      	ldr	r3, [pc, #296]	@ (8002204 <SPI_Init+0x310>)
 80020dc:	615a      	str	r2, [r3, #20]
			xDMA_RX.memory_data_size = DMA_Memory_Data_Size.byte;
 80020de:	2200      	movs	r2, #0
 80020e0:	4b48      	ldr	r3, [pc, #288]	@ (8002204 <SPI_Init+0x310>)
 80020e2:	61da      	str	r2, [r3, #28]
			xDMA_RX.peripheral_data_size = DMA_Peripheral_Data_Size.byte;
 80020e4:	2200      	movs	r2, #0
 80020e6:	4b47      	ldr	r3, [pc, #284]	@ (8002204 <SPI_Init+0x310>)
 80020e8:	619a      	str	r2, [r3, #24]
			xDMA_RX.transfer_direction = DMA_Transfer_Direction.Peripheral_to_memory;
 80020ea:	2200      	movs	r2, #0
 80020ec:	4b45      	ldr	r3, [pc, #276]	@ (8002204 <SPI_Init+0x310>)
 80020ee:	611a      	str	r2, [r3, #16]
			xDMA_RX.interrupts =  DMA_Interrupts.Disable;
 80020f0:	2200      	movs	r2, #0
 80020f2:	4b44      	ldr	r3, [pc, #272]	@ (8002204 <SPI_Init+0x310>)
 80020f4:	625a      	str	r2, [r3, #36]	@ 0x24
			DMA_Init(&xDMA_RX);
 80020f6:	4843      	ldr	r0, [pc, #268]	@ (8002204 <SPI_Init+0x310>)
 80020f8:	f7fe fe44 	bl	8000d84 <DMA_Init>
		}
	}
	if(config->dma == SPI_DMA.TX_DMA_Enable)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	8c1b      	ldrh	r3, [r3, #32]
 8002100:	2202      	movs	r2, #2
 8002102:	4293      	cmp	r3, r2
 8002104:	d176      	bne.n	80021f4 <SPI_Init+0x300>
	{
		if(config->Port == SPI1)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a3c      	ldr	r2, [pc, #240]	@ (80021fc <SPI_Init+0x308>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d122      	bne.n	8002156 <SPI_Init+0x262>
		{
			xDMA_TX.stream = SPI_DMA_Stream.SPI1_TX;
 8002110:	4a43      	ldr	r2, [pc, #268]	@ (8002220 <SPI_Init+0x32c>)
 8002112:	4b44      	ldr	r3, [pc, #272]	@ (8002224 <SPI_Init+0x330>)
 8002114:	605a      	str	r2, [r3, #4]
			xDMA_TX.controller = DMA2;
 8002116:	4b43      	ldr	r3, [pc, #268]	@ (8002224 <SPI_Init+0x330>)
 8002118:	4a3b      	ldr	r2, [pc, #236]	@ (8002208 <SPI_Init+0x314>)
 800211a:	601a      	str	r2, [r3, #0]
			xDMA_TX.channel = SPI_DMA_Stream.SPI1_DMA_Channel;
 800211c:	2203      	movs	r2, #3
 800211e:	4b41      	ldr	r3, [pc, #260]	@ (8002224 <SPI_Init+0x330>)
 8002120:	609a      	str	r2, [r3, #8]
			xDMA_TX.circular_mode = DMA_Circular_Mode.Disable;
 8002122:	2200      	movs	r2, #0
 8002124:	4b3f      	ldr	r3, [pc, #252]	@ (8002224 <SPI_Init+0x330>)
 8002126:	621a      	str	r2, [r3, #32]
			xDMA_TX.flow_control = DMA_Flow_Control.Peripheral_Control;
 8002128:	2220      	movs	r2, #32
 800212a:	4b3e      	ldr	r3, [pc, #248]	@ (8002224 <SPI_Init+0x330>)
 800212c:	60da      	str	r2, [r3, #12]
			xDMA_TX.priority_level = DMA_Priority_Level.Very_high;
 800212e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002132:	4b3c      	ldr	r3, [pc, #240]	@ (8002224 <SPI_Init+0x330>)
 8002134:	615a      	str	r2, [r3, #20]
			xDMA_TX.memory_data_size = DMA_Memory_Data_Size.byte;
 8002136:	2200      	movs	r2, #0
 8002138:	4b3a      	ldr	r3, [pc, #232]	@ (8002224 <SPI_Init+0x330>)
 800213a:	61da      	str	r2, [r3, #28]
			xDMA_TX.peripheral_data_size = DMA_Peripheral_Data_Size.byte;
 800213c:	2200      	movs	r2, #0
 800213e:	4b39      	ldr	r3, [pc, #228]	@ (8002224 <SPI_Init+0x330>)
 8002140:	619a      	str	r2, [r3, #24]
			xDMA_TX.transfer_direction = DMA_Transfer_Direction.Peripheral_to_memory;
 8002142:	2200      	movs	r2, #0
 8002144:	4b37      	ldr	r3, [pc, #220]	@ (8002224 <SPI_Init+0x330>)
 8002146:	611a      	str	r2, [r3, #16]
			xDMA_TX.interrupts =  DMA_Interrupts.Disable;
 8002148:	2200      	movs	r2, #0
 800214a:	4b36      	ldr	r3, [pc, #216]	@ (8002224 <SPI_Init+0x330>)
 800214c:	625a      	str	r2, [r3, #36]	@ 0x24
			DMA_Init(&xDMA_TX);
 800214e:	4835      	ldr	r0, [pc, #212]	@ (8002224 <SPI_Init+0x330>)
 8002150:	f7fe fe18 	bl	8000d84 <DMA_Init>
			xDMA_TX.transfer_direction = DMA_Transfer_Direction.Peripheral_to_memory;
			xDMA_TX.interrupts =  DMA_Interrupts.Disable;
			DMA_Init(&xDMA_TX);
		}
	}
}
 8002154:	e04e      	b.n	80021f4 <SPI_Init+0x300>
		else if(config->Port == SPI2)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a2c      	ldr	r2, [pc, #176]	@ (800220c <SPI_Init+0x318>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d122      	bne.n	80021a6 <SPI_Init+0x2b2>
			xDMA_TX.stream = SPI_DMA_Stream.SPI2_TX;
 8002160:	4a31      	ldr	r2, [pc, #196]	@ (8002228 <SPI_Init+0x334>)
 8002162:	4b30      	ldr	r3, [pc, #192]	@ (8002224 <SPI_Init+0x330>)
 8002164:	605a      	str	r2, [r3, #4]
			xDMA_TX.controller = DMA1;
 8002166:	4b2f      	ldr	r3, [pc, #188]	@ (8002224 <SPI_Init+0x330>)
 8002168:	4a2a      	ldr	r2, [pc, #168]	@ (8002214 <SPI_Init+0x320>)
 800216a:	601a      	str	r2, [r3, #0]
			xDMA_TX.channel = SPI_DMA_Stream.SPI2_DMA_Channel;
 800216c:	2200      	movs	r2, #0
 800216e:	4b2d      	ldr	r3, [pc, #180]	@ (8002224 <SPI_Init+0x330>)
 8002170:	609a      	str	r2, [r3, #8]
			xDMA_TX.circular_mode = DMA_Circular_Mode.Disable;
 8002172:	2200      	movs	r2, #0
 8002174:	4b2b      	ldr	r3, [pc, #172]	@ (8002224 <SPI_Init+0x330>)
 8002176:	621a      	str	r2, [r3, #32]
			xDMA_TX.flow_control = DMA_Flow_Control.Peripheral_Control;
 8002178:	2220      	movs	r2, #32
 800217a:	4b2a      	ldr	r3, [pc, #168]	@ (8002224 <SPI_Init+0x330>)
 800217c:	60da      	str	r2, [r3, #12]
			xDMA_TX.priority_level = DMA_Priority_Level.Very_high;
 800217e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002182:	4b28      	ldr	r3, [pc, #160]	@ (8002224 <SPI_Init+0x330>)
 8002184:	615a      	str	r2, [r3, #20]
			xDMA_TX.memory_data_size = DMA_Memory_Data_Size.byte;
 8002186:	2200      	movs	r2, #0
 8002188:	4b26      	ldr	r3, [pc, #152]	@ (8002224 <SPI_Init+0x330>)
 800218a:	61da      	str	r2, [r3, #28]
			xDMA_TX.peripheral_data_size = DMA_Peripheral_Data_Size.byte;
 800218c:	2200      	movs	r2, #0
 800218e:	4b25      	ldr	r3, [pc, #148]	@ (8002224 <SPI_Init+0x330>)
 8002190:	619a      	str	r2, [r3, #24]
			xDMA_TX.transfer_direction = DMA_Transfer_Direction.Peripheral_to_memory;
 8002192:	2200      	movs	r2, #0
 8002194:	4b23      	ldr	r3, [pc, #140]	@ (8002224 <SPI_Init+0x330>)
 8002196:	611a      	str	r2, [r3, #16]
			xDMA_TX.interrupts =  DMA_Interrupts.Disable;
 8002198:	2200      	movs	r2, #0
 800219a:	4b22      	ldr	r3, [pc, #136]	@ (8002224 <SPI_Init+0x330>)
 800219c:	625a      	str	r2, [r3, #36]	@ 0x24
			DMA_Init(&xDMA_TX);
 800219e:	4821      	ldr	r0, [pc, #132]	@ (8002224 <SPI_Init+0x330>)
 80021a0:	f7fe fdf0 	bl	8000d84 <DMA_Init>
}
 80021a4:	e026      	b.n	80021f4 <SPI_Init+0x300>
		else if(config->Port == SPI3)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a1b      	ldr	r2, [pc, #108]	@ (8002218 <SPI_Init+0x324>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d121      	bne.n	80021f4 <SPI_Init+0x300>
			xDMA_TX.stream = SPI_DMA_Stream.SPI3_TX;
 80021b0:	4a1e      	ldr	r2, [pc, #120]	@ (800222c <SPI_Init+0x338>)
 80021b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002224 <SPI_Init+0x330>)
 80021b4:	605a      	str	r2, [r3, #4]
			xDMA_TX.controller = DMA1;
 80021b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002224 <SPI_Init+0x330>)
 80021b8:	4a16      	ldr	r2, [pc, #88]	@ (8002214 <SPI_Init+0x320>)
 80021ba:	601a      	str	r2, [r3, #0]
			xDMA_TX.channel = SPI_DMA_Stream.SPI3_DMA_Channel;
 80021bc:	2200      	movs	r2, #0
 80021be:	4b19      	ldr	r3, [pc, #100]	@ (8002224 <SPI_Init+0x330>)
 80021c0:	609a      	str	r2, [r3, #8]
			xDMA_TX.circular_mode = DMA_Circular_Mode.Disable;
 80021c2:	2200      	movs	r2, #0
 80021c4:	4b17      	ldr	r3, [pc, #92]	@ (8002224 <SPI_Init+0x330>)
 80021c6:	621a      	str	r2, [r3, #32]
			xDMA_TX.flow_control = DMA_Flow_Control.Peripheral_Control;
 80021c8:	2220      	movs	r2, #32
 80021ca:	4b16      	ldr	r3, [pc, #88]	@ (8002224 <SPI_Init+0x330>)
 80021cc:	60da      	str	r2, [r3, #12]
			xDMA_TX.priority_level = DMA_Priority_Level.Very_high;
 80021ce:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80021d2:	4b14      	ldr	r3, [pc, #80]	@ (8002224 <SPI_Init+0x330>)
 80021d4:	615a      	str	r2, [r3, #20]
			xDMA_TX.memory_data_size = DMA_Memory_Data_Size.byte;
 80021d6:	2200      	movs	r2, #0
 80021d8:	4b12      	ldr	r3, [pc, #72]	@ (8002224 <SPI_Init+0x330>)
 80021da:	61da      	str	r2, [r3, #28]
			xDMA_TX.peripheral_data_size = DMA_Peripheral_Data_Size.byte;
 80021dc:	2200      	movs	r2, #0
 80021de:	4b11      	ldr	r3, [pc, #68]	@ (8002224 <SPI_Init+0x330>)
 80021e0:	619a      	str	r2, [r3, #24]
			xDMA_TX.transfer_direction = DMA_Transfer_Direction.Peripheral_to_memory;
 80021e2:	2200      	movs	r2, #0
 80021e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002224 <SPI_Init+0x330>)
 80021e6:	611a      	str	r2, [r3, #16]
			xDMA_TX.interrupts =  DMA_Interrupts.Disable;
 80021e8:	2200      	movs	r2, #0
 80021ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002224 <SPI_Init+0x330>)
 80021ec:	625a      	str	r2, [r3, #36]	@ 0x24
			DMA_Init(&xDMA_TX);
 80021ee:	480d      	ldr	r0, [pc, #52]	@ (8002224 <SPI_Init+0x330>)
 80021f0:	f7fe fdc8 	bl	8000d84 <DMA_Init>
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021fc:	40013000 	.word	0x40013000
 8002200:	40026410 	.word	0x40026410
 8002204:	200000c0 	.word	0x200000c0
 8002208:	40026400 	.word	0x40026400
 800220c:	40003800 	.word	0x40003800
 8002210:	40026058 	.word	0x40026058
 8002214:	40026000 	.word	0x40026000
 8002218:	40003c00 	.word	0x40003c00
 800221c:	40026040 	.word	0x40026040
 8002220:	40026458 	.word	0x40026458
 8002224:	2000008c 	.word	0x2000008c
 8002228:	40026070 	.word	0x40026070
 800222c:	400260b8 	.word	0x400260b8

08002230 <SPI_Enable>:

void SPI_Enable(SPI_Config *config)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
	config->Port -> CR1 |= SPI_CR1_SPE;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002246:	601a      	str	r2, [r3, #0]
}
 8002248:	bf00      	nop
 800224a:	370c      	adds	r7, #12
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <SPI_TRX_Byte>:
	if(config ->Port == SPI3)RCC -> APB1RSTR |= RCC_APB1RSTR_SPI3RST;
}


uint16_t SPI_TRX_Byte(SPI_Config *config,uint16_t tx_data)
{
 8002254:	b480      	push	{r7}
 8002256:	b085      	sub	sp, #20
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	460b      	mov	r3, r1
 800225e:	807b      	strh	r3, [r7, #2]
	volatile uint16_t temp = 0;
 8002260:	2300      	movs	r3, #0
 8002262:	81fb      	strh	r3, [r7, #14]
	while (!(config->Port->SR & SPI_SR_TXE));
 8002264:	bf00      	nop
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d0f8      	beq.n	8002266 <SPI_TRX_Byte+0x12>
	config->Port -> DR = tx_data;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	887a      	ldrh	r2, [r7, #2]
 800227a:	60da      	str	r2, [r3, #12]
	while (!(config->Port->SR & SPI_SR_RXNE));
 800227c:	bf00      	nop
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f003 0301 	and.w	r3, r3, #1
 8002288:	2b00      	cmp	r3, #0
 800228a:	d0f8      	beq.n	800227e <SPI_TRX_Byte+0x2a>
	temp = config->Port -> DR;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	b29b      	uxth	r3, r3
 8002294:	81fb      	strh	r3, [r7, #14]
	while (!(config->Port->SR & SPI_SR_TXE));
 8002296:	bf00      	nop
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f003 0302 	and.w	r3, r3, #2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d0f8      	beq.n	8002298 <SPI_TRX_Byte+0x44>
	while (config->Port->SR & SPI_SR_BSY);
 80022a6:	bf00      	nop
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d1f8      	bne.n	80022a8 <SPI_TRX_Byte+0x54>
	return temp;
 80022b6:	89fb      	ldrh	r3, [r7, #14]
 80022b8:	b29b      	uxth	r3, r3
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3714      	adds	r7, #20
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <SPI_NSS_High>:
	}

}

void SPI_NSS_High(SPI_Config *config)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b082      	sub	sp, #8
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
	GPIO_Pin_High(config->NSS_Port, config->NSS_Pin);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	689a      	ldr	r2, [r3, #8]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	7b1b      	ldrb	r3, [r3, #12]
 80022d6:	4619      	mov	r1, r3
 80022d8:	4610      	mov	r0, r2
 80022da:	f7fe fe97 	bl	800100c <GPIO_Pin_High>
}
 80022de:	bf00      	nop
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <SPI_NSS_Low>:

void SPI_NSS_Low(SPI_Config *config)
{
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b082      	sub	sp, #8
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
	GPIO_Pin_Low(config->NSS_Port, config->NSS_Pin);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	7b1b      	ldrb	r3, [r3, #12]
 80022f6:	4619      	mov	r1, r3
 80022f8:	4610      	mov	r0, r2
 80022fa:	f7fe fe99 	bl	8001030 <GPIO_Pin_Low>
}
 80022fe:	bf00      	nop
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
	...

08002308 <__NVIC_SetPriority>:
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	4603      	mov	r3, r0
 8002310:	6039      	str	r1, [r7, #0]
 8002312:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002318:	2b00      	cmp	r3, #0
 800231a:	db0a      	blt.n	8002332 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	b2da      	uxtb	r2, r3
 8002320:	490c      	ldr	r1, [pc, #48]	@ (8002354 <__NVIC_SetPriority+0x4c>)
 8002322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002326:	0112      	lsls	r2, r2, #4
 8002328:	b2d2      	uxtb	r2, r2
 800232a:	440b      	add	r3, r1
 800232c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002330:	e00a      	b.n	8002348 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	b2da      	uxtb	r2, r3
 8002336:	4908      	ldr	r1, [pc, #32]	@ (8002358 <__NVIC_SetPriority+0x50>)
 8002338:	79fb      	ldrb	r3, [r7, #7]
 800233a:	f003 030f 	and.w	r3, r3, #15
 800233e:	3b04      	subs	r3, #4
 8002340:	0112      	lsls	r2, r2, #4
 8002342:	b2d2      	uxtb	r2, r2
 8002344:	440b      	add	r3, r1
 8002346:	761a      	strb	r2, [r3, #24]
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr
 8002354:	e000e100 	.word	0xe000e100
 8002358:	e000ed00 	.word	0xe000ed00

0800235c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	3b01      	subs	r3, #1
 8002368:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800236c:	d301      	bcc.n	8002372 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800236e:	2301      	movs	r3, #1
 8002370:	e00f      	b.n	8002392 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002372:	4a0a      	ldr	r2, [pc, #40]	@ (800239c <SysTick_Config+0x40>)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3b01      	subs	r3, #1
 8002378:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800237a:	210f      	movs	r1, #15
 800237c:	f04f 30ff 	mov.w	r0, #4294967295
 8002380:	f7ff ffc2 	bl	8002308 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002384:	4b05      	ldr	r3, [pc, #20]	@ (800239c <SysTick_Config+0x40>)
 8002386:	2200      	movs	r2, #0
 8002388:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800238a:	4b04      	ldr	r3, [pc, #16]	@ (800239c <SysTick_Config+0x40>)
 800238c:	2207      	movs	r2, #7
 800238e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002390:	2300      	movs	r3, #0
}
 8002392:	4618      	mov	r0, r3
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	e000e010 	.word	0xe000e010

080023a0 <MCU_Clock_Setup>:
{
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
}

__STATIC_INLINE void MCU_Clock_Setup(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
	uint8_t pll_m = 4;
 80023a6:	2304      	movs	r3, #4
 80023a8:	71fb      	strb	r3, [r7, #7]
	uint8_t pll_n = 168; //192
 80023aa:	23a8      	movs	r3, #168	@ 0xa8
 80023ac:	71bb      	strb	r3, [r7, #6]
	uint8_t pll_p = 0;
 80023ae:	2300      	movs	r3, #0
 80023b0:	717b      	strb	r3, [r7, #5]
	uint8_t pll_q = 7;
 80023b2:	2307      	movs	r3, #7
 80023b4:	713b      	strb	r3, [r7, #4]

	RCC->PLLCFGR = 0x00000000;
 80023b6:	4b3d      	ldr	r3, [pc, #244]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	605a      	str	r2, [r3, #4]
	RCC -> CR |= RCC_CR_HSEON;
 80023bc:	4b3b      	ldr	r3, [pc, #236]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a3a      	ldr	r2, [pc, #232]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 80023c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023c6:	6013      	str	r3, [r2, #0]
	while(!(RCC -> CR & RCC_CR_HSERDY)){}
 80023c8:	bf00      	nop
 80023ca:	4b38      	ldr	r3, [pc, #224]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d0f9      	beq.n	80023ca <MCU_Clock_Setup+0x2a>
	RCC -> APB1ENR |= RCC_APB1ENR_PWREN;
 80023d6:	4b35      	ldr	r3, [pc, #212]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 80023d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023da:	4a34      	ldr	r2, [pc, #208]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 80023dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023e0:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR ->CR |= PWR_CR_VOS;
 80023e2:	4b33      	ldr	r3, [pc, #204]	@ (80024b0 <MCU_Clock_Setup+0x110>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a32      	ldr	r2, [pc, #200]	@ (80024b0 <MCU_Clock_Setup+0x110>)
 80023e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023ec:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;
 80023ee:	4b31      	ldr	r3, [pc, #196]	@ (80024b4 <MCU_Clock_Setup+0x114>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a30      	ldr	r2, [pc, #192]	@ (80024b4 <MCU_Clock_Setup+0x114>)
 80023f4:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80023f8:	f043 0305 	orr.w	r3, r3, #5
 80023fc:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR |= (pll_q << 24) | (pll_p << 16) | (pll_n << 6) | (pll_m << 0);
 80023fe:	4b2b      	ldr	r3, [pc, #172]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	793a      	ldrb	r2, [r7, #4]
 8002404:	0611      	lsls	r1, r2, #24
 8002406:	797a      	ldrb	r2, [r7, #5]
 8002408:	0412      	lsls	r2, r2, #16
 800240a:	4311      	orrs	r1, r2
 800240c:	79ba      	ldrb	r2, [r7, #6]
 800240e:	0192      	lsls	r2, r2, #6
 8002410:	4311      	orrs	r1, r2
 8002412:	79fa      	ldrb	r2, [r7, #7]
 8002414:	430a      	orrs	r2, r1
 8002416:	4611      	mov	r1, r2
 8002418:	4a24      	ldr	r2, [pc, #144]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 800241a:	430b      	orrs	r3, r1
 800241c:	6053      	str	r3, [r2, #4]
	RCC ->PLLCFGR |= 1 << 22;
 800241e:	4b23      	ldr	r3, [pc, #140]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	4a22      	ldr	r2, [pc, #136]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 8002424:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002428:	6053      	str	r3, [r2, #4]
	RCC -> CFGR |= RCC_CFGR_HPRE_DIV1;
 800242a:	4b20      	ldr	r3, [pc, #128]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 800242c:	4a1f      	ldr	r2, [pc, #124]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV4;
 8002432:	4b1e      	ldr	r3, [pc, #120]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	4a1d      	ldr	r2, [pc, #116]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 8002438:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 800243c:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV2;
 800243e:	4b1b      	ldr	r3, [pc, #108]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	4a1a      	ldr	r2, [pc, #104]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 8002444:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002448:	6093      	str	r3, [r2, #8]
	RCC -> CR |= RCC_CR_PLLON;
 800244a:	4b18      	ldr	r3, [pc, #96]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a17      	ldr	r2, [pc, #92]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 8002450:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002454:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY)){}
 8002456:	bf00      	nop
 8002458:	4b14      	ldr	r3, [pc, #80]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d0f9      	beq.n	8002458 <MCU_Clock_Setup+0xb8>
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 8002464:	4b11      	ldr	r3, [pc, #68]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	4a10      	ldr	r2, [pc, #64]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 800246a:	f043 0302 	orr.w	r3, r3, #2
 800246e:	6093      	str	r3, [r2, #8]
	while((RCC -> CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 8002470:	bf00      	nop
 8002472:	4b0e      	ldr	r3, [pc, #56]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f003 0308 	and.w	r3, r3, #8
 800247a:	2b08      	cmp	r3, #8
 800247c:	d1f9      	bne.n	8002472 <MCU_Clock_Setup+0xd2>
	SystemCoreClockUpdate();
 800247e:	f000 f8b5 	bl	80025ec <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/168);
 8002482:	4b0d      	ldr	r3, [pc, #52]	@ (80024b8 <MCU_Clock_Setup+0x118>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	08db      	lsrs	r3, r3, #3
 8002488:	4a0c      	ldr	r2, [pc, #48]	@ (80024bc <MCU_Clock_Setup+0x11c>)
 800248a:	fba2 2303 	umull	r2, r3, r2, r3
 800248e:	085b      	lsrs	r3, r3, #1
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff ff63 	bl	800235c <SysTick_Config>
	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8002496:	4b05      	ldr	r3, [pc, #20]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 8002498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800249a:	4a04      	ldr	r2, [pc, #16]	@ (80024ac <MCU_Clock_Setup+0x10c>)
 800249c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024a0:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80024a2:	bf00      	nop
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	40023800 	.word	0x40023800
 80024b0:	40007000 	.word	0x40007000
 80024b4:	40023c00 	.word	0x40023c00
 80024b8:	20000000 	.word	0x20000000
 80024bc:	18618619 	.word	0x18618619

080024c0 <Delay_Config>:
}



__STATIC_INLINE uint32_t Delay_Config(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0

	SysTick->CTRL = 0;
 80024c4:	4b09      	ldr	r3, [pc, #36]	@ (80024ec <Delay_Config+0x2c>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0x00FFFFFF;
 80024ca:	4b08      	ldr	r3, [pc, #32]	@ (80024ec <Delay_Config+0x2c>)
 80024cc:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 80024d0:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 80024d2:	4b06      	ldr	r3, [pc, #24]	@ (80024ec <Delay_Config+0x2c>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 80024d8:	4b04      	ldr	r3, [pc, #16]	@ (80024ec <Delay_Config+0x2c>)
 80024da:	2205      	movs	r2, #5
 80024dc:	601a      	str	r2, [r3, #0]
	return (0UL);                                                     /* Function successful */
 80024de:	2300      	movs	r3, #0
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	e000e010 	.word	0xe000e010

080024f0 <main>:


NRF24L01_Config master1;

int main(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
	MCU_Clock_Setup();
 80024f4:	f7ff ff54 	bl	80023a0 <MCU_Clock_Setup>
	Delay_Config();
 80024f8:	f7ff ffe2 	bl	80024c0 <Delay_Config>
	Console_Init(USART1, 9600);
 80024fc:	f44f 5116 	mov.w	r1, #9600	@ 0x2580
 8002500:	4814      	ldr	r0, [pc, #80]	@ (8002554 <main+0x64>)
 8002502:	f7fe fb91 	bl	8000c28 <Console_Init>

	NRF24L01_Reset(&master1);
 8002506:	4814      	ldr	r0, [pc, #80]	@ (8002558 <main+0x68>)
 8002508:	f7fe ff9c 	bl	8001444 <NRF24L01_Reset>

	master1.Interrupt_Enable = false;
 800250c:	4b12      	ldr	r3, [pc, #72]	@ (8002558 <main+0x68>)
 800250e:	2200      	movs	r2, #0
 8002510:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	master1.Address_Length = NRF24L01_Address_Length.Byte_5;
 8002514:	2260      	movs	r2, #96	@ 0x60
 8002516:	4b10      	ldr	r3, [pc, #64]	@ (8002558 <main+0x68>)
 8002518:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	master1.CRC_type = NRF24L01_CRC.ONE_BYTE;
 800251c:	2201      	movs	r2, #1
 800251e:	4b0e      	ldr	r3, [pc, #56]	@ (8002558 <main+0x68>)
 8002520:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
	master1.Address_Length = NRF24L01_Address_Length.Byte_5;
 8002524:	2260      	movs	r2, #96	@ 0x60
 8002526:	4b0c      	ldr	r3, [pc, #48]	@ (8002558 <main+0x68>)
 8002528:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	master1.RF_Power       = NRF24L01_Power.PWR_0dBm;
 800252c:	2206      	movs	r2, #6
 800252e:	4b0a      	ldr	r3, [pc, #40]	@ (8002558 <main+0x68>)
 8002530:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	master1.Data_Rate = NRF24L01_Data_Rate._2MBPS;
 8002534:	2208      	movs	r2, #8
 8002536:	4b08      	ldr	r3, [pc, #32]	@ (8002558 <main+0x68>)
 8002538:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	master1.RF_Channel = NRF24L01_RF_Channel.Speed_2Mbps.CH_MHz_2404;
 800253c:	f640 1364 	movw	r3, #2404	@ 0x964
 8002540:	b2da      	uxtb	r2, r3
 8002542:	4b05      	ldr	r3, [pc, #20]	@ (8002558 <main+0x68>)
 8002544:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	NRF24L01_Init(&master1);
 8002548:	4803      	ldr	r0, [pc, #12]	@ (8002558 <main+0x68>)
 800254a:	f7fe fead 	bl	80012a8 <NRF24L01_Init>




    /* Loop forever */
	for(;;);
 800254e:	bf00      	nop
 8002550:	e7fd      	b.n	800254e <main+0x5e>
 8002552:	bf00      	nop
 8002554:	40011000 	.word	0x40011000
 8002558:	200000f4 	.word	0x200000f4

0800255c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002564:	4a14      	ldr	r2, [pc, #80]	@ (80025b8 <_sbrk+0x5c>)
 8002566:	4b15      	ldr	r3, [pc, #84]	@ (80025bc <_sbrk+0x60>)
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002570:	4b13      	ldr	r3, [pc, #76]	@ (80025c0 <_sbrk+0x64>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d102      	bne.n	800257e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002578:	4b11      	ldr	r3, [pc, #68]	@ (80025c0 <_sbrk+0x64>)
 800257a:	4a12      	ldr	r2, [pc, #72]	@ (80025c4 <_sbrk+0x68>)
 800257c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800257e:	4b10      	ldr	r3, [pc, #64]	@ (80025c0 <_sbrk+0x64>)
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4413      	add	r3, r2
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	429a      	cmp	r2, r3
 800258a:	d207      	bcs.n	800259c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800258c:	f000 feec 	bl	8003368 <__errno>
 8002590:	4603      	mov	r3, r0
 8002592:	220c      	movs	r2, #12
 8002594:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002596:	f04f 33ff 	mov.w	r3, #4294967295
 800259a:	e009      	b.n	80025b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800259c:	4b08      	ldr	r3, [pc, #32]	@ (80025c0 <_sbrk+0x64>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025a2:	4b07      	ldr	r3, [pc, #28]	@ (80025c0 <_sbrk+0x64>)
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4413      	add	r3, r2
 80025aa:	4a05      	ldr	r2, [pc, #20]	@ (80025c0 <_sbrk+0x64>)
 80025ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025ae:	68fb      	ldr	r3, [r7, #12]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3718      	adds	r7, #24
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	20020000 	.word	0x20020000
 80025bc:	00000400 	.word	0x00000400
 80025c0:	20000130 	.word	0x20000130
 80025c4:	20000280 	.word	0x20000280

080025c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025cc:	4b06      	ldr	r3, [pc, #24]	@ (80025e8 <SystemInit+0x20>)
 80025ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d2:	4a05      	ldr	r2, [pc, #20]	@ (80025e8 <SystemInit+0x20>)
 80025d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025dc:	bf00      	nop
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	e000ed00 	.word	0xe000ed00

080025ec <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b087      	sub	sp, #28
 80025f0:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80025f2:	2300      	movs	r3, #0
 80025f4:	613b      	str	r3, [r7, #16]
 80025f6:	2300      	movs	r3, #0
 80025f8:	617b      	str	r3, [r7, #20]
 80025fa:	2302      	movs	r3, #2
 80025fc:	60fb      	str	r3, [r7, #12]
 80025fe:	2300      	movs	r3, #0
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	2302      	movs	r3, #2
 8002604:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002606:	4b34      	ldr	r3, [pc, #208]	@ (80026d8 <SystemCoreClockUpdate+0xec>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f003 030c 	and.w	r3, r3, #12
 800260e:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	2b08      	cmp	r3, #8
 8002614:	d011      	beq.n	800263a <SystemCoreClockUpdate+0x4e>
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	2b08      	cmp	r3, #8
 800261a:	d844      	bhi.n	80026a6 <SystemCoreClockUpdate+0xba>
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d003      	beq.n	800262a <SystemCoreClockUpdate+0x3e>
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	2b04      	cmp	r3, #4
 8002626:	d004      	beq.n	8002632 <SystemCoreClockUpdate+0x46>
 8002628:	e03d      	b.n	80026a6 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800262a:	4b2c      	ldr	r3, [pc, #176]	@ (80026dc <SystemCoreClockUpdate+0xf0>)
 800262c:	4a2c      	ldr	r2, [pc, #176]	@ (80026e0 <SystemCoreClockUpdate+0xf4>)
 800262e:	601a      	str	r2, [r3, #0]
      break;
 8002630:	e03d      	b.n	80026ae <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8002632:	4b2a      	ldr	r3, [pc, #168]	@ (80026dc <SystemCoreClockUpdate+0xf0>)
 8002634:	4a2b      	ldr	r2, [pc, #172]	@ (80026e4 <SystemCoreClockUpdate+0xf8>)
 8002636:	601a      	str	r2, [r3, #0]
      break;
 8002638:	e039      	b.n	80026ae <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800263a:	4b27      	ldr	r3, [pc, #156]	@ (80026d8 <SystemCoreClockUpdate+0xec>)
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	0d9b      	lsrs	r3, r3, #22
 8002640:	f003 0301 	and.w	r3, r3, #1
 8002644:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002646:	4b24      	ldr	r3, [pc, #144]	@ (80026d8 <SystemCoreClockUpdate+0xec>)
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800264e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00c      	beq.n	8002670 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002656:	4a23      	ldr	r2, [pc, #140]	@ (80026e4 <SystemCoreClockUpdate+0xf8>)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	fbb2 f3f3 	udiv	r3, r2, r3
 800265e:	4a1e      	ldr	r2, [pc, #120]	@ (80026d8 <SystemCoreClockUpdate+0xec>)
 8002660:	6852      	ldr	r2, [r2, #4]
 8002662:	0992      	lsrs	r2, r2, #6
 8002664:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002668:	fb02 f303 	mul.w	r3, r2, r3
 800266c:	617b      	str	r3, [r7, #20]
 800266e:	e00b      	b.n	8002688 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002670:	4a1b      	ldr	r2, [pc, #108]	@ (80026e0 <SystemCoreClockUpdate+0xf4>)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	fbb2 f3f3 	udiv	r3, r2, r3
 8002678:	4a17      	ldr	r2, [pc, #92]	@ (80026d8 <SystemCoreClockUpdate+0xec>)
 800267a:	6852      	ldr	r2, [r2, #4]
 800267c:	0992      	lsrs	r2, r2, #6
 800267e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002682:	fb02 f303 	mul.w	r3, r2, r3
 8002686:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8002688:	4b13      	ldr	r3, [pc, #76]	@ (80026d8 <SystemCoreClockUpdate+0xec>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	0c1b      	lsrs	r3, r3, #16
 800268e:	f003 0303 	and.w	r3, r3, #3
 8002692:	3301      	adds	r3, #1
 8002694:	005b      	lsls	r3, r3, #1
 8002696:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8002698:	697a      	ldr	r2, [r7, #20]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	fbb2 f3f3 	udiv	r3, r2, r3
 80026a0:	4a0e      	ldr	r2, [pc, #56]	@ (80026dc <SystemCoreClockUpdate+0xf0>)
 80026a2:	6013      	str	r3, [r2, #0]
      break;
 80026a4:	e003      	b.n	80026ae <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80026a6:	4b0d      	ldr	r3, [pc, #52]	@ (80026dc <SystemCoreClockUpdate+0xf0>)
 80026a8:	4a0d      	ldr	r2, [pc, #52]	@ (80026e0 <SystemCoreClockUpdate+0xf4>)
 80026aa:	601a      	str	r2, [r3, #0]
      break;
 80026ac:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80026ae:	4b0a      	ldr	r3, [pc, #40]	@ (80026d8 <SystemCoreClockUpdate+0xec>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	091b      	lsrs	r3, r3, #4
 80026b4:	f003 030f 	and.w	r3, r3, #15
 80026b8:	4a0b      	ldr	r2, [pc, #44]	@ (80026e8 <SystemCoreClockUpdate+0xfc>)
 80026ba:	5cd3      	ldrb	r3, [r2, r3]
 80026bc:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80026be:	4b07      	ldr	r3, [pc, #28]	@ (80026dc <SystemCoreClockUpdate+0xf0>)
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	fa22 f303 	lsr.w	r3, r2, r3
 80026c8:	4a04      	ldr	r2, [pc, #16]	@ (80026dc <SystemCoreClockUpdate+0xf0>)
 80026ca:	6013      	str	r3, [r2, #0]
}
 80026cc:	bf00      	nop
 80026ce:	371c      	adds	r7, #28
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr
 80026d8:	40023800 	.word	0x40023800
 80026dc:	20000000 	.word	0x20000000
 80026e0:	00f42400 	.word	0x00f42400
 80026e4:	007a1200 	.word	0x007a1200
 80026e8:	08003e10 	.word	0x08003e10

080026ec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80026ec:	480d      	ldr	r0, [pc, #52]	@ (8002724 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80026ee:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80026f0:	f7ff ff6a 	bl	80025c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026f4:	480c      	ldr	r0, [pc, #48]	@ (8002728 <LoopForever+0x6>)
  ldr r1, =_edata
 80026f6:	490d      	ldr	r1, [pc, #52]	@ (800272c <LoopForever+0xa>)
  ldr r2, =_sidata
 80026f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002730 <LoopForever+0xe>)
  movs r3, #0
 80026fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026fc:	e002      	b.n	8002704 <LoopCopyDataInit>

080026fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002700:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002702:	3304      	adds	r3, #4

08002704 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002704:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002706:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002708:	d3f9      	bcc.n	80026fe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800270a:	4a0a      	ldr	r2, [pc, #40]	@ (8002734 <LoopForever+0x12>)
  ldr r4, =_ebss
 800270c:	4c0a      	ldr	r4, [pc, #40]	@ (8002738 <LoopForever+0x16>)
  movs r3, #0
 800270e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002710:	e001      	b.n	8002716 <LoopFillZerobss>

08002712 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002712:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002714:	3204      	adds	r2, #4

08002716 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002716:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002718:	d3fb      	bcc.n	8002712 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800271a:	f000 fe2b 	bl	8003374 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800271e:	f7ff fee7 	bl	80024f0 <main>

08002722 <LoopForever>:

LoopForever:
  b LoopForever
 8002722:	e7fe      	b.n	8002722 <LoopForever>
  ldr   r0, =_estack
 8002724:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002728:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800272c:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8002730:	08003e64 	.word	0x08003e64
  ldr r2, =_sbss
 8002734:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8002738:	2000027c 	.word	0x2000027c

0800273c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800273c:	e7fe      	b.n	800273c <ADC_IRQHandler>

0800273e <separateFractionAndIntegral>:
	float temp = 0;
	temp = (float)(SysTick->VAL / (SystemCoreClock));
	return temp;
}

__STATIC_INLINE void separateFractionAndIntegral(double number, double *fractionalPart, double *integralPart) {
 800273e:	b580      	push	{r7, lr}
 8002740:	b084      	sub	sp, #16
 8002742:	af00      	add	r7, sp, #0
 8002744:	ed87 0b02 	vstr	d0, [r7, #8]
 8002748:	6078      	str	r0, [r7, #4]
 800274a:	6039      	str	r1, [r7, #0]
    *integralPart = (double)((int64_t)number);
 800274c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002750:	f7fe fa14 	bl	8000b7c <__aeabi_d2lz>
 8002754:	4602      	mov	r2, r0
 8002756:	460b      	mov	r3, r1
 8002758:	4610      	mov	r0, r2
 800275a:	4619      	mov	r1, r3
 800275c:	f7fd ff1e 	bl	800059c <__aeabi_l2d>
 8002760:	4602      	mov	r2, r0
 8002762:	460b      	mov	r3, r1
 8002764:	6839      	ldr	r1, [r7, #0]
 8002766:	e9c1 2300 	strd	r2, r3, [r1]
    *fractionalPart = number - *integralPart;
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002770:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002774:	f7fd fd88 	bl	8000288 <__aeabi_dsub>
 8002778:	4602      	mov	r2, r0
 800277a:	460b      	mov	r3, r1
 800277c:	6879      	ldr	r1, [r7, #4]
 800277e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002782:	bf00      	nop
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <USART_Config_Reset>:
#include "USART.h"



void USART_Config_Reset(USART_Config *config)
{
 800278a:	b480      	push	{r7}
 800278c:	b083      	sub	sp, #12
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
	config->mode = USART_Mode.Disable;
 8002792:	2200      	movs	r2, #0
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	731a      	strb	r2, [r3, #12]
	config->hardware_flow = Hardware_Flow.Disable;
 8002798:	2200      	movs	r2, #0
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	74da      	strb	r2, [r3, #19]
	config->low_power_uart = Low_Power_USART.Disable;
 800279e:	2200      	movs	r2, #0
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	711a      	strb	r2, [r3, #4]
	config->baudrate = 9600;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80027aa:	609a      	str	r2, [r3, #8]
	config->dma_enable = DMA_Enable.RX_Disable | DMA_Enable.TX_Disable;
 80027ac:	2203      	movs	r2, #3
 80027ae:	2301      	movs	r3, #1
 80027b0:	4313      	orrs	r3, r2
 80027b2:	b2da      	uxtb	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	755a      	strb	r2, [r3, #21]
	config->interrupt = Interrupt_Type.Disable;
 80027b8:	2300      	movs	r3, #0
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	749a      	strb	r2, [r3, #18]
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <USART_Clock_Enable>:


int8_t USART_Clock_Enable(USART_Config *config)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
	if(config->Port == USART1)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a47      	ldr	r2, [pc, #284]	@ (80028f8 <USART_Clock_Enable+0x12c>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d112      	bne.n	8002804 <USART_Clock_Enable+0x38>
	{
		if(config->low_power_uart == Low_Power_USART.Enable) RCC -> APB2LPENR |= RCC_APB2LPENR_USART1LPEN;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	791b      	ldrb	r3, [r3, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d106      	bne.n	80027f6 <USART_Clock_Enable+0x2a>
 80027e8:	4b44      	ldr	r3, [pc, #272]	@ (80028fc <USART_Clock_Enable+0x130>)
 80027ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80027ec:	4a43      	ldr	r2, [pc, #268]	@ (80028fc <USART_Clock_Enable+0x130>)
 80027ee:	f043 0310 	orr.w	r3, r3, #16
 80027f2:	6653      	str	r3, [r2, #100]	@ 0x64
 80027f4:	e079      	b.n	80028ea <USART_Clock_Enable+0x11e>
		else RCC -> APB2ENR |= RCC_APB2ENR_USART1EN;
 80027f6:	4b41      	ldr	r3, [pc, #260]	@ (80028fc <USART_Clock_Enable+0x130>)
 80027f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027fa:	4a40      	ldr	r2, [pc, #256]	@ (80028fc <USART_Clock_Enable+0x130>)
 80027fc:	f043 0310 	orr.w	r3, r3, #16
 8002800:	6453      	str	r3, [r2, #68]	@ 0x44
 8002802:	e072      	b.n	80028ea <USART_Clock_Enable+0x11e>
	}
	else if(config->Port == USART2)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a3d      	ldr	r2, [pc, #244]	@ (8002900 <USART_Clock_Enable+0x134>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d112      	bne.n	8002834 <USART_Clock_Enable+0x68>
	{
		if(config->low_power_uart == Low_Power_USART.Enable) RCC -> APB1LPENR |= RCC_APB1LPENR_USART2LPEN;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	791b      	ldrb	r3, [r3, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	4293      	cmp	r3, r2
 8002816:	d106      	bne.n	8002826 <USART_Clock_Enable+0x5a>
 8002818:	4b38      	ldr	r3, [pc, #224]	@ (80028fc <USART_Clock_Enable+0x130>)
 800281a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800281c:	4a37      	ldr	r2, [pc, #220]	@ (80028fc <USART_Clock_Enable+0x130>)
 800281e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002822:	6613      	str	r3, [r2, #96]	@ 0x60
 8002824:	e061      	b.n	80028ea <USART_Clock_Enable+0x11e>
		else RCC -> APB1ENR |= RCC_APB1ENR_USART2EN;
 8002826:	4b35      	ldr	r3, [pc, #212]	@ (80028fc <USART_Clock_Enable+0x130>)
 8002828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282a:	4a34      	ldr	r2, [pc, #208]	@ (80028fc <USART_Clock_Enable+0x130>)
 800282c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002830:	6413      	str	r3, [r2, #64]	@ 0x40
 8002832:	e05a      	b.n	80028ea <USART_Clock_Enable+0x11e>
	}
	else if(config->Port == USART3)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a32      	ldr	r2, [pc, #200]	@ (8002904 <USART_Clock_Enable+0x138>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d112      	bne.n	8002864 <USART_Clock_Enable+0x98>
	{
		if(config->low_power_uart == Low_Power_USART.Enable) RCC -> APB1LPENR |= RCC_APB1LPENR_USART3LPEN;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	791b      	ldrb	r3, [r3, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	4293      	cmp	r3, r2
 8002846:	d106      	bne.n	8002856 <USART_Clock_Enable+0x8a>
 8002848:	4b2c      	ldr	r3, [pc, #176]	@ (80028fc <USART_Clock_Enable+0x130>)
 800284a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800284c:	4a2b      	ldr	r2, [pc, #172]	@ (80028fc <USART_Clock_Enable+0x130>)
 800284e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002852:	6613      	str	r3, [r2, #96]	@ 0x60
 8002854:	e049      	b.n	80028ea <USART_Clock_Enable+0x11e>
		else RCC -> APB1ENR |= RCC_APB1ENR_USART3EN;
 8002856:	4b29      	ldr	r3, [pc, #164]	@ (80028fc <USART_Clock_Enable+0x130>)
 8002858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285a:	4a28      	ldr	r2, [pc, #160]	@ (80028fc <USART_Clock_Enable+0x130>)
 800285c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002860:	6413      	str	r3, [r2, #64]	@ 0x40
 8002862:	e042      	b.n	80028ea <USART_Clock_Enable+0x11e>
	}
	else if(config->Port == UART4)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a27      	ldr	r2, [pc, #156]	@ (8002908 <USART_Clock_Enable+0x13c>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d10e      	bne.n	800288c <USART_Clock_Enable+0xc0>
	{
		if(config->low_power_uart == Low_Power_USART.Enable) return -1;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	791b      	ldrb	r3, [r3, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	4293      	cmp	r3, r2
 8002876:	d102      	bne.n	800287e <USART_Clock_Enable+0xb2>
 8002878:	f04f 33ff 	mov.w	r3, #4294967295
 800287c:	e036      	b.n	80028ec <USART_Clock_Enable+0x120>
		else RCC -> APB1ENR |= RCC_APB1ENR_UART4EN;
 800287e:	4b1f      	ldr	r3, [pc, #124]	@ (80028fc <USART_Clock_Enable+0x130>)
 8002880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002882:	4a1e      	ldr	r2, [pc, #120]	@ (80028fc <USART_Clock_Enable+0x130>)
 8002884:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002888:	6413      	str	r3, [r2, #64]	@ 0x40
 800288a:	e02e      	b.n	80028ea <USART_Clock_Enable+0x11e>
	}
	else if(config->Port == UART5)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a1e      	ldr	r2, [pc, #120]	@ (800290c <USART_Clock_Enable+0x140>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d10e      	bne.n	80028b4 <USART_Clock_Enable+0xe8>
	{
		if(config->low_power_uart == Low_Power_USART.Enable) return -1;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	791b      	ldrb	r3, [r3, #4]
 800289a:	2201      	movs	r2, #1
 800289c:	4293      	cmp	r3, r2
 800289e:	d102      	bne.n	80028a6 <USART_Clock_Enable+0xda>
 80028a0:	f04f 33ff 	mov.w	r3, #4294967295
 80028a4:	e022      	b.n	80028ec <USART_Clock_Enable+0x120>
		else RCC -> APB1ENR |= RCC_APB1ENR_UART5EN;
 80028a6:	4b15      	ldr	r3, [pc, #84]	@ (80028fc <USART_Clock_Enable+0x130>)
 80028a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028aa:	4a14      	ldr	r2, [pc, #80]	@ (80028fc <USART_Clock_Enable+0x130>)
 80028ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80028b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80028b2:	e01a      	b.n	80028ea <USART_Clock_Enable+0x11e>
	}
	else if(config->Port == USART6)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a15      	ldr	r2, [pc, #84]	@ (8002910 <USART_Clock_Enable+0x144>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d112      	bne.n	80028e4 <USART_Clock_Enable+0x118>
	{
		if(config->low_power_uart == Low_Power_USART.Enable) RCC -> APB2LPENR |= RCC_APB2LPENR_USART6LPEN;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	791b      	ldrb	r3, [r3, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d106      	bne.n	80028d6 <USART_Clock_Enable+0x10a>
 80028c8:	4b0c      	ldr	r3, [pc, #48]	@ (80028fc <USART_Clock_Enable+0x130>)
 80028ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028cc:	4a0b      	ldr	r2, [pc, #44]	@ (80028fc <USART_Clock_Enable+0x130>)
 80028ce:	f043 0320 	orr.w	r3, r3, #32
 80028d2:	6653      	str	r3, [r2, #100]	@ 0x64
 80028d4:	e009      	b.n	80028ea <USART_Clock_Enable+0x11e>
		else RCC -> APB2ENR |= RCC_APB2ENR_USART6EN;
 80028d6:	4b09      	ldr	r3, [pc, #36]	@ (80028fc <USART_Clock_Enable+0x130>)
 80028d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028da:	4a08      	ldr	r2, [pc, #32]	@ (80028fc <USART_Clock_Enable+0x130>)
 80028dc:	f043 0320 	orr.w	r3, r3, #32
 80028e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80028e2:	e002      	b.n	80028ea <USART_Clock_Enable+0x11e>
	}
	else
	{
		return -1;
 80028e4:	f04f 33ff 	mov.w	r3, #4294967295
 80028e8:	e000      	b.n	80028ec <USART_Clock_Enable+0x120>
	}
	return 1;
 80028ea:	2301      	movs	r3, #1
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr
 80028f8:	40011000 	.word	0x40011000
 80028fc:	40023800 	.word	0x40023800
 8002900:	40004400 	.word	0x40004400
 8002904:	40004800 	.word	0x40004800
 8002908:	40004c00 	.word	0x40004c00
 800290c:	40005000 	.word	0x40005000
 8002910:	40011400 	.word	0x40011400

08002914 <PIN_Setup>:
	}
	return 1;
}

static void PIN_Setup(USART_Config *config)
{
 8002914:	b5b0      	push	{r4, r5, r7, lr}
 8002916:	b086      	sub	sp, #24
 8002918:	af04      	add	r7, sp, #16
 800291a:	6078      	str	r0, [r7, #4]
	if(config->Port == USART1)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4aa0      	ldr	r2, [pc, #640]	@ (8002ba4 <PIN_Setup+0x290>)
 8002922:	4293      	cmp	r3, r2
 8002924:	f040 810d 	bne.w	8002b42 <PIN_Setup+0x22e>
	{
		if((config->mode == USART_Mode.Asynchronous) ||
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	7b1b      	ldrb	r3, [r3, #12]
 800292c:	2201      	movs	r2, #1
 800292e:	4293      	cmp	r3, r2
 8002930:	d00f      	beq.n	8002952 <PIN_Setup+0x3e>
		   (config->mode == USART_Mode.Synchronous) ||
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	7b1b      	ldrb	r3, [r3, #12]
 8002936:	2202      	movs	r2, #2
		if((config->mode == USART_Mode.Asynchronous) ||
 8002938:	4293      	cmp	r3, r2
 800293a:	d00a      	beq.n	8002952 <PIN_Setup+0x3e>
		   (config->mode == USART_Mode.IrDA) ||
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	7b1b      	ldrb	r3, [r3, #12]
 8002940:	2204      	movs	r2, #4
		   (config->mode == USART_Mode.Synchronous) ||
 8002942:	4293      	cmp	r3, r2
 8002944:	d005      	beq.n	8002952 <PIN_Setup+0x3e>
		   (config->mode == USART_Mode.LIN) )
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	7b1b      	ldrb	r3, [r3, #12]
 800294a:	2205      	movs	r2, #5
		   (config->mode == USART_Mode.IrDA) ||
 800294c:	4293      	cmp	r3, r2
 800294e:	f040 80be 	bne.w	8002ace <PIN_Setup+0x1ba>
		{
			if(config->TX_Pin == USART1_TX_Pin.PA9)GPIO_Pin_Init(GPIOA, USART1_TX_Pin.PA9, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_1);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	7b5b      	ldrb	r3, [r3, #13]
 8002956:	2209      	movs	r2, #9
 8002958:	4293      	cmp	r3, r2
 800295a:	d10f      	bne.n	800297c <PIN_Setup+0x68>
 800295c:	2009      	movs	r0, #9
 800295e:	2402      	movs	r4, #2
 8002960:	2500      	movs	r5, #0
 8002962:	2302      	movs	r3, #2
 8002964:	2200      	movs	r2, #0
 8002966:	2107      	movs	r1, #7
 8002968:	9102      	str	r1, [sp, #8]
 800296a:	9201      	str	r2, [sp, #4]
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	462b      	mov	r3, r5
 8002970:	4622      	mov	r2, r4
 8002972:	4601      	mov	r1, r0
 8002974:	488c      	ldr	r0, [pc, #560]	@ (8002ba8 <PIN_Setup+0x294>)
 8002976:	f7fe fbcd 	bl	8001114 <GPIO_Pin_Init>
 800297a:	e013      	b.n	80029a4 <PIN_Setup+0x90>
			else if(config->TX_Pin == USART1_TX_Pin.PB6)GPIO_Pin_Init(GPIOB, USART1_TX_Pin.PB6, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_1);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	7b5b      	ldrb	r3, [r3, #13]
 8002980:	2206      	movs	r2, #6
 8002982:	4293      	cmp	r3, r2
 8002984:	d10e      	bne.n	80029a4 <PIN_Setup+0x90>
 8002986:	2006      	movs	r0, #6
 8002988:	2402      	movs	r4, #2
 800298a:	2500      	movs	r5, #0
 800298c:	2302      	movs	r3, #2
 800298e:	2200      	movs	r2, #0
 8002990:	2107      	movs	r1, #7
 8002992:	9102      	str	r1, [sp, #8]
 8002994:	9201      	str	r2, [sp, #4]
 8002996:	9300      	str	r3, [sp, #0]
 8002998:	462b      	mov	r3, r5
 800299a:	4622      	mov	r2, r4
 800299c:	4601      	mov	r1, r0
 800299e:	4883      	ldr	r0, [pc, #524]	@ (8002bac <PIN_Setup+0x298>)
 80029a0:	f7fe fbb8 	bl	8001114 <GPIO_Pin_Init>

			if(config->RX_Pin == USART1_RX_Pin.PA10)GPIO_Pin_Init(GPIOA, USART1_RX_Pin.PA10, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_1);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	7b9b      	ldrb	r3, [r3, #14]
 80029a8:	220a      	movs	r2, #10
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d10f      	bne.n	80029ce <PIN_Setup+0xba>
 80029ae:	200a      	movs	r0, #10
 80029b0:	2402      	movs	r4, #2
 80029b2:	2500      	movs	r5, #0
 80029b4:	2302      	movs	r3, #2
 80029b6:	2200      	movs	r2, #0
 80029b8:	2107      	movs	r1, #7
 80029ba:	9102      	str	r1, [sp, #8]
 80029bc:	9201      	str	r2, [sp, #4]
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	462b      	mov	r3, r5
 80029c2:	4622      	mov	r2, r4
 80029c4:	4601      	mov	r1, r0
 80029c6:	4878      	ldr	r0, [pc, #480]	@ (8002ba8 <PIN_Setup+0x294>)
 80029c8:	f7fe fba4 	bl	8001114 <GPIO_Pin_Init>
 80029cc:	e013      	b.n	80029f6 <PIN_Setup+0xe2>
			else if(config->RX_Pin == USART1_RX_Pin.PB7)GPIO_Pin_Init(GPIOB, USART1_RX_Pin.PB7, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_1);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	7b9b      	ldrb	r3, [r3, #14]
 80029d2:	2207      	movs	r2, #7
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d10e      	bne.n	80029f6 <PIN_Setup+0xe2>
 80029d8:	2007      	movs	r0, #7
 80029da:	2402      	movs	r4, #2
 80029dc:	2500      	movs	r5, #0
 80029de:	2302      	movs	r3, #2
 80029e0:	2200      	movs	r2, #0
 80029e2:	2107      	movs	r1, #7
 80029e4:	9102      	str	r1, [sp, #8]
 80029e6:	9201      	str	r2, [sp, #4]
 80029e8:	9300      	str	r3, [sp, #0]
 80029ea:	462b      	mov	r3, r5
 80029ec:	4622      	mov	r2, r4
 80029ee:	4601      	mov	r1, r0
 80029f0:	486e      	ldr	r0, [pc, #440]	@ (8002bac <PIN_Setup+0x298>)
 80029f2:	f7fe fb8f 	bl	8001114 <GPIO_Pin_Init>

			if((config->mode == USART_Mode.Synchronous))if(config->CLK_Pin == USART1_CLK_Pin.PA8)GPIO_Pin_Init(GPIOA, USART1_CLK_Pin.PA8, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_1);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	7b1b      	ldrb	r3, [r3, #12]
 80029fa:	2202      	movs	r2, #2
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d113      	bne.n	8002a28 <PIN_Setup+0x114>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	7bdb      	ldrb	r3, [r3, #15]
 8002a04:	2208      	movs	r2, #8
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d10e      	bne.n	8002a28 <PIN_Setup+0x114>
 8002a0a:	2008      	movs	r0, #8
 8002a0c:	2402      	movs	r4, #2
 8002a0e:	2500      	movs	r5, #0
 8002a10:	2302      	movs	r3, #2
 8002a12:	2200      	movs	r2, #0
 8002a14:	2107      	movs	r1, #7
 8002a16:	9102      	str	r1, [sp, #8]
 8002a18:	9201      	str	r2, [sp, #4]
 8002a1a:	9300      	str	r3, [sp, #0]
 8002a1c:	462b      	mov	r3, r5
 8002a1e:	4622      	mov	r2, r4
 8002a20:	4601      	mov	r1, r0
 8002a22:	4861      	ldr	r0, [pc, #388]	@ (8002ba8 <PIN_Setup+0x294>)
 8002a24:	f7fe fb76 	bl	8001114 <GPIO_Pin_Init>

			if(config->hardware_flow != Hardware_Flow.Disable)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	7cdb      	ldrb	r3, [r3, #19]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	f000 83bb 	beq.w	80031aa <PIN_Setup+0x896>
			{
				if(config->hardware_flow == Hardware_Flow.CTS_Enable)GPIO_Pin_Init(GPIOA, USART1_CTS_Pin.PA11, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_1);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	7cdb      	ldrb	r3, [r3, #19]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d10e      	bne.n	8002a5c <PIN_Setup+0x148>
 8002a3e:	200b      	movs	r0, #11
 8002a40:	2402      	movs	r4, #2
 8002a42:	2500      	movs	r5, #0
 8002a44:	2302      	movs	r3, #2
 8002a46:	2200      	movs	r2, #0
 8002a48:	2107      	movs	r1, #7
 8002a4a:	9102      	str	r1, [sp, #8]
 8002a4c:	9201      	str	r2, [sp, #4]
 8002a4e:	9300      	str	r3, [sp, #0]
 8002a50:	462b      	mov	r3, r5
 8002a52:	4622      	mov	r2, r4
 8002a54:	4601      	mov	r1, r0
 8002a56:	4854      	ldr	r0, [pc, #336]	@ (8002ba8 <PIN_Setup+0x294>)
 8002a58:	f7fe fb5c 	bl	8001114 <GPIO_Pin_Init>
				if(config->hardware_flow == Hardware_Flow.RTS_Enable)GPIO_Pin_Init(GPIOA, USART1_RTS_Pin.PA12, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_1);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	7cdb      	ldrb	r3, [r3, #19]
 8002a60:	2202      	movs	r2, #2
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d10e      	bne.n	8002a84 <PIN_Setup+0x170>
 8002a66:	200c      	movs	r0, #12
 8002a68:	2402      	movs	r4, #2
 8002a6a:	2500      	movs	r5, #0
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	2200      	movs	r2, #0
 8002a70:	2107      	movs	r1, #7
 8002a72:	9102      	str	r1, [sp, #8]
 8002a74:	9201      	str	r2, [sp, #4]
 8002a76:	9300      	str	r3, [sp, #0]
 8002a78:	462b      	mov	r3, r5
 8002a7a:	4622      	mov	r2, r4
 8002a7c:	4601      	mov	r1, r0
 8002a7e:	484a      	ldr	r0, [pc, #296]	@ (8002ba8 <PIN_Setup+0x294>)
 8002a80:	f7fe fb48 	bl	8001114 <GPIO_Pin_Init>
				if(config->hardware_flow == Hardware_Flow.CTS_RTS_Enable)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	7cdb      	ldrb	r3, [r3, #19]
 8002a88:	2203      	movs	r2, #3
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	f040 838d 	bne.w	80031aa <PIN_Setup+0x896>
				{
					GPIO_Pin_Init(GPIOA, USART1_CTS_Pin.PA11, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_1);
 8002a90:	200b      	movs	r0, #11
 8002a92:	2402      	movs	r4, #2
 8002a94:	2500      	movs	r5, #0
 8002a96:	2302      	movs	r3, #2
 8002a98:	2200      	movs	r2, #0
 8002a9a:	2107      	movs	r1, #7
 8002a9c:	9102      	str	r1, [sp, #8]
 8002a9e:	9201      	str	r2, [sp, #4]
 8002aa0:	9300      	str	r3, [sp, #0]
 8002aa2:	462b      	mov	r3, r5
 8002aa4:	4622      	mov	r2, r4
 8002aa6:	4601      	mov	r1, r0
 8002aa8:	483f      	ldr	r0, [pc, #252]	@ (8002ba8 <PIN_Setup+0x294>)
 8002aaa:	f7fe fb33 	bl	8001114 <GPIO_Pin_Init>
					GPIO_Pin_Init(GPIOA, USART1_RTS_Pin.PA12, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_1);
 8002aae:	200c      	movs	r0, #12
 8002ab0:	2402      	movs	r4, #2
 8002ab2:	2500      	movs	r5, #0
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	2107      	movs	r1, #7
 8002aba:	9102      	str	r1, [sp, #8]
 8002abc:	9201      	str	r2, [sp, #4]
 8002abe:	9300      	str	r3, [sp, #0]
 8002ac0:	462b      	mov	r3, r5
 8002ac2:	4622      	mov	r2, r4
 8002ac4:	4601      	mov	r1, r0
 8002ac6:	4838      	ldr	r0, [pc, #224]	@ (8002ba8 <PIN_Setup+0x294>)
 8002ac8:	f7fe fb24 	bl	8001114 <GPIO_Pin_Init>
			if(config->hardware_flow != Hardware_Flow.Disable)
 8002acc:	e36d      	b.n	80031aa <PIN_Setup+0x896>
				}
		    }
		}
		else if((config->mode == USART_Mode.SmartCard) ||
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	7b1b      	ldrb	r3, [r3, #12]
 8002ad2:	2206      	movs	r2, #6
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d00a      	beq.n	8002aee <PIN_Setup+0x1da>
		   (config->mode == USART_Mode.SmartCard_Clock) ||
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	7b1b      	ldrb	r3, [r3, #12]
 8002adc:	2207      	movs	r2, #7
		else if((config->mode == USART_Mode.SmartCard) ||
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d005      	beq.n	8002aee <PIN_Setup+0x1da>
		   (config->mode == USART_Mode.Single_Wire_Half_Duplex) )
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	7b1b      	ldrb	r3, [r3, #12]
 8002ae6:	2203      	movs	r2, #3
		   (config->mode == USART_Mode.SmartCard_Clock) ||
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	f040 8363 	bne.w	80031b4 <PIN_Setup+0x8a0>
		{
			if(config->TX_Pin == USART1_TX_Pin.PA9)GPIO_Pin_Init(GPIOA, USART1_TX_Pin.PA9, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_1);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	7b5b      	ldrb	r3, [r3, #13]
 8002af2:	2209      	movs	r2, #9
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d10e      	bne.n	8002b16 <PIN_Setup+0x202>
 8002af8:	2009      	movs	r0, #9
 8002afa:	2402      	movs	r4, #2
 8002afc:	2500      	movs	r5, #0
 8002afe:	2302      	movs	r3, #2
 8002b00:	2200      	movs	r2, #0
 8002b02:	2107      	movs	r1, #7
 8002b04:	9102      	str	r1, [sp, #8]
 8002b06:	9201      	str	r2, [sp, #4]
 8002b08:	9300      	str	r3, [sp, #0]
 8002b0a:	462b      	mov	r3, r5
 8002b0c:	4622      	mov	r2, r4
 8002b0e:	4601      	mov	r1, r0
 8002b10:	4825      	ldr	r0, [pc, #148]	@ (8002ba8 <PIN_Setup+0x294>)
 8002b12:	f7fe faff 	bl	8001114 <GPIO_Pin_Init>
			if((config->mode == USART_Mode.SmartCard_Clock))GPIO_Pin_Init(GPIOA, USART1_CLK_Pin.PA8, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_1);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	7b1b      	ldrb	r3, [r3, #12]
 8002b1a:	2207      	movs	r2, #7
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	f040 8349 	bne.w	80031b4 <PIN_Setup+0x8a0>
 8002b22:	2008      	movs	r0, #8
 8002b24:	2402      	movs	r4, #2
 8002b26:	2500      	movs	r5, #0
 8002b28:	2302      	movs	r3, #2
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	2107      	movs	r1, #7
 8002b2e:	9102      	str	r1, [sp, #8]
 8002b30:	9201      	str	r2, [sp, #4]
 8002b32:	9300      	str	r3, [sp, #0]
 8002b34:	462b      	mov	r3, r5
 8002b36:	4622      	mov	r2, r4
 8002b38:	4601      	mov	r1, r0
 8002b3a:	481b      	ldr	r0, [pc, #108]	@ (8002ba8 <PIN_Setup+0x294>)
 8002b3c:	f7fe faea 	bl	8001114 <GPIO_Pin_Init>
//
//		}
//	}


}
 8002b40:	e338      	b.n	80031b4 <PIN_Setup+0x8a0>
	else if(config->Port == USART2)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a1a      	ldr	r2, [pc, #104]	@ (8002bb0 <PIN_Setup+0x29c>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	f040 817b 	bne.w	8002e44 <PIN_Setup+0x530>
		if((config->mode == USART_Mode.Asynchronous) ||
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	7b1b      	ldrb	r3, [r3, #12]
 8002b52:	2201      	movs	r2, #1
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d00f      	beq.n	8002b78 <PIN_Setup+0x264>
		   (config->mode == USART_Mode.Synchronous) ||
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	7b1b      	ldrb	r3, [r3, #12]
 8002b5c:	2202      	movs	r2, #2
		if((config->mode == USART_Mode.Asynchronous) ||
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d00a      	beq.n	8002b78 <PIN_Setup+0x264>
		   (config->mode == USART_Mode.IrDA) ||
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	7b1b      	ldrb	r3, [r3, #12]
 8002b66:	2204      	movs	r2, #4
		   (config->mode == USART_Mode.Synchronous) ||
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d005      	beq.n	8002b78 <PIN_Setup+0x264>
		   (config->mode == USART_Mode.LIN) )
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	7b1b      	ldrb	r3, [r3, #12]
 8002b70:	2205      	movs	r2, #5
		   (config->mode == USART_Mode.IrDA) ||
 8002b72:	4293      	cmp	r3, r2
 8002b74:	f040 80f8 	bne.w	8002d68 <PIN_Setup+0x454>
			if(config->TX_Pin == USART2_TX_Pin.PA2)GPIO_Pin_Init(GPIOA, USART2_TX_Pin.PA2, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_2);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	7b5b      	ldrb	r3, [r3, #13]
 8002b7c:	2202      	movs	r2, #2
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d118      	bne.n	8002bb4 <PIN_Setup+0x2a0>
 8002b82:	2002      	movs	r0, #2
 8002b84:	2402      	movs	r4, #2
 8002b86:	2500      	movs	r5, #0
 8002b88:	2302      	movs	r3, #2
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	2107      	movs	r1, #7
 8002b8e:	9102      	str	r1, [sp, #8]
 8002b90:	9201      	str	r2, [sp, #4]
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	462b      	mov	r3, r5
 8002b96:	4622      	mov	r2, r4
 8002b98:	4601      	mov	r1, r0
 8002b9a:	4803      	ldr	r0, [pc, #12]	@ (8002ba8 <PIN_Setup+0x294>)
 8002b9c:	f7fe faba 	bl	8001114 <GPIO_Pin_Init>
 8002ba0:	e01c      	b.n	8002bdc <PIN_Setup+0x2c8>
 8002ba2:	bf00      	nop
 8002ba4:	40011000 	.word	0x40011000
 8002ba8:	40020000 	.word	0x40020000
 8002bac:	40020400 	.word	0x40020400
 8002bb0:	40004400 	.word	0x40004400
			else if(config->TX_Pin == USART2_TX_Pin.PD5)GPIO_Pin_Init(GPIOD, USART2_TX_Pin.PD5, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_2);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	7b5b      	ldrb	r3, [r3, #13]
 8002bb8:	2205      	movs	r2, #5
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d10e      	bne.n	8002bdc <PIN_Setup+0x2c8>
 8002bbe:	2005      	movs	r0, #5
 8002bc0:	2402      	movs	r4, #2
 8002bc2:	2500      	movs	r5, #0
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	2107      	movs	r1, #7
 8002bca:	9102      	str	r1, [sp, #8]
 8002bcc:	9201      	str	r2, [sp, #4]
 8002bce:	9300      	str	r3, [sp, #0]
 8002bd0:	462b      	mov	r3, r5
 8002bd2:	4622      	mov	r2, r4
 8002bd4:	4601      	mov	r1, r0
 8002bd6:	4899      	ldr	r0, [pc, #612]	@ (8002e3c <PIN_Setup+0x528>)
 8002bd8:	f7fe fa9c 	bl	8001114 <GPIO_Pin_Init>
			if(config->RX_Pin == USART2_RX_Pin.PA3)GPIO_Pin_Init(GPIOA, USART2_RX_Pin.PA3, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_2);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	7b9b      	ldrb	r3, [r3, #14]
 8002be0:	2203      	movs	r2, #3
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d10f      	bne.n	8002c06 <PIN_Setup+0x2f2>
 8002be6:	2003      	movs	r0, #3
 8002be8:	2402      	movs	r4, #2
 8002bea:	2500      	movs	r5, #0
 8002bec:	2302      	movs	r3, #2
 8002bee:	2200      	movs	r2, #0
 8002bf0:	2107      	movs	r1, #7
 8002bf2:	9102      	str	r1, [sp, #8]
 8002bf4:	9201      	str	r2, [sp, #4]
 8002bf6:	9300      	str	r3, [sp, #0]
 8002bf8:	462b      	mov	r3, r5
 8002bfa:	4622      	mov	r2, r4
 8002bfc:	4601      	mov	r1, r0
 8002bfe:	4890      	ldr	r0, [pc, #576]	@ (8002e40 <PIN_Setup+0x52c>)
 8002c00:	f7fe fa88 	bl	8001114 <GPIO_Pin_Init>
 8002c04:	e013      	b.n	8002c2e <PIN_Setup+0x31a>
			else if(config->RX_Pin == USART2_RX_Pin.PD6)GPIO_Pin_Init(GPIOD, USART2_RX_Pin.PD6, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_2);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	7b9b      	ldrb	r3, [r3, #14]
 8002c0a:	2206      	movs	r2, #6
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d10e      	bne.n	8002c2e <PIN_Setup+0x31a>
 8002c10:	2006      	movs	r0, #6
 8002c12:	2402      	movs	r4, #2
 8002c14:	2500      	movs	r5, #0
 8002c16:	2302      	movs	r3, #2
 8002c18:	2200      	movs	r2, #0
 8002c1a:	2107      	movs	r1, #7
 8002c1c:	9102      	str	r1, [sp, #8]
 8002c1e:	9201      	str	r2, [sp, #4]
 8002c20:	9300      	str	r3, [sp, #0]
 8002c22:	462b      	mov	r3, r5
 8002c24:	4622      	mov	r2, r4
 8002c26:	4601      	mov	r1, r0
 8002c28:	4884      	ldr	r0, [pc, #528]	@ (8002e3c <PIN_Setup+0x528>)
 8002c2a:	f7fe fa73 	bl	8001114 <GPIO_Pin_Init>
			if((config->mode == USART_Mode.Synchronous)){
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	7b1b      	ldrb	r3, [r3, #12]
 8002c32:	2202      	movs	r2, #2
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d128      	bne.n	8002c8a <PIN_Setup+0x376>
				if(config->CLK_Pin == USART2_CLK_Pin.PA4)GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PA4, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_2);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	7bdb      	ldrb	r3, [r3, #15]
 8002c3c:	2204      	movs	r2, #4
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d10f      	bne.n	8002c62 <PIN_Setup+0x34e>
 8002c42:	2004      	movs	r0, #4
 8002c44:	2402      	movs	r4, #2
 8002c46:	2500      	movs	r5, #0
 8002c48:	2302      	movs	r3, #2
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	2107      	movs	r1, #7
 8002c4e:	9102      	str	r1, [sp, #8]
 8002c50:	9201      	str	r2, [sp, #4]
 8002c52:	9300      	str	r3, [sp, #0]
 8002c54:	462b      	mov	r3, r5
 8002c56:	4622      	mov	r2, r4
 8002c58:	4601      	mov	r1, r0
 8002c5a:	4879      	ldr	r0, [pc, #484]	@ (8002e40 <PIN_Setup+0x52c>)
 8002c5c:	f7fe fa5a 	bl	8001114 <GPIO_Pin_Init>
 8002c60:	e013      	b.n	8002c8a <PIN_Setup+0x376>
				else if(config->CLK_Pin == USART2_CLK_Pin.PD7)GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PD7, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_2);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	7bdb      	ldrb	r3, [r3, #15]
 8002c66:	2207      	movs	r2, #7
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d10e      	bne.n	8002c8a <PIN_Setup+0x376>
 8002c6c:	2007      	movs	r0, #7
 8002c6e:	2402      	movs	r4, #2
 8002c70:	2500      	movs	r5, #0
 8002c72:	2302      	movs	r3, #2
 8002c74:	2200      	movs	r2, #0
 8002c76:	2107      	movs	r1, #7
 8002c78:	9102      	str	r1, [sp, #8]
 8002c7a:	9201      	str	r2, [sp, #4]
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	462b      	mov	r3, r5
 8002c80:	4622      	mov	r2, r4
 8002c82:	4601      	mov	r1, r0
 8002c84:	486e      	ldr	r0, [pc, #440]	@ (8002e40 <PIN_Setup+0x52c>)
 8002c86:	f7fe fa45 	bl	8001114 <GPIO_Pin_Init>
			if((config->hardware_flow != Hardware_Flow.Disable) || (config->hardware_flow == Hardware_Flow.CTS_RTS_Enable))
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	7cdb      	ldrb	r3, [r3, #19]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d105      	bne.n	8002ca0 <PIN_Setup+0x38c>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	7cdb      	ldrb	r3, [r3, #19]
 8002c98:	2203      	movs	r2, #3
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	f040 8287 	bne.w	80031ae <PIN_Setup+0x89a>
				if(config->hardware_flow == Hardware_Flow.CTS_Enable)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	7cdb      	ldrb	r3, [r3, #19]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d128      	bne.n	8002cfc <PIN_Setup+0x3e8>
					if(config->CLK_Pin == USART2_CTS_Pin.PA0)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	7bdb      	ldrb	r3, [r3, #15]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d10f      	bne.n	8002cd4 <PIN_Setup+0x3c0>
						GPIO_Pin_Init(GPIOA, USART2_CTS_Pin.PA0, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_2);
 8002cb4:	2000      	movs	r0, #0
 8002cb6:	2402      	movs	r4, #2
 8002cb8:	2500      	movs	r5, #0
 8002cba:	2302      	movs	r3, #2
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	2107      	movs	r1, #7
 8002cc0:	9102      	str	r1, [sp, #8]
 8002cc2:	9201      	str	r2, [sp, #4]
 8002cc4:	9300      	str	r3, [sp, #0]
 8002cc6:	462b      	mov	r3, r5
 8002cc8:	4622      	mov	r2, r4
 8002cca:	4601      	mov	r1, r0
 8002ccc:	485c      	ldr	r0, [pc, #368]	@ (8002e40 <PIN_Setup+0x52c>)
 8002cce:	f7fe fa21 	bl	8001114 <GPIO_Pin_Init>
 8002cd2:	e013      	b.n	8002cfc <PIN_Setup+0x3e8>
					else if(config->CLK_Pin == USART2_CTS_Pin.PD3)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	7bdb      	ldrb	r3, [r3, #15]
 8002cd8:	2203      	movs	r2, #3
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d10e      	bne.n	8002cfc <PIN_Setup+0x3e8>
						GPIO_Pin_Init(GPIOD, USART2_CTS_Pin.PD3, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_2);
 8002cde:	2003      	movs	r0, #3
 8002ce0:	2402      	movs	r4, #2
 8002ce2:	2500      	movs	r5, #0
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	2107      	movs	r1, #7
 8002cea:	9102      	str	r1, [sp, #8]
 8002cec:	9201      	str	r2, [sp, #4]
 8002cee:	9300      	str	r3, [sp, #0]
 8002cf0:	462b      	mov	r3, r5
 8002cf2:	4622      	mov	r2, r4
 8002cf4:	4601      	mov	r1, r0
 8002cf6:	4851      	ldr	r0, [pc, #324]	@ (8002e3c <PIN_Setup+0x528>)
 8002cf8:	f7fe fa0c 	bl	8001114 <GPIO_Pin_Init>
				if((config->hardware_flow == Hardware_Flow.RTS_Enable) || (config->hardware_flow == Hardware_Flow.CTS_RTS_Enable))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	7cdb      	ldrb	r3, [r3, #19]
 8002d00:	2202      	movs	r2, #2
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d005      	beq.n	8002d12 <PIN_Setup+0x3fe>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	7cdb      	ldrb	r3, [r3, #19]
 8002d0a:	2203      	movs	r2, #3
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	f040 824e 	bne.w	80031ae <PIN_Setup+0x89a>
					if(config->CLK_Pin == USART2_RTS_Pin.PA1)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	7bdb      	ldrb	r3, [r3, #15]
 8002d16:	2201      	movs	r2, #1
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d10f      	bne.n	8002d3c <PIN_Setup+0x428>
						GPIO_Pin_Init(GPIOA, USART2_RTS_Pin.PA1, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_2);
 8002d1c:	2001      	movs	r0, #1
 8002d1e:	2402      	movs	r4, #2
 8002d20:	2500      	movs	r5, #0
 8002d22:	2302      	movs	r3, #2
 8002d24:	2200      	movs	r2, #0
 8002d26:	2107      	movs	r1, #7
 8002d28:	9102      	str	r1, [sp, #8]
 8002d2a:	9201      	str	r2, [sp, #4]
 8002d2c:	9300      	str	r3, [sp, #0]
 8002d2e:	462b      	mov	r3, r5
 8002d30:	4622      	mov	r2, r4
 8002d32:	4601      	mov	r1, r0
 8002d34:	4842      	ldr	r0, [pc, #264]	@ (8002e40 <PIN_Setup+0x52c>)
 8002d36:	f7fe f9ed 	bl	8001114 <GPIO_Pin_Init>
			if((config->hardware_flow != Hardware_Flow.Disable) || (config->hardware_flow == Hardware_Flow.CTS_RTS_Enable))
 8002d3a:	e238      	b.n	80031ae <PIN_Setup+0x89a>
					else if(config->CLK_Pin == USART2_RTS_Pin.PD4)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	7bdb      	ldrb	r3, [r3, #15]
 8002d40:	2204      	movs	r2, #4
 8002d42:	4293      	cmp	r3, r2
 8002d44:	f040 8233 	bne.w	80031ae <PIN_Setup+0x89a>
						GPIO_Pin_Init(GPIOD, USART2_RTS_Pin.PD4, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_2);
 8002d48:	2004      	movs	r0, #4
 8002d4a:	2402      	movs	r4, #2
 8002d4c:	2500      	movs	r5, #0
 8002d4e:	2302      	movs	r3, #2
 8002d50:	2200      	movs	r2, #0
 8002d52:	2107      	movs	r1, #7
 8002d54:	9102      	str	r1, [sp, #8]
 8002d56:	9201      	str	r2, [sp, #4]
 8002d58:	9300      	str	r3, [sp, #0]
 8002d5a:	462b      	mov	r3, r5
 8002d5c:	4622      	mov	r2, r4
 8002d5e:	4601      	mov	r1, r0
 8002d60:	4836      	ldr	r0, [pc, #216]	@ (8002e3c <PIN_Setup+0x528>)
 8002d62:	f7fe f9d7 	bl	8001114 <GPIO_Pin_Init>
			if((config->hardware_flow != Hardware_Flow.Disable) || (config->hardware_flow == Hardware_Flow.CTS_RTS_Enable))
 8002d66:	e222      	b.n	80031ae <PIN_Setup+0x89a>
		else if((config->mode == USART_Mode.SmartCard) ||
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	7b1b      	ldrb	r3, [r3, #12]
 8002d6c:	2206      	movs	r2, #6
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d00a      	beq.n	8002d88 <PIN_Setup+0x474>
		   (config->mode == USART_Mode.SmartCard_Clock) ||
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	7b1b      	ldrb	r3, [r3, #12]
 8002d76:	2207      	movs	r2, #7
		else if((config->mode == USART_Mode.SmartCard) ||
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d005      	beq.n	8002d88 <PIN_Setup+0x474>
		   (config->mode == USART_Mode.Single_Wire_Half_Duplex))
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	7b1b      	ldrb	r3, [r3, #12]
 8002d80:	2203      	movs	r2, #3
		   (config->mode == USART_Mode.SmartCard_Clock) ||
 8002d82:	4293      	cmp	r3, r2
 8002d84:	f040 8216 	bne.w	80031b4 <PIN_Setup+0x8a0>
			if(config->TX_Pin == USART2_TX_Pin.PA2)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	7b5b      	ldrb	r3, [r3, #13]
 8002d8c:	2202      	movs	r2, #2
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d10f      	bne.n	8002db2 <PIN_Setup+0x49e>
				GPIO_Pin_Init(GPIOA, USART2_TX_Pin.PA2, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_2);
 8002d92:	2002      	movs	r0, #2
 8002d94:	2402      	movs	r4, #2
 8002d96:	2500      	movs	r5, #0
 8002d98:	2302      	movs	r3, #2
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	2107      	movs	r1, #7
 8002d9e:	9102      	str	r1, [sp, #8]
 8002da0:	9201      	str	r2, [sp, #4]
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	462b      	mov	r3, r5
 8002da6:	4622      	mov	r2, r4
 8002da8:	4601      	mov	r1, r0
 8002daa:	4825      	ldr	r0, [pc, #148]	@ (8002e40 <PIN_Setup+0x52c>)
 8002dac:	f7fe f9b2 	bl	8001114 <GPIO_Pin_Init>
 8002db0:	e013      	b.n	8002dda <PIN_Setup+0x4c6>
			else if(config->TX_Pin == USART2_TX_Pin.PD5)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	7b5b      	ldrb	r3, [r3, #13]
 8002db6:	2205      	movs	r2, #5
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d10e      	bne.n	8002dda <PIN_Setup+0x4c6>
				GPIO_Pin_Init(GPIOD, USART2_TX_Pin.PD5, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_2);
 8002dbc:	2005      	movs	r0, #5
 8002dbe:	2402      	movs	r4, #2
 8002dc0:	2500      	movs	r5, #0
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	2107      	movs	r1, #7
 8002dc8:	9102      	str	r1, [sp, #8]
 8002dca:	9201      	str	r2, [sp, #4]
 8002dcc:	9300      	str	r3, [sp, #0]
 8002dce:	462b      	mov	r3, r5
 8002dd0:	4622      	mov	r2, r4
 8002dd2:	4601      	mov	r1, r0
 8002dd4:	4819      	ldr	r0, [pc, #100]	@ (8002e3c <PIN_Setup+0x528>)
 8002dd6:	f7fe f99d 	bl	8001114 <GPIO_Pin_Init>
			if((config->mode == USART_Mode.SmartCard_Clock))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	7b1b      	ldrb	r3, [r3, #12]
 8002dde:	2207      	movs	r2, #7
 8002de0:	4293      	cmp	r3, r2
 8002de2:	f040 81e7 	bne.w	80031b4 <PIN_Setup+0x8a0>
				if(config->CLK_Pin == USART2_CLK_Pin.PA4)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	7bdb      	ldrb	r3, [r3, #15]
 8002dea:	2204      	movs	r2, #4
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d10f      	bne.n	8002e10 <PIN_Setup+0x4fc>
					GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PA4, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_2);
 8002df0:	2004      	movs	r0, #4
 8002df2:	2402      	movs	r4, #2
 8002df4:	2500      	movs	r5, #0
 8002df6:	2302      	movs	r3, #2
 8002df8:	2200      	movs	r2, #0
 8002dfa:	2107      	movs	r1, #7
 8002dfc:	9102      	str	r1, [sp, #8]
 8002dfe:	9201      	str	r2, [sp, #4]
 8002e00:	9300      	str	r3, [sp, #0]
 8002e02:	462b      	mov	r3, r5
 8002e04:	4622      	mov	r2, r4
 8002e06:	4601      	mov	r1, r0
 8002e08:	480d      	ldr	r0, [pc, #52]	@ (8002e40 <PIN_Setup+0x52c>)
 8002e0a:	f7fe f983 	bl	8001114 <GPIO_Pin_Init>
}
 8002e0e:	e1d1      	b.n	80031b4 <PIN_Setup+0x8a0>
				else if(config->CLK_Pin == USART2_CLK_Pin.PD7)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	7bdb      	ldrb	r3, [r3, #15]
 8002e14:	2207      	movs	r2, #7
 8002e16:	4293      	cmp	r3, r2
 8002e18:	f040 81cc 	bne.w	80031b4 <PIN_Setup+0x8a0>
					GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PD7, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_2);
 8002e1c:	2007      	movs	r0, #7
 8002e1e:	2402      	movs	r4, #2
 8002e20:	2500      	movs	r5, #0
 8002e22:	2302      	movs	r3, #2
 8002e24:	2200      	movs	r2, #0
 8002e26:	2107      	movs	r1, #7
 8002e28:	9102      	str	r1, [sp, #8]
 8002e2a:	9201      	str	r2, [sp, #4]
 8002e2c:	9300      	str	r3, [sp, #0]
 8002e2e:	462b      	mov	r3, r5
 8002e30:	4622      	mov	r2, r4
 8002e32:	4601      	mov	r1, r0
 8002e34:	4802      	ldr	r0, [pc, #8]	@ (8002e40 <PIN_Setup+0x52c>)
 8002e36:	f7fe f96d 	bl	8001114 <GPIO_Pin_Init>
}
 8002e3a:	e1bb      	b.n	80031b4 <PIN_Setup+0x8a0>
 8002e3c:	40020c00 	.word	0x40020c00
 8002e40:	40020000 	.word	0x40020000
	else if(config->Port == USART3)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4aaa      	ldr	r2, [pc, #680]	@ (80030f4 <PIN_Setup+0x7e0>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	f040 81b2 	bne.w	80031b4 <PIN_Setup+0x8a0>
		if((config->mode == USART_Mode.Asynchronous) ||
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	7b1b      	ldrb	r3, [r3, #12]
 8002e54:	2201      	movs	r2, #1
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d00f      	beq.n	8002e7a <PIN_Setup+0x566>
		   (config->mode == USART_Mode.Synchronous) ||
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	7b1b      	ldrb	r3, [r3, #12]
 8002e5e:	2202      	movs	r2, #2
		if((config->mode == USART_Mode.Asynchronous) ||
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d00a      	beq.n	8002e7a <PIN_Setup+0x566>
		   (config->mode == USART_Mode.IrDA) ||
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	7b1b      	ldrb	r3, [r3, #12]
 8002e68:	2204      	movs	r2, #4
		   (config->mode == USART_Mode.Synchronous) ||
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d005      	beq.n	8002e7a <PIN_Setup+0x566>
		   (config->mode == USART_Mode.LIN) )
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	7b1b      	ldrb	r3, [r3, #12]
 8002e72:	2205      	movs	r2, #5
		   (config->mode == USART_Mode.IrDA) ||
 8002e74:	4293      	cmp	r3, r2
 8002e76:	f040 8119 	bne.w	80030ac <PIN_Setup+0x798>
			if(config->TX_Pin == USART3_TX_Pin.PB11)GPIO_Pin_Init(GPIOA, USART3_TX_Pin.PB11, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	7b5b      	ldrb	r3, [r3, #13]
 8002e7e:	220b      	movs	r2, #11
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d10f      	bne.n	8002ea4 <PIN_Setup+0x590>
 8002e84:	200b      	movs	r0, #11
 8002e86:	2402      	movs	r4, #2
 8002e88:	2500      	movs	r5, #0
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	2107      	movs	r1, #7
 8002e90:	9102      	str	r1, [sp, #8]
 8002e92:	9201      	str	r2, [sp, #4]
 8002e94:	9300      	str	r3, [sp, #0]
 8002e96:	462b      	mov	r3, r5
 8002e98:	4622      	mov	r2, r4
 8002e9a:	4601      	mov	r1, r0
 8002e9c:	4896      	ldr	r0, [pc, #600]	@ (80030f8 <PIN_Setup+0x7e4>)
 8002e9e:	f7fe f939 	bl	8001114 <GPIO_Pin_Init>
 8002ea2:	e028      	b.n	8002ef6 <PIN_Setup+0x5e2>
			else if(config->TX_Pin == USART3_TX_Pin.PC10)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PC10, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	7b5b      	ldrb	r3, [r3, #13]
 8002ea8:	220a      	movs	r2, #10
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d10f      	bne.n	8002ece <PIN_Setup+0x5ba>
 8002eae:	200a      	movs	r0, #10
 8002eb0:	2402      	movs	r4, #2
 8002eb2:	2500      	movs	r5, #0
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	2107      	movs	r1, #7
 8002eba:	9102      	str	r1, [sp, #8]
 8002ebc:	9201      	str	r2, [sp, #4]
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	462b      	mov	r3, r5
 8002ec2:	4622      	mov	r2, r4
 8002ec4:	4601      	mov	r1, r0
 8002ec6:	488d      	ldr	r0, [pc, #564]	@ (80030fc <PIN_Setup+0x7e8>)
 8002ec8:	f7fe f924 	bl	8001114 <GPIO_Pin_Init>
 8002ecc:	e013      	b.n	8002ef6 <PIN_Setup+0x5e2>
			else if(config->TX_Pin == USART3_TX_Pin.PD8)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PD8, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	7b5b      	ldrb	r3, [r3, #13]
 8002ed2:	2208      	movs	r2, #8
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d10e      	bne.n	8002ef6 <PIN_Setup+0x5e2>
 8002ed8:	2008      	movs	r0, #8
 8002eda:	2402      	movs	r4, #2
 8002edc:	2500      	movs	r5, #0
 8002ede:	2302      	movs	r3, #2
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	2107      	movs	r1, #7
 8002ee4:	9102      	str	r1, [sp, #8]
 8002ee6:	9201      	str	r2, [sp, #4]
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	462b      	mov	r3, r5
 8002eec:	4622      	mov	r2, r4
 8002eee:	4601      	mov	r1, r0
 8002ef0:	4882      	ldr	r0, [pc, #520]	@ (80030fc <PIN_Setup+0x7e8>)
 8002ef2:	f7fe f90f 	bl	8001114 <GPIO_Pin_Init>
			if(config->RX_Pin == USART3_RX_Pin.PB10)GPIO_Pin_Init(GPIOA, USART3_RX_Pin.PB10, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	7b9b      	ldrb	r3, [r3, #14]
 8002efa:	220a      	movs	r2, #10
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d10f      	bne.n	8002f20 <PIN_Setup+0x60c>
 8002f00:	200a      	movs	r0, #10
 8002f02:	2402      	movs	r4, #2
 8002f04:	2500      	movs	r5, #0
 8002f06:	2302      	movs	r3, #2
 8002f08:	2200      	movs	r2, #0
 8002f0a:	2107      	movs	r1, #7
 8002f0c:	9102      	str	r1, [sp, #8]
 8002f0e:	9201      	str	r2, [sp, #4]
 8002f10:	9300      	str	r3, [sp, #0]
 8002f12:	462b      	mov	r3, r5
 8002f14:	4622      	mov	r2, r4
 8002f16:	4601      	mov	r1, r0
 8002f18:	4877      	ldr	r0, [pc, #476]	@ (80030f8 <PIN_Setup+0x7e4>)
 8002f1a:	f7fe f8fb 	bl	8001114 <GPIO_Pin_Init>
 8002f1e:	e028      	b.n	8002f72 <PIN_Setup+0x65e>
			else if(config->RX_Pin == USART3_RX_Pin.PC11)GPIO_Pin_Init(GPIOB, USART3_RX_Pin.PC11, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	7b9b      	ldrb	r3, [r3, #14]
 8002f24:	220b      	movs	r2, #11
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d10f      	bne.n	8002f4a <PIN_Setup+0x636>
 8002f2a:	200b      	movs	r0, #11
 8002f2c:	2402      	movs	r4, #2
 8002f2e:	2500      	movs	r5, #0
 8002f30:	2302      	movs	r3, #2
 8002f32:	2200      	movs	r2, #0
 8002f34:	2107      	movs	r1, #7
 8002f36:	9102      	str	r1, [sp, #8]
 8002f38:	9201      	str	r2, [sp, #4]
 8002f3a:	9300      	str	r3, [sp, #0]
 8002f3c:	462b      	mov	r3, r5
 8002f3e:	4622      	mov	r2, r4
 8002f40:	4601      	mov	r1, r0
 8002f42:	486e      	ldr	r0, [pc, #440]	@ (80030fc <PIN_Setup+0x7e8>)
 8002f44:	f7fe f8e6 	bl	8001114 <GPIO_Pin_Init>
 8002f48:	e013      	b.n	8002f72 <PIN_Setup+0x65e>
			else if(config->TX_Pin == USART3_TX_Pin.PD8)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PD8, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	7b5b      	ldrb	r3, [r3, #13]
 8002f4e:	2208      	movs	r2, #8
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d10e      	bne.n	8002f72 <PIN_Setup+0x65e>
 8002f54:	2008      	movs	r0, #8
 8002f56:	2402      	movs	r4, #2
 8002f58:	2500      	movs	r5, #0
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	2107      	movs	r1, #7
 8002f60:	9102      	str	r1, [sp, #8]
 8002f62:	9201      	str	r2, [sp, #4]
 8002f64:	9300      	str	r3, [sp, #0]
 8002f66:	462b      	mov	r3, r5
 8002f68:	4622      	mov	r2, r4
 8002f6a:	4601      	mov	r1, r0
 8002f6c:	4863      	ldr	r0, [pc, #396]	@ (80030fc <PIN_Setup+0x7e8>)
 8002f6e:	f7fe f8d1 	bl	8001114 <GPIO_Pin_Init>
			if((config->mode == USART_Mode.Synchronous))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	7b1b      	ldrb	r3, [r3, #12]
 8002f76:	2202      	movs	r2, #2
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d128      	bne.n	8002fce <PIN_Setup+0x6ba>
				if(config->CLK_Pin == USART3_CLK_Pin.PB12)GPIO_Pin_Init(GPIOB, USART3_CLK_Pin.PB12, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	7bdb      	ldrb	r3, [r3, #15]
 8002f80:	220c      	movs	r2, #12
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d10f      	bne.n	8002fa6 <PIN_Setup+0x692>
 8002f86:	200c      	movs	r0, #12
 8002f88:	2402      	movs	r4, #2
 8002f8a:	2500      	movs	r5, #0
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	2200      	movs	r2, #0
 8002f90:	2107      	movs	r1, #7
 8002f92:	9102      	str	r1, [sp, #8]
 8002f94:	9201      	str	r2, [sp, #4]
 8002f96:	9300      	str	r3, [sp, #0]
 8002f98:	462b      	mov	r3, r5
 8002f9a:	4622      	mov	r2, r4
 8002f9c:	4601      	mov	r1, r0
 8002f9e:	4857      	ldr	r0, [pc, #348]	@ (80030fc <PIN_Setup+0x7e8>)
 8002fa0:	f7fe f8b8 	bl	8001114 <GPIO_Pin_Init>
 8002fa4:	e013      	b.n	8002fce <PIN_Setup+0x6ba>
				else if(config->CLK_Pin == USART3_CLK_Pin.PD10)GPIO_Pin_Init(GPIOD, USART3_CLK_Pin.PD10, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	7bdb      	ldrb	r3, [r3, #15]
 8002faa:	220a      	movs	r2, #10
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d10e      	bne.n	8002fce <PIN_Setup+0x6ba>
 8002fb0:	200a      	movs	r0, #10
 8002fb2:	2402      	movs	r4, #2
 8002fb4:	2500      	movs	r5, #0
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	2200      	movs	r2, #0
 8002fba:	2107      	movs	r1, #7
 8002fbc:	9102      	str	r1, [sp, #8]
 8002fbe:	9201      	str	r2, [sp, #4]
 8002fc0:	9300      	str	r3, [sp, #0]
 8002fc2:	462b      	mov	r3, r5
 8002fc4:	4622      	mov	r2, r4
 8002fc6:	4601      	mov	r1, r0
 8002fc8:	484d      	ldr	r0, [pc, #308]	@ (8003100 <PIN_Setup+0x7ec>)
 8002fca:	f7fe f8a3 	bl	8001114 <GPIO_Pin_Init>
			if(config->hardware_flow != Hardware_Flow.Disable)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	7cdb      	ldrb	r3, [r3, #19]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	f000 80ec 	beq.w	80031b2 <PIN_Setup+0x89e>
				if((config->hardware_flow == Hardware_Flow.CTS_Enable) || (config->hardware_flow == Hardware_Flow.CTS_RTS_Enable))
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	7cdb      	ldrb	r3, [r3, #19]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d004      	beq.n	8002fee <PIN_Setup+0x6da>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	7cdb      	ldrb	r3, [r3, #19]
 8002fe8:	2203      	movs	r2, #3
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d128      	bne.n	8003040 <PIN_Setup+0x72c>
					if(config->CLK_Pin == USART3_CTS_Pin.PB13)GPIO_Pin_Init(GPIOB, USART3_CTS_Pin.PB13, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	7bdb      	ldrb	r3, [r3, #15]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d10f      	bne.n	8003018 <PIN_Setup+0x704>
 8002ff8:	2000      	movs	r0, #0
 8002ffa:	2402      	movs	r4, #2
 8002ffc:	2500      	movs	r5, #0
 8002ffe:	2302      	movs	r3, #2
 8003000:	2200      	movs	r2, #0
 8003002:	2107      	movs	r1, #7
 8003004:	9102      	str	r1, [sp, #8]
 8003006:	9201      	str	r2, [sp, #4]
 8003008:	9300      	str	r3, [sp, #0]
 800300a:	462b      	mov	r3, r5
 800300c:	4622      	mov	r2, r4
 800300e:	4601      	mov	r1, r0
 8003010:	483a      	ldr	r0, [pc, #232]	@ (80030fc <PIN_Setup+0x7e8>)
 8003012:	f7fe f87f 	bl	8001114 <GPIO_Pin_Init>
 8003016:	e013      	b.n	8003040 <PIN_Setup+0x72c>
					else if(config->CLK_Pin == USART3_CTS_Pin.PD11)GPIO_Pin_Init(GPIOD, USART3_CTS_Pin.PD11, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	7bdb      	ldrb	r3, [r3, #15]
 800301c:	2203      	movs	r2, #3
 800301e:	4293      	cmp	r3, r2
 8003020:	d10e      	bne.n	8003040 <PIN_Setup+0x72c>
 8003022:	2003      	movs	r0, #3
 8003024:	2402      	movs	r4, #2
 8003026:	2500      	movs	r5, #0
 8003028:	2302      	movs	r3, #2
 800302a:	2200      	movs	r2, #0
 800302c:	2107      	movs	r1, #7
 800302e:	9102      	str	r1, [sp, #8]
 8003030:	9201      	str	r2, [sp, #4]
 8003032:	9300      	str	r3, [sp, #0]
 8003034:	462b      	mov	r3, r5
 8003036:	4622      	mov	r2, r4
 8003038:	4601      	mov	r1, r0
 800303a:	4831      	ldr	r0, [pc, #196]	@ (8003100 <PIN_Setup+0x7ec>)
 800303c:	f7fe f86a 	bl	8001114 <GPIO_Pin_Init>
				if((config->hardware_flow == Hardware_Flow.RTS_Enable) || (config->hardware_flow == Hardware_Flow.CTS_RTS_Enable))
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	7cdb      	ldrb	r3, [r3, #19]
 8003044:	2202      	movs	r2, #2
 8003046:	4293      	cmp	r3, r2
 8003048:	d005      	beq.n	8003056 <PIN_Setup+0x742>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	7cdb      	ldrb	r3, [r3, #19]
 800304e:	2203      	movs	r2, #3
 8003050:	4293      	cmp	r3, r2
 8003052:	f040 80ae 	bne.w	80031b2 <PIN_Setup+0x89e>
					if(config->CLK_Pin == USART3_RTS_Pin.PB14)GPIO_Pin_Init(GPIOB, USART3_RTS_Pin.PB14, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	7bdb      	ldrb	r3, [r3, #15]
 800305a:	2201      	movs	r2, #1
 800305c:	4293      	cmp	r3, r2
 800305e:	d10f      	bne.n	8003080 <PIN_Setup+0x76c>
 8003060:	2001      	movs	r0, #1
 8003062:	2402      	movs	r4, #2
 8003064:	2500      	movs	r5, #0
 8003066:	2302      	movs	r3, #2
 8003068:	2200      	movs	r2, #0
 800306a:	2107      	movs	r1, #7
 800306c:	9102      	str	r1, [sp, #8]
 800306e:	9201      	str	r2, [sp, #4]
 8003070:	9300      	str	r3, [sp, #0]
 8003072:	462b      	mov	r3, r5
 8003074:	4622      	mov	r2, r4
 8003076:	4601      	mov	r1, r0
 8003078:	4820      	ldr	r0, [pc, #128]	@ (80030fc <PIN_Setup+0x7e8>)
 800307a:	f7fe f84b 	bl	8001114 <GPIO_Pin_Init>
			if(config->hardware_flow != Hardware_Flow.Disable)
 800307e:	e098      	b.n	80031b2 <PIN_Setup+0x89e>
					else if(config->CLK_Pin == USART3_RTS_Pin.PD12)GPIO_Pin_Init(GPIOD, USART3_RTS_Pin.PD12, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	7bdb      	ldrb	r3, [r3, #15]
 8003084:	2204      	movs	r2, #4
 8003086:	4293      	cmp	r3, r2
 8003088:	f040 8093 	bne.w	80031b2 <PIN_Setup+0x89e>
 800308c:	2004      	movs	r0, #4
 800308e:	2402      	movs	r4, #2
 8003090:	2500      	movs	r5, #0
 8003092:	2302      	movs	r3, #2
 8003094:	2200      	movs	r2, #0
 8003096:	2107      	movs	r1, #7
 8003098:	9102      	str	r1, [sp, #8]
 800309a:	9201      	str	r2, [sp, #4]
 800309c:	9300      	str	r3, [sp, #0]
 800309e:	462b      	mov	r3, r5
 80030a0:	4622      	mov	r2, r4
 80030a2:	4601      	mov	r1, r0
 80030a4:	4816      	ldr	r0, [pc, #88]	@ (8003100 <PIN_Setup+0x7ec>)
 80030a6:	f7fe f835 	bl	8001114 <GPIO_Pin_Init>
			if(config->hardware_flow != Hardware_Flow.Disable)
 80030aa:	e082      	b.n	80031b2 <PIN_Setup+0x89e>
		else if((config->mode == USART_Mode.SmartCard) ||
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	7b1b      	ldrb	r3, [r3, #12]
 80030b0:	2206      	movs	r2, #6
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d009      	beq.n	80030ca <PIN_Setup+0x7b6>
		   (config->mode == USART_Mode.SmartCard_Clock) ||
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	7b1b      	ldrb	r3, [r3, #12]
 80030ba:	2207      	movs	r2, #7
		else if((config->mode == USART_Mode.SmartCard) ||
 80030bc:	4293      	cmp	r3, r2
 80030be:	d004      	beq.n	80030ca <PIN_Setup+0x7b6>
		   (config->mode == USART_Mode.Single_Wire_Half_Duplex) )
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	7b1b      	ldrb	r3, [r3, #12]
 80030c4:	2203      	movs	r2, #3
		   (config->mode == USART_Mode.SmartCard_Clock) ||
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d174      	bne.n	80031b4 <PIN_Setup+0x8a0>
			if(config->TX_Pin == USART3_TX_Pin.PB11)GPIO_Pin_Init(GPIOA, USART3_TX_Pin.PB11, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	7b5b      	ldrb	r3, [r3, #13]
 80030ce:	220b      	movs	r2, #11
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d117      	bne.n	8003104 <PIN_Setup+0x7f0>
 80030d4:	200b      	movs	r0, #11
 80030d6:	2402      	movs	r4, #2
 80030d8:	2500      	movs	r5, #0
 80030da:	2302      	movs	r3, #2
 80030dc:	2200      	movs	r2, #0
 80030de:	2107      	movs	r1, #7
 80030e0:	9102      	str	r1, [sp, #8]
 80030e2:	9201      	str	r2, [sp, #4]
 80030e4:	9300      	str	r3, [sp, #0]
 80030e6:	462b      	mov	r3, r5
 80030e8:	4622      	mov	r2, r4
 80030ea:	4601      	mov	r1, r0
 80030ec:	4802      	ldr	r0, [pc, #8]	@ (80030f8 <PIN_Setup+0x7e4>)
 80030ee:	f7fe f811 	bl	8001114 <GPIO_Pin_Init>
 80030f2:	e030      	b.n	8003156 <PIN_Setup+0x842>
 80030f4:	40004800 	.word	0x40004800
 80030f8:	40020000 	.word	0x40020000
 80030fc:	40020400 	.word	0x40020400
 8003100:	40020c00 	.word	0x40020c00
			else if(config->TX_Pin == USART3_TX_Pin.PC10)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PC10, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	7b5b      	ldrb	r3, [r3, #13]
 8003108:	220a      	movs	r2, #10
 800310a:	4293      	cmp	r3, r2
 800310c:	d10f      	bne.n	800312e <PIN_Setup+0x81a>
 800310e:	200a      	movs	r0, #10
 8003110:	2402      	movs	r4, #2
 8003112:	2500      	movs	r5, #0
 8003114:	2302      	movs	r3, #2
 8003116:	2200      	movs	r2, #0
 8003118:	2107      	movs	r1, #7
 800311a:	9102      	str	r1, [sp, #8]
 800311c:	9201      	str	r2, [sp, #4]
 800311e:	9300      	str	r3, [sp, #0]
 8003120:	462b      	mov	r3, r5
 8003122:	4622      	mov	r2, r4
 8003124:	4601      	mov	r1, r0
 8003126:	4825      	ldr	r0, [pc, #148]	@ (80031bc <PIN_Setup+0x8a8>)
 8003128:	f7fd fff4 	bl	8001114 <GPIO_Pin_Init>
 800312c:	e013      	b.n	8003156 <PIN_Setup+0x842>
			else if(config->TX_Pin == USART3_TX_Pin.PD8)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PD8, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	7b5b      	ldrb	r3, [r3, #13]
 8003132:	2208      	movs	r2, #8
 8003134:	4293      	cmp	r3, r2
 8003136:	d10e      	bne.n	8003156 <PIN_Setup+0x842>
 8003138:	2008      	movs	r0, #8
 800313a:	2402      	movs	r4, #2
 800313c:	2500      	movs	r5, #0
 800313e:	2302      	movs	r3, #2
 8003140:	2200      	movs	r2, #0
 8003142:	2107      	movs	r1, #7
 8003144:	9102      	str	r1, [sp, #8]
 8003146:	9201      	str	r2, [sp, #4]
 8003148:	9300      	str	r3, [sp, #0]
 800314a:	462b      	mov	r3, r5
 800314c:	4622      	mov	r2, r4
 800314e:	4601      	mov	r1, r0
 8003150:	481a      	ldr	r0, [pc, #104]	@ (80031bc <PIN_Setup+0x8a8>)
 8003152:	f7fd ffdf 	bl	8001114 <GPIO_Pin_Init>
			if(config->CLK_Pin == USART3_CLK_Pin.PB12)GPIO_Pin_Init(GPIOB, USART3_CLK_Pin.PB12, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	7bdb      	ldrb	r3, [r3, #15]
 800315a:	220c      	movs	r2, #12
 800315c:	4293      	cmp	r3, r2
 800315e:	d10f      	bne.n	8003180 <PIN_Setup+0x86c>
 8003160:	200c      	movs	r0, #12
 8003162:	2402      	movs	r4, #2
 8003164:	2500      	movs	r5, #0
 8003166:	2302      	movs	r3, #2
 8003168:	2200      	movs	r2, #0
 800316a:	2107      	movs	r1, #7
 800316c:	9102      	str	r1, [sp, #8]
 800316e:	9201      	str	r2, [sp, #4]
 8003170:	9300      	str	r3, [sp, #0]
 8003172:	462b      	mov	r3, r5
 8003174:	4622      	mov	r2, r4
 8003176:	4601      	mov	r1, r0
 8003178:	4810      	ldr	r0, [pc, #64]	@ (80031bc <PIN_Setup+0x8a8>)
 800317a:	f7fd ffcb 	bl	8001114 <GPIO_Pin_Init>
}
 800317e:	e019      	b.n	80031b4 <PIN_Setup+0x8a0>
			else if(config->CLK_Pin == USART3_CLK_Pin.PD10)GPIO_Pin_Init(GPIOD, USART3_CLK_Pin.PD10, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.USART_3);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	7bdb      	ldrb	r3, [r3, #15]
 8003184:	220a      	movs	r2, #10
 8003186:	4293      	cmp	r3, r2
 8003188:	d114      	bne.n	80031b4 <PIN_Setup+0x8a0>
 800318a:	200a      	movs	r0, #10
 800318c:	2402      	movs	r4, #2
 800318e:	2500      	movs	r5, #0
 8003190:	2302      	movs	r3, #2
 8003192:	2200      	movs	r2, #0
 8003194:	2107      	movs	r1, #7
 8003196:	9102      	str	r1, [sp, #8]
 8003198:	9201      	str	r2, [sp, #4]
 800319a:	9300      	str	r3, [sp, #0]
 800319c:	462b      	mov	r3, r5
 800319e:	4622      	mov	r2, r4
 80031a0:	4601      	mov	r1, r0
 80031a2:	4807      	ldr	r0, [pc, #28]	@ (80031c0 <PIN_Setup+0x8ac>)
 80031a4:	f7fd ffb6 	bl	8001114 <GPIO_Pin_Init>
}
 80031a8:	e004      	b.n	80031b4 <PIN_Setup+0x8a0>
			if(config->hardware_flow != Hardware_Flow.Disable)
 80031aa:	bf00      	nop
 80031ac:	e002      	b.n	80031b4 <PIN_Setup+0x8a0>
			if((config->hardware_flow != Hardware_Flow.Disable) || (config->hardware_flow == Hardware_Flow.CTS_RTS_Enable))
 80031ae:	bf00      	nop
 80031b0:	e000      	b.n	80031b4 <PIN_Setup+0x8a0>
			if(config->hardware_flow != Hardware_Flow.Disable)
 80031b2:	bf00      	nop
}
 80031b4:	bf00      	nop
 80031b6:	3708      	adds	r7, #8
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bdb0      	pop	{r4, r5, r7, pc}
 80031bc:	40020400 	.word	0x40020400
 80031c0:	40020c00 	.word	0x40020c00
 80031c4:	00000000 	.word	0x00000000

080031c8 <USART_Init>:

int8_t USART_Init(USART_Config *config)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b08a      	sub	sp, #40	@ 0x28
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
	USART_Clock_Enable(config);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f7ff fafb 	bl	80027cc <USART_Clock_Enable>
	PIN_Setup(config);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f7ff fb9c 	bl	8002914 <PIN_Setup>

//	USART1 -> CR1 |= USART_CR1_UE;

	double brr = (168000000.0/ (16.0 * 2.0 * (double)(config->baudrate)));
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7fd f98f 	bl	8000504 <__aeabi_ui2d>
 80031e6:	f04f 0200 	mov.w	r2, #0
 80031ea:	4b4d      	ldr	r3, [pc, #308]	@ (8003320 <USART_Init+0x158>)
 80031ec:	f7fd fa04 	bl	80005f8 <__aeabi_dmul>
 80031f0:	4602      	mov	r2, r0
 80031f2:	460b      	mov	r3, r1
 80031f4:	a148      	add	r1, pc, #288	@ (adr r1, 8003318 <USART_Init+0x150>)
 80031f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80031fa:	f7fd fb27 	bl	800084c <__aeabi_ddiv>
 80031fe:	4602      	mov	r2, r0
 8003200:	460b      	mov	r3, r1
 8003202:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double div_frac, mantissa;
	separateFractionAndIntegral(brr, &div_frac, &mantissa);
 8003206:	f107 0208 	add.w	r2, r7, #8
 800320a:	f107 0310 	add.w	r3, r7, #16
 800320e:	4611      	mov	r1, r2
 8003210:	4618      	mov	r0, r3
 8003212:	ed97 0b08 	vldr	d0, [r7, #32]
 8003216:	f7ff fa92 	bl	800273e <separateFractionAndIntegral>

	int div_frac_1 = (int)(ceil(div_frac*16.0));
 800321a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800321e:	f04f 0200 	mov.w	r2, #0
 8003222:	4b40      	ldr	r3, [pc, #256]	@ (8003324 <USART_Init+0x15c>)
 8003224:	f7fd f9e8 	bl	80005f8 <__aeabi_dmul>
 8003228:	4602      	mov	r2, r0
 800322a:	460b      	mov	r3, r1
 800322c:	ec43 2b17 	vmov	d7, r2, r3
 8003230:	eeb0 0a47 	vmov.f32	s0, s14
 8003234:	eef0 0a67 	vmov.f32	s1, s15
 8003238:	f000 fd0e 	bl	8003c58 <ceil>
 800323c:	ec53 2b10 	vmov	r2, r3, d0
 8003240:	4610      	mov	r0, r2
 8003242:	4619      	mov	r1, r3
 8003244:	f7fd fc72 	bl	8000b2c <__aeabi_d2iz>
 8003248:	4603      	mov	r3, r0
 800324a:	61fb      	str	r3, [r7, #28]
	int mantissa_1 = (int)(ceil(mantissa));
 800324c:	ed97 7b02 	vldr	d7, [r7, #8]
 8003250:	eeb0 0a47 	vmov.f32	s0, s14
 8003254:	eef0 0a67 	vmov.f32	s1, s15
 8003258:	f000 fcfe 	bl	8003c58 <ceil>
 800325c:	ec53 2b10 	vmov	r2, r3, d0
 8003260:	4610      	mov	r0, r2
 8003262:	4619      	mov	r1, r3
 8003264:	f7fd fc62 	bl	8000b2c <__aeabi_d2iz>
 8003268:	4603      	mov	r3, r0
 800326a:	61bb      	str	r3, [r7, #24]

	config->Port-> CR1 |= USART_CR1_UE;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	68da      	ldr	r2, [r3, #12]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800327a:	60da      	str	r2, [r3, #12]
	config->Port->BRR = (mantissa_1<<4)|(div_frac_1);
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	011a      	lsls	r2, r3, #4
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	431a      	orrs	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	609a      	str	r2, [r3, #8]
	config->Port->CR1 |= config->parity; //Parity
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	68da      	ldr	r2, [r3, #12]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	7d9b      	ldrb	r3, [r3, #22]
 8003294:	4619      	mov	r1, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	430a      	orrs	r2, r1
 800329c:	60da      	str	r2, [r3, #12]
	config->Port->CR1 |= config->interrupt; //interrupt
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	68da      	ldr	r2, [r3, #12]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	7c9b      	ldrb	r3, [r3, #18]
 80032a8:	4619      	mov	r1, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	430a      	orrs	r2, r1
 80032b0:	60da      	str	r2, [r3, #12]
	config->Port->CR2 |= config->stop_bits;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	691a      	ldr	r2, [r3, #16]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	7d1b      	ldrb	r3, [r3, #20]
 80032bc:	4619      	mov	r1, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	430a      	orrs	r2, r1
 80032c4:	611a      	str	r2, [r3, #16]

	if(config->mode == USART_Mode.Single_Wire_Half_Duplex) config -> Port -> CR3 |= USART_CR3_HDSEL;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	7b1b      	ldrb	r3, [r3, #12]
 80032ca:	2203      	movs	r2, #3
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d107      	bne.n	80032e0 <USART_Init+0x118>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	695a      	ldr	r2, [r3, #20]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f042 0208 	orr.w	r2, r2, #8
 80032de:	615a      	str	r2, [r3, #20]
	if(config->mode == USART_Mode.LIN) config -> Port -> CR2 |= USART_CR2_LINEN;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	7b1b      	ldrb	r3, [r3, #12]
 80032e4:	2205      	movs	r2, #5
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d107      	bne.n	80032fa <USART_Init+0x132>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	691a      	ldr	r2, [r3, #16]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032f8:	611a      	str	r2, [r3, #16]


	config->Port->CR1 |= USART_CR1_RE | USART_CR1_TE  ;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68da      	ldr	r2, [r3, #12]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f042 020c 	orr.w	r2, r2, #12
 8003308:	60da      	str	r2, [r3, #12]

	return 1;
 800330a:	2301      	movs	r3, #1
}
 800330c:	4618      	mov	r0, r3
 800330e:	3728      	adds	r7, #40	@ 0x28
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	f3af 8000 	nop.w
 8003318:	00000000 	.word	0x00000000
 800331c:	41a406f4 	.word	0x41a406f4
 8003320:	40400000 	.word	0x40400000
 8003324:	40300000 	.word	0x40300000

08003328 <_vsiprintf_r>:
 8003328:	b500      	push	{lr}
 800332a:	b09b      	sub	sp, #108	@ 0x6c
 800332c:	9100      	str	r1, [sp, #0]
 800332e:	9104      	str	r1, [sp, #16]
 8003330:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003334:	9105      	str	r1, [sp, #20]
 8003336:	9102      	str	r1, [sp, #8]
 8003338:	4905      	ldr	r1, [pc, #20]	@ (8003350 <_vsiprintf_r+0x28>)
 800333a:	9103      	str	r1, [sp, #12]
 800333c:	4669      	mov	r1, sp
 800333e:	f000 f993 	bl	8003668 <_svfiprintf_r>
 8003342:	9b00      	ldr	r3, [sp, #0]
 8003344:	2200      	movs	r2, #0
 8003346:	701a      	strb	r2, [r3, #0]
 8003348:	b01b      	add	sp, #108	@ 0x6c
 800334a:	f85d fb04 	ldr.w	pc, [sp], #4
 800334e:	bf00      	nop
 8003350:	ffff0208 	.word	0xffff0208

08003354 <vsiprintf>:
 8003354:	4613      	mov	r3, r2
 8003356:	460a      	mov	r2, r1
 8003358:	4601      	mov	r1, r0
 800335a:	4802      	ldr	r0, [pc, #8]	@ (8003364 <vsiprintf+0x10>)
 800335c:	6800      	ldr	r0, [r0, #0]
 800335e:	f7ff bfe3 	b.w	8003328 <_vsiprintf_r>
 8003362:	bf00      	nop
 8003364:	20000004 	.word	0x20000004

08003368 <__errno>:
 8003368:	4b01      	ldr	r3, [pc, #4]	@ (8003370 <__errno+0x8>)
 800336a:	6818      	ldr	r0, [r3, #0]
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	20000004 	.word	0x20000004

08003374 <__libc_init_array>:
 8003374:	b570      	push	{r4, r5, r6, lr}
 8003376:	4d0d      	ldr	r5, [pc, #52]	@ (80033ac <__libc_init_array+0x38>)
 8003378:	4c0d      	ldr	r4, [pc, #52]	@ (80033b0 <__libc_init_array+0x3c>)
 800337a:	1b64      	subs	r4, r4, r5
 800337c:	10a4      	asrs	r4, r4, #2
 800337e:	2600      	movs	r6, #0
 8003380:	42a6      	cmp	r6, r4
 8003382:	d109      	bne.n	8003398 <__libc_init_array+0x24>
 8003384:	4d0b      	ldr	r5, [pc, #44]	@ (80033b4 <__libc_init_array+0x40>)
 8003386:	4c0c      	ldr	r4, [pc, #48]	@ (80033b8 <__libc_init_array+0x44>)
 8003388:	f000 fce2 	bl	8003d50 <_init>
 800338c:	1b64      	subs	r4, r4, r5
 800338e:	10a4      	asrs	r4, r4, #2
 8003390:	2600      	movs	r6, #0
 8003392:	42a6      	cmp	r6, r4
 8003394:	d105      	bne.n	80033a2 <__libc_init_array+0x2e>
 8003396:	bd70      	pop	{r4, r5, r6, pc}
 8003398:	f855 3b04 	ldr.w	r3, [r5], #4
 800339c:	4798      	blx	r3
 800339e:	3601      	adds	r6, #1
 80033a0:	e7ee      	b.n	8003380 <__libc_init_array+0xc>
 80033a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80033a6:	4798      	blx	r3
 80033a8:	3601      	adds	r6, #1
 80033aa:	e7f2      	b.n	8003392 <__libc_init_array+0x1e>
 80033ac:	08003e5c 	.word	0x08003e5c
 80033b0:	08003e5c 	.word	0x08003e5c
 80033b4:	08003e5c 	.word	0x08003e5c
 80033b8:	08003e60 	.word	0x08003e60

080033bc <__retarget_lock_acquire_recursive>:
 80033bc:	4770      	bx	lr

080033be <__retarget_lock_release_recursive>:
 80033be:	4770      	bx	lr

080033c0 <_free_r>:
 80033c0:	b538      	push	{r3, r4, r5, lr}
 80033c2:	4605      	mov	r5, r0
 80033c4:	2900      	cmp	r1, #0
 80033c6:	d041      	beq.n	800344c <_free_r+0x8c>
 80033c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033cc:	1f0c      	subs	r4, r1, #4
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	bfb8      	it	lt
 80033d2:	18e4      	addlt	r4, r4, r3
 80033d4:	f000 f8e0 	bl	8003598 <__malloc_lock>
 80033d8:	4a1d      	ldr	r2, [pc, #116]	@ (8003450 <_free_r+0x90>)
 80033da:	6813      	ldr	r3, [r2, #0]
 80033dc:	b933      	cbnz	r3, 80033ec <_free_r+0x2c>
 80033de:	6063      	str	r3, [r4, #4]
 80033e0:	6014      	str	r4, [r2, #0]
 80033e2:	4628      	mov	r0, r5
 80033e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033e8:	f000 b8dc 	b.w	80035a4 <__malloc_unlock>
 80033ec:	42a3      	cmp	r3, r4
 80033ee:	d908      	bls.n	8003402 <_free_r+0x42>
 80033f0:	6820      	ldr	r0, [r4, #0]
 80033f2:	1821      	adds	r1, r4, r0
 80033f4:	428b      	cmp	r3, r1
 80033f6:	bf01      	itttt	eq
 80033f8:	6819      	ldreq	r1, [r3, #0]
 80033fa:	685b      	ldreq	r3, [r3, #4]
 80033fc:	1809      	addeq	r1, r1, r0
 80033fe:	6021      	streq	r1, [r4, #0]
 8003400:	e7ed      	b.n	80033de <_free_r+0x1e>
 8003402:	461a      	mov	r2, r3
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	b10b      	cbz	r3, 800340c <_free_r+0x4c>
 8003408:	42a3      	cmp	r3, r4
 800340a:	d9fa      	bls.n	8003402 <_free_r+0x42>
 800340c:	6811      	ldr	r1, [r2, #0]
 800340e:	1850      	adds	r0, r2, r1
 8003410:	42a0      	cmp	r0, r4
 8003412:	d10b      	bne.n	800342c <_free_r+0x6c>
 8003414:	6820      	ldr	r0, [r4, #0]
 8003416:	4401      	add	r1, r0
 8003418:	1850      	adds	r0, r2, r1
 800341a:	4283      	cmp	r3, r0
 800341c:	6011      	str	r1, [r2, #0]
 800341e:	d1e0      	bne.n	80033e2 <_free_r+0x22>
 8003420:	6818      	ldr	r0, [r3, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	6053      	str	r3, [r2, #4]
 8003426:	4408      	add	r0, r1
 8003428:	6010      	str	r0, [r2, #0]
 800342a:	e7da      	b.n	80033e2 <_free_r+0x22>
 800342c:	d902      	bls.n	8003434 <_free_r+0x74>
 800342e:	230c      	movs	r3, #12
 8003430:	602b      	str	r3, [r5, #0]
 8003432:	e7d6      	b.n	80033e2 <_free_r+0x22>
 8003434:	6820      	ldr	r0, [r4, #0]
 8003436:	1821      	adds	r1, r4, r0
 8003438:	428b      	cmp	r3, r1
 800343a:	bf04      	itt	eq
 800343c:	6819      	ldreq	r1, [r3, #0]
 800343e:	685b      	ldreq	r3, [r3, #4]
 8003440:	6063      	str	r3, [r4, #4]
 8003442:	bf04      	itt	eq
 8003444:	1809      	addeq	r1, r1, r0
 8003446:	6021      	streq	r1, [r4, #0]
 8003448:	6054      	str	r4, [r2, #4]
 800344a:	e7ca      	b.n	80033e2 <_free_r+0x22>
 800344c:	bd38      	pop	{r3, r4, r5, pc}
 800344e:	bf00      	nop
 8003450:	20000278 	.word	0x20000278

08003454 <sbrk_aligned>:
 8003454:	b570      	push	{r4, r5, r6, lr}
 8003456:	4e0f      	ldr	r6, [pc, #60]	@ (8003494 <sbrk_aligned+0x40>)
 8003458:	460c      	mov	r4, r1
 800345a:	6831      	ldr	r1, [r6, #0]
 800345c:	4605      	mov	r5, r0
 800345e:	b911      	cbnz	r1, 8003466 <sbrk_aligned+0x12>
 8003460:	f000 fba6 	bl	8003bb0 <_sbrk_r>
 8003464:	6030      	str	r0, [r6, #0]
 8003466:	4621      	mov	r1, r4
 8003468:	4628      	mov	r0, r5
 800346a:	f000 fba1 	bl	8003bb0 <_sbrk_r>
 800346e:	1c43      	adds	r3, r0, #1
 8003470:	d103      	bne.n	800347a <sbrk_aligned+0x26>
 8003472:	f04f 34ff 	mov.w	r4, #4294967295
 8003476:	4620      	mov	r0, r4
 8003478:	bd70      	pop	{r4, r5, r6, pc}
 800347a:	1cc4      	adds	r4, r0, #3
 800347c:	f024 0403 	bic.w	r4, r4, #3
 8003480:	42a0      	cmp	r0, r4
 8003482:	d0f8      	beq.n	8003476 <sbrk_aligned+0x22>
 8003484:	1a21      	subs	r1, r4, r0
 8003486:	4628      	mov	r0, r5
 8003488:	f000 fb92 	bl	8003bb0 <_sbrk_r>
 800348c:	3001      	adds	r0, #1
 800348e:	d1f2      	bne.n	8003476 <sbrk_aligned+0x22>
 8003490:	e7ef      	b.n	8003472 <sbrk_aligned+0x1e>
 8003492:	bf00      	nop
 8003494:	20000274 	.word	0x20000274

08003498 <_malloc_r>:
 8003498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800349c:	1ccd      	adds	r5, r1, #3
 800349e:	f025 0503 	bic.w	r5, r5, #3
 80034a2:	3508      	adds	r5, #8
 80034a4:	2d0c      	cmp	r5, #12
 80034a6:	bf38      	it	cc
 80034a8:	250c      	movcc	r5, #12
 80034aa:	2d00      	cmp	r5, #0
 80034ac:	4606      	mov	r6, r0
 80034ae:	db01      	blt.n	80034b4 <_malloc_r+0x1c>
 80034b0:	42a9      	cmp	r1, r5
 80034b2:	d904      	bls.n	80034be <_malloc_r+0x26>
 80034b4:	230c      	movs	r3, #12
 80034b6:	6033      	str	r3, [r6, #0]
 80034b8:	2000      	movs	r0, #0
 80034ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003594 <_malloc_r+0xfc>
 80034c2:	f000 f869 	bl	8003598 <__malloc_lock>
 80034c6:	f8d8 3000 	ldr.w	r3, [r8]
 80034ca:	461c      	mov	r4, r3
 80034cc:	bb44      	cbnz	r4, 8003520 <_malloc_r+0x88>
 80034ce:	4629      	mov	r1, r5
 80034d0:	4630      	mov	r0, r6
 80034d2:	f7ff ffbf 	bl	8003454 <sbrk_aligned>
 80034d6:	1c43      	adds	r3, r0, #1
 80034d8:	4604      	mov	r4, r0
 80034da:	d158      	bne.n	800358e <_malloc_r+0xf6>
 80034dc:	f8d8 4000 	ldr.w	r4, [r8]
 80034e0:	4627      	mov	r7, r4
 80034e2:	2f00      	cmp	r7, #0
 80034e4:	d143      	bne.n	800356e <_malloc_r+0xd6>
 80034e6:	2c00      	cmp	r4, #0
 80034e8:	d04b      	beq.n	8003582 <_malloc_r+0xea>
 80034ea:	6823      	ldr	r3, [r4, #0]
 80034ec:	4639      	mov	r1, r7
 80034ee:	4630      	mov	r0, r6
 80034f0:	eb04 0903 	add.w	r9, r4, r3
 80034f4:	f000 fb5c 	bl	8003bb0 <_sbrk_r>
 80034f8:	4581      	cmp	r9, r0
 80034fa:	d142      	bne.n	8003582 <_malloc_r+0xea>
 80034fc:	6821      	ldr	r1, [r4, #0]
 80034fe:	1a6d      	subs	r5, r5, r1
 8003500:	4629      	mov	r1, r5
 8003502:	4630      	mov	r0, r6
 8003504:	f7ff ffa6 	bl	8003454 <sbrk_aligned>
 8003508:	3001      	adds	r0, #1
 800350a:	d03a      	beq.n	8003582 <_malloc_r+0xea>
 800350c:	6823      	ldr	r3, [r4, #0]
 800350e:	442b      	add	r3, r5
 8003510:	6023      	str	r3, [r4, #0]
 8003512:	f8d8 3000 	ldr.w	r3, [r8]
 8003516:	685a      	ldr	r2, [r3, #4]
 8003518:	bb62      	cbnz	r2, 8003574 <_malloc_r+0xdc>
 800351a:	f8c8 7000 	str.w	r7, [r8]
 800351e:	e00f      	b.n	8003540 <_malloc_r+0xa8>
 8003520:	6822      	ldr	r2, [r4, #0]
 8003522:	1b52      	subs	r2, r2, r5
 8003524:	d420      	bmi.n	8003568 <_malloc_r+0xd0>
 8003526:	2a0b      	cmp	r2, #11
 8003528:	d917      	bls.n	800355a <_malloc_r+0xc2>
 800352a:	1961      	adds	r1, r4, r5
 800352c:	42a3      	cmp	r3, r4
 800352e:	6025      	str	r5, [r4, #0]
 8003530:	bf18      	it	ne
 8003532:	6059      	strne	r1, [r3, #4]
 8003534:	6863      	ldr	r3, [r4, #4]
 8003536:	bf08      	it	eq
 8003538:	f8c8 1000 	streq.w	r1, [r8]
 800353c:	5162      	str	r2, [r4, r5]
 800353e:	604b      	str	r3, [r1, #4]
 8003540:	4630      	mov	r0, r6
 8003542:	f000 f82f 	bl	80035a4 <__malloc_unlock>
 8003546:	f104 000b 	add.w	r0, r4, #11
 800354a:	1d23      	adds	r3, r4, #4
 800354c:	f020 0007 	bic.w	r0, r0, #7
 8003550:	1ac2      	subs	r2, r0, r3
 8003552:	bf1c      	itt	ne
 8003554:	1a1b      	subne	r3, r3, r0
 8003556:	50a3      	strne	r3, [r4, r2]
 8003558:	e7af      	b.n	80034ba <_malloc_r+0x22>
 800355a:	6862      	ldr	r2, [r4, #4]
 800355c:	42a3      	cmp	r3, r4
 800355e:	bf0c      	ite	eq
 8003560:	f8c8 2000 	streq.w	r2, [r8]
 8003564:	605a      	strne	r2, [r3, #4]
 8003566:	e7eb      	b.n	8003540 <_malloc_r+0xa8>
 8003568:	4623      	mov	r3, r4
 800356a:	6864      	ldr	r4, [r4, #4]
 800356c:	e7ae      	b.n	80034cc <_malloc_r+0x34>
 800356e:	463c      	mov	r4, r7
 8003570:	687f      	ldr	r7, [r7, #4]
 8003572:	e7b6      	b.n	80034e2 <_malloc_r+0x4a>
 8003574:	461a      	mov	r2, r3
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	42a3      	cmp	r3, r4
 800357a:	d1fb      	bne.n	8003574 <_malloc_r+0xdc>
 800357c:	2300      	movs	r3, #0
 800357e:	6053      	str	r3, [r2, #4]
 8003580:	e7de      	b.n	8003540 <_malloc_r+0xa8>
 8003582:	230c      	movs	r3, #12
 8003584:	6033      	str	r3, [r6, #0]
 8003586:	4630      	mov	r0, r6
 8003588:	f000 f80c 	bl	80035a4 <__malloc_unlock>
 800358c:	e794      	b.n	80034b8 <_malloc_r+0x20>
 800358e:	6005      	str	r5, [r0, #0]
 8003590:	e7d6      	b.n	8003540 <_malloc_r+0xa8>
 8003592:	bf00      	nop
 8003594:	20000278 	.word	0x20000278

08003598 <__malloc_lock>:
 8003598:	4801      	ldr	r0, [pc, #4]	@ (80035a0 <__malloc_lock+0x8>)
 800359a:	f7ff bf0f 	b.w	80033bc <__retarget_lock_acquire_recursive>
 800359e:	bf00      	nop
 80035a0:	20000270 	.word	0x20000270

080035a4 <__malloc_unlock>:
 80035a4:	4801      	ldr	r0, [pc, #4]	@ (80035ac <__malloc_unlock+0x8>)
 80035a6:	f7ff bf0a 	b.w	80033be <__retarget_lock_release_recursive>
 80035aa:	bf00      	nop
 80035ac:	20000270 	.word	0x20000270

080035b0 <__ssputs_r>:
 80035b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035b4:	688e      	ldr	r6, [r1, #8]
 80035b6:	461f      	mov	r7, r3
 80035b8:	42be      	cmp	r6, r7
 80035ba:	680b      	ldr	r3, [r1, #0]
 80035bc:	4682      	mov	sl, r0
 80035be:	460c      	mov	r4, r1
 80035c0:	4690      	mov	r8, r2
 80035c2:	d82d      	bhi.n	8003620 <__ssputs_r+0x70>
 80035c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80035c8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80035cc:	d026      	beq.n	800361c <__ssputs_r+0x6c>
 80035ce:	6965      	ldr	r5, [r4, #20]
 80035d0:	6909      	ldr	r1, [r1, #16]
 80035d2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80035d6:	eba3 0901 	sub.w	r9, r3, r1
 80035da:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80035de:	1c7b      	adds	r3, r7, #1
 80035e0:	444b      	add	r3, r9
 80035e2:	106d      	asrs	r5, r5, #1
 80035e4:	429d      	cmp	r5, r3
 80035e6:	bf38      	it	cc
 80035e8:	461d      	movcc	r5, r3
 80035ea:	0553      	lsls	r3, r2, #21
 80035ec:	d527      	bpl.n	800363e <__ssputs_r+0x8e>
 80035ee:	4629      	mov	r1, r5
 80035f0:	f7ff ff52 	bl	8003498 <_malloc_r>
 80035f4:	4606      	mov	r6, r0
 80035f6:	b360      	cbz	r0, 8003652 <__ssputs_r+0xa2>
 80035f8:	6921      	ldr	r1, [r4, #16]
 80035fa:	464a      	mov	r2, r9
 80035fc:	f000 fae8 	bl	8003bd0 <memcpy>
 8003600:	89a3      	ldrh	r3, [r4, #12]
 8003602:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003606:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800360a:	81a3      	strh	r3, [r4, #12]
 800360c:	6126      	str	r6, [r4, #16]
 800360e:	6165      	str	r5, [r4, #20]
 8003610:	444e      	add	r6, r9
 8003612:	eba5 0509 	sub.w	r5, r5, r9
 8003616:	6026      	str	r6, [r4, #0]
 8003618:	60a5      	str	r5, [r4, #8]
 800361a:	463e      	mov	r6, r7
 800361c:	42be      	cmp	r6, r7
 800361e:	d900      	bls.n	8003622 <__ssputs_r+0x72>
 8003620:	463e      	mov	r6, r7
 8003622:	6820      	ldr	r0, [r4, #0]
 8003624:	4632      	mov	r2, r6
 8003626:	4641      	mov	r1, r8
 8003628:	f000 faa8 	bl	8003b7c <memmove>
 800362c:	68a3      	ldr	r3, [r4, #8]
 800362e:	1b9b      	subs	r3, r3, r6
 8003630:	60a3      	str	r3, [r4, #8]
 8003632:	6823      	ldr	r3, [r4, #0]
 8003634:	4433      	add	r3, r6
 8003636:	6023      	str	r3, [r4, #0]
 8003638:	2000      	movs	r0, #0
 800363a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800363e:	462a      	mov	r2, r5
 8003640:	f000 fad4 	bl	8003bec <_realloc_r>
 8003644:	4606      	mov	r6, r0
 8003646:	2800      	cmp	r0, #0
 8003648:	d1e0      	bne.n	800360c <__ssputs_r+0x5c>
 800364a:	6921      	ldr	r1, [r4, #16]
 800364c:	4650      	mov	r0, sl
 800364e:	f7ff feb7 	bl	80033c0 <_free_r>
 8003652:	230c      	movs	r3, #12
 8003654:	f8ca 3000 	str.w	r3, [sl]
 8003658:	89a3      	ldrh	r3, [r4, #12]
 800365a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800365e:	81a3      	strh	r3, [r4, #12]
 8003660:	f04f 30ff 	mov.w	r0, #4294967295
 8003664:	e7e9      	b.n	800363a <__ssputs_r+0x8a>
	...

08003668 <_svfiprintf_r>:
 8003668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800366c:	4698      	mov	r8, r3
 800366e:	898b      	ldrh	r3, [r1, #12]
 8003670:	061b      	lsls	r3, r3, #24
 8003672:	b09d      	sub	sp, #116	@ 0x74
 8003674:	4607      	mov	r7, r0
 8003676:	460d      	mov	r5, r1
 8003678:	4614      	mov	r4, r2
 800367a:	d510      	bpl.n	800369e <_svfiprintf_r+0x36>
 800367c:	690b      	ldr	r3, [r1, #16]
 800367e:	b973      	cbnz	r3, 800369e <_svfiprintf_r+0x36>
 8003680:	2140      	movs	r1, #64	@ 0x40
 8003682:	f7ff ff09 	bl	8003498 <_malloc_r>
 8003686:	6028      	str	r0, [r5, #0]
 8003688:	6128      	str	r0, [r5, #16]
 800368a:	b930      	cbnz	r0, 800369a <_svfiprintf_r+0x32>
 800368c:	230c      	movs	r3, #12
 800368e:	603b      	str	r3, [r7, #0]
 8003690:	f04f 30ff 	mov.w	r0, #4294967295
 8003694:	b01d      	add	sp, #116	@ 0x74
 8003696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800369a:	2340      	movs	r3, #64	@ 0x40
 800369c:	616b      	str	r3, [r5, #20]
 800369e:	2300      	movs	r3, #0
 80036a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80036a2:	2320      	movs	r3, #32
 80036a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80036a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80036ac:	2330      	movs	r3, #48	@ 0x30
 80036ae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800384c <_svfiprintf_r+0x1e4>
 80036b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80036b6:	f04f 0901 	mov.w	r9, #1
 80036ba:	4623      	mov	r3, r4
 80036bc:	469a      	mov	sl, r3
 80036be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036c2:	b10a      	cbz	r2, 80036c8 <_svfiprintf_r+0x60>
 80036c4:	2a25      	cmp	r2, #37	@ 0x25
 80036c6:	d1f9      	bne.n	80036bc <_svfiprintf_r+0x54>
 80036c8:	ebba 0b04 	subs.w	fp, sl, r4
 80036cc:	d00b      	beq.n	80036e6 <_svfiprintf_r+0x7e>
 80036ce:	465b      	mov	r3, fp
 80036d0:	4622      	mov	r2, r4
 80036d2:	4629      	mov	r1, r5
 80036d4:	4638      	mov	r0, r7
 80036d6:	f7ff ff6b 	bl	80035b0 <__ssputs_r>
 80036da:	3001      	adds	r0, #1
 80036dc:	f000 80a7 	beq.w	800382e <_svfiprintf_r+0x1c6>
 80036e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80036e2:	445a      	add	r2, fp
 80036e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80036e6:	f89a 3000 	ldrb.w	r3, [sl]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	f000 809f 	beq.w	800382e <_svfiprintf_r+0x1c6>
 80036f0:	2300      	movs	r3, #0
 80036f2:	f04f 32ff 	mov.w	r2, #4294967295
 80036f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036fa:	f10a 0a01 	add.w	sl, sl, #1
 80036fe:	9304      	str	r3, [sp, #16]
 8003700:	9307      	str	r3, [sp, #28]
 8003702:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003706:	931a      	str	r3, [sp, #104]	@ 0x68
 8003708:	4654      	mov	r4, sl
 800370a:	2205      	movs	r2, #5
 800370c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003710:	484e      	ldr	r0, [pc, #312]	@ (800384c <_svfiprintf_r+0x1e4>)
 8003712:	f7fc fd65 	bl	80001e0 <memchr>
 8003716:	9a04      	ldr	r2, [sp, #16]
 8003718:	b9d8      	cbnz	r0, 8003752 <_svfiprintf_r+0xea>
 800371a:	06d0      	lsls	r0, r2, #27
 800371c:	bf44      	itt	mi
 800371e:	2320      	movmi	r3, #32
 8003720:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003724:	0711      	lsls	r1, r2, #28
 8003726:	bf44      	itt	mi
 8003728:	232b      	movmi	r3, #43	@ 0x2b
 800372a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800372e:	f89a 3000 	ldrb.w	r3, [sl]
 8003732:	2b2a      	cmp	r3, #42	@ 0x2a
 8003734:	d015      	beq.n	8003762 <_svfiprintf_r+0xfa>
 8003736:	9a07      	ldr	r2, [sp, #28]
 8003738:	4654      	mov	r4, sl
 800373a:	2000      	movs	r0, #0
 800373c:	f04f 0c0a 	mov.w	ip, #10
 8003740:	4621      	mov	r1, r4
 8003742:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003746:	3b30      	subs	r3, #48	@ 0x30
 8003748:	2b09      	cmp	r3, #9
 800374a:	d94b      	bls.n	80037e4 <_svfiprintf_r+0x17c>
 800374c:	b1b0      	cbz	r0, 800377c <_svfiprintf_r+0x114>
 800374e:	9207      	str	r2, [sp, #28]
 8003750:	e014      	b.n	800377c <_svfiprintf_r+0x114>
 8003752:	eba0 0308 	sub.w	r3, r0, r8
 8003756:	fa09 f303 	lsl.w	r3, r9, r3
 800375a:	4313      	orrs	r3, r2
 800375c:	9304      	str	r3, [sp, #16]
 800375e:	46a2      	mov	sl, r4
 8003760:	e7d2      	b.n	8003708 <_svfiprintf_r+0xa0>
 8003762:	9b03      	ldr	r3, [sp, #12]
 8003764:	1d19      	adds	r1, r3, #4
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	9103      	str	r1, [sp, #12]
 800376a:	2b00      	cmp	r3, #0
 800376c:	bfbb      	ittet	lt
 800376e:	425b      	neglt	r3, r3
 8003770:	f042 0202 	orrlt.w	r2, r2, #2
 8003774:	9307      	strge	r3, [sp, #28]
 8003776:	9307      	strlt	r3, [sp, #28]
 8003778:	bfb8      	it	lt
 800377a:	9204      	strlt	r2, [sp, #16]
 800377c:	7823      	ldrb	r3, [r4, #0]
 800377e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003780:	d10a      	bne.n	8003798 <_svfiprintf_r+0x130>
 8003782:	7863      	ldrb	r3, [r4, #1]
 8003784:	2b2a      	cmp	r3, #42	@ 0x2a
 8003786:	d132      	bne.n	80037ee <_svfiprintf_r+0x186>
 8003788:	9b03      	ldr	r3, [sp, #12]
 800378a:	1d1a      	adds	r2, r3, #4
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	9203      	str	r2, [sp, #12]
 8003790:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003794:	3402      	adds	r4, #2
 8003796:	9305      	str	r3, [sp, #20]
 8003798:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800385c <_svfiprintf_r+0x1f4>
 800379c:	7821      	ldrb	r1, [r4, #0]
 800379e:	2203      	movs	r2, #3
 80037a0:	4650      	mov	r0, sl
 80037a2:	f7fc fd1d 	bl	80001e0 <memchr>
 80037a6:	b138      	cbz	r0, 80037b8 <_svfiprintf_r+0x150>
 80037a8:	9b04      	ldr	r3, [sp, #16]
 80037aa:	eba0 000a 	sub.w	r0, r0, sl
 80037ae:	2240      	movs	r2, #64	@ 0x40
 80037b0:	4082      	lsls	r2, r0
 80037b2:	4313      	orrs	r3, r2
 80037b4:	3401      	adds	r4, #1
 80037b6:	9304      	str	r3, [sp, #16]
 80037b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037bc:	4824      	ldr	r0, [pc, #144]	@ (8003850 <_svfiprintf_r+0x1e8>)
 80037be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80037c2:	2206      	movs	r2, #6
 80037c4:	f7fc fd0c 	bl	80001e0 <memchr>
 80037c8:	2800      	cmp	r0, #0
 80037ca:	d036      	beq.n	800383a <_svfiprintf_r+0x1d2>
 80037cc:	4b21      	ldr	r3, [pc, #132]	@ (8003854 <_svfiprintf_r+0x1ec>)
 80037ce:	bb1b      	cbnz	r3, 8003818 <_svfiprintf_r+0x1b0>
 80037d0:	9b03      	ldr	r3, [sp, #12]
 80037d2:	3307      	adds	r3, #7
 80037d4:	f023 0307 	bic.w	r3, r3, #7
 80037d8:	3308      	adds	r3, #8
 80037da:	9303      	str	r3, [sp, #12]
 80037dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80037de:	4433      	add	r3, r6
 80037e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80037e2:	e76a      	b.n	80036ba <_svfiprintf_r+0x52>
 80037e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80037e8:	460c      	mov	r4, r1
 80037ea:	2001      	movs	r0, #1
 80037ec:	e7a8      	b.n	8003740 <_svfiprintf_r+0xd8>
 80037ee:	2300      	movs	r3, #0
 80037f0:	3401      	adds	r4, #1
 80037f2:	9305      	str	r3, [sp, #20]
 80037f4:	4619      	mov	r1, r3
 80037f6:	f04f 0c0a 	mov.w	ip, #10
 80037fa:	4620      	mov	r0, r4
 80037fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003800:	3a30      	subs	r2, #48	@ 0x30
 8003802:	2a09      	cmp	r2, #9
 8003804:	d903      	bls.n	800380e <_svfiprintf_r+0x1a6>
 8003806:	2b00      	cmp	r3, #0
 8003808:	d0c6      	beq.n	8003798 <_svfiprintf_r+0x130>
 800380a:	9105      	str	r1, [sp, #20]
 800380c:	e7c4      	b.n	8003798 <_svfiprintf_r+0x130>
 800380e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003812:	4604      	mov	r4, r0
 8003814:	2301      	movs	r3, #1
 8003816:	e7f0      	b.n	80037fa <_svfiprintf_r+0x192>
 8003818:	ab03      	add	r3, sp, #12
 800381a:	9300      	str	r3, [sp, #0]
 800381c:	462a      	mov	r2, r5
 800381e:	4b0e      	ldr	r3, [pc, #56]	@ (8003858 <_svfiprintf_r+0x1f0>)
 8003820:	a904      	add	r1, sp, #16
 8003822:	4638      	mov	r0, r7
 8003824:	f3af 8000 	nop.w
 8003828:	1c42      	adds	r2, r0, #1
 800382a:	4606      	mov	r6, r0
 800382c:	d1d6      	bne.n	80037dc <_svfiprintf_r+0x174>
 800382e:	89ab      	ldrh	r3, [r5, #12]
 8003830:	065b      	lsls	r3, r3, #25
 8003832:	f53f af2d 	bmi.w	8003690 <_svfiprintf_r+0x28>
 8003836:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003838:	e72c      	b.n	8003694 <_svfiprintf_r+0x2c>
 800383a:	ab03      	add	r3, sp, #12
 800383c:	9300      	str	r3, [sp, #0]
 800383e:	462a      	mov	r2, r5
 8003840:	4b05      	ldr	r3, [pc, #20]	@ (8003858 <_svfiprintf_r+0x1f0>)
 8003842:	a904      	add	r1, sp, #16
 8003844:	4638      	mov	r0, r7
 8003846:	f000 f879 	bl	800393c <_printf_i>
 800384a:	e7ed      	b.n	8003828 <_svfiprintf_r+0x1c0>
 800384c:	08003e20 	.word	0x08003e20
 8003850:	08003e2a 	.word	0x08003e2a
 8003854:	00000000 	.word	0x00000000
 8003858:	080035b1 	.word	0x080035b1
 800385c:	08003e26 	.word	0x08003e26

08003860 <_printf_common>:
 8003860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003864:	4616      	mov	r6, r2
 8003866:	4698      	mov	r8, r3
 8003868:	688a      	ldr	r2, [r1, #8]
 800386a:	690b      	ldr	r3, [r1, #16]
 800386c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003870:	4293      	cmp	r3, r2
 8003872:	bfb8      	it	lt
 8003874:	4613      	movlt	r3, r2
 8003876:	6033      	str	r3, [r6, #0]
 8003878:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800387c:	4607      	mov	r7, r0
 800387e:	460c      	mov	r4, r1
 8003880:	b10a      	cbz	r2, 8003886 <_printf_common+0x26>
 8003882:	3301      	adds	r3, #1
 8003884:	6033      	str	r3, [r6, #0]
 8003886:	6823      	ldr	r3, [r4, #0]
 8003888:	0699      	lsls	r1, r3, #26
 800388a:	bf42      	ittt	mi
 800388c:	6833      	ldrmi	r3, [r6, #0]
 800388e:	3302      	addmi	r3, #2
 8003890:	6033      	strmi	r3, [r6, #0]
 8003892:	6825      	ldr	r5, [r4, #0]
 8003894:	f015 0506 	ands.w	r5, r5, #6
 8003898:	d106      	bne.n	80038a8 <_printf_common+0x48>
 800389a:	f104 0a19 	add.w	sl, r4, #25
 800389e:	68e3      	ldr	r3, [r4, #12]
 80038a0:	6832      	ldr	r2, [r6, #0]
 80038a2:	1a9b      	subs	r3, r3, r2
 80038a4:	42ab      	cmp	r3, r5
 80038a6:	dc26      	bgt.n	80038f6 <_printf_common+0x96>
 80038a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80038ac:	6822      	ldr	r2, [r4, #0]
 80038ae:	3b00      	subs	r3, #0
 80038b0:	bf18      	it	ne
 80038b2:	2301      	movne	r3, #1
 80038b4:	0692      	lsls	r2, r2, #26
 80038b6:	d42b      	bmi.n	8003910 <_printf_common+0xb0>
 80038b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80038bc:	4641      	mov	r1, r8
 80038be:	4638      	mov	r0, r7
 80038c0:	47c8      	blx	r9
 80038c2:	3001      	adds	r0, #1
 80038c4:	d01e      	beq.n	8003904 <_printf_common+0xa4>
 80038c6:	6823      	ldr	r3, [r4, #0]
 80038c8:	6922      	ldr	r2, [r4, #16]
 80038ca:	f003 0306 	and.w	r3, r3, #6
 80038ce:	2b04      	cmp	r3, #4
 80038d0:	bf02      	ittt	eq
 80038d2:	68e5      	ldreq	r5, [r4, #12]
 80038d4:	6833      	ldreq	r3, [r6, #0]
 80038d6:	1aed      	subeq	r5, r5, r3
 80038d8:	68a3      	ldr	r3, [r4, #8]
 80038da:	bf0c      	ite	eq
 80038dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038e0:	2500      	movne	r5, #0
 80038e2:	4293      	cmp	r3, r2
 80038e4:	bfc4      	itt	gt
 80038e6:	1a9b      	subgt	r3, r3, r2
 80038e8:	18ed      	addgt	r5, r5, r3
 80038ea:	2600      	movs	r6, #0
 80038ec:	341a      	adds	r4, #26
 80038ee:	42b5      	cmp	r5, r6
 80038f0:	d11a      	bne.n	8003928 <_printf_common+0xc8>
 80038f2:	2000      	movs	r0, #0
 80038f4:	e008      	b.n	8003908 <_printf_common+0xa8>
 80038f6:	2301      	movs	r3, #1
 80038f8:	4652      	mov	r2, sl
 80038fa:	4641      	mov	r1, r8
 80038fc:	4638      	mov	r0, r7
 80038fe:	47c8      	blx	r9
 8003900:	3001      	adds	r0, #1
 8003902:	d103      	bne.n	800390c <_printf_common+0xac>
 8003904:	f04f 30ff 	mov.w	r0, #4294967295
 8003908:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800390c:	3501      	adds	r5, #1
 800390e:	e7c6      	b.n	800389e <_printf_common+0x3e>
 8003910:	18e1      	adds	r1, r4, r3
 8003912:	1c5a      	adds	r2, r3, #1
 8003914:	2030      	movs	r0, #48	@ 0x30
 8003916:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800391a:	4422      	add	r2, r4
 800391c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003920:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003924:	3302      	adds	r3, #2
 8003926:	e7c7      	b.n	80038b8 <_printf_common+0x58>
 8003928:	2301      	movs	r3, #1
 800392a:	4622      	mov	r2, r4
 800392c:	4641      	mov	r1, r8
 800392e:	4638      	mov	r0, r7
 8003930:	47c8      	blx	r9
 8003932:	3001      	adds	r0, #1
 8003934:	d0e6      	beq.n	8003904 <_printf_common+0xa4>
 8003936:	3601      	adds	r6, #1
 8003938:	e7d9      	b.n	80038ee <_printf_common+0x8e>
	...

0800393c <_printf_i>:
 800393c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003940:	7e0f      	ldrb	r7, [r1, #24]
 8003942:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003944:	2f78      	cmp	r7, #120	@ 0x78
 8003946:	4691      	mov	r9, r2
 8003948:	4680      	mov	r8, r0
 800394a:	460c      	mov	r4, r1
 800394c:	469a      	mov	sl, r3
 800394e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003952:	d807      	bhi.n	8003964 <_printf_i+0x28>
 8003954:	2f62      	cmp	r7, #98	@ 0x62
 8003956:	d80a      	bhi.n	800396e <_printf_i+0x32>
 8003958:	2f00      	cmp	r7, #0
 800395a:	f000 80d2 	beq.w	8003b02 <_printf_i+0x1c6>
 800395e:	2f58      	cmp	r7, #88	@ 0x58
 8003960:	f000 80b9 	beq.w	8003ad6 <_printf_i+0x19a>
 8003964:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003968:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800396c:	e03a      	b.n	80039e4 <_printf_i+0xa8>
 800396e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003972:	2b15      	cmp	r3, #21
 8003974:	d8f6      	bhi.n	8003964 <_printf_i+0x28>
 8003976:	a101      	add	r1, pc, #4	@ (adr r1, 800397c <_printf_i+0x40>)
 8003978:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800397c:	080039d5 	.word	0x080039d5
 8003980:	080039e9 	.word	0x080039e9
 8003984:	08003965 	.word	0x08003965
 8003988:	08003965 	.word	0x08003965
 800398c:	08003965 	.word	0x08003965
 8003990:	08003965 	.word	0x08003965
 8003994:	080039e9 	.word	0x080039e9
 8003998:	08003965 	.word	0x08003965
 800399c:	08003965 	.word	0x08003965
 80039a0:	08003965 	.word	0x08003965
 80039a4:	08003965 	.word	0x08003965
 80039a8:	08003ae9 	.word	0x08003ae9
 80039ac:	08003a13 	.word	0x08003a13
 80039b0:	08003aa3 	.word	0x08003aa3
 80039b4:	08003965 	.word	0x08003965
 80039b8:	08003965 	.word	0x08003965
 80039bc:	08003b0b 	.word	0x08003b0b
 80039c0:	08003965 	.word	0x08003965
 80039c4:	08003a13 	.word	0x08003a13
 80039c8:	08003965 	.word	0x08003965
 80039cc:	08003965 	.word	0x08003965
 80039d0:	08003aab 	.word	0x08003aab
 80039d4:	6833      	ldr	r3, [r6, #0]
 80039d6:	1d1a      	adds	r2, r3, #4
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6032      	str	r2, [r6, #0]
 80039dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80039e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80039e4:	2301      	movs	r3, #1
 80039e6:	e09d      	b.n	8003b24 <_printf_i+0x1e8>
 80039e8:	6833      	ldr	r3, [r6, #0]
 80039ea:	6820      	ldr	r0, [r4, #0]
 80039ec:	1d19      	adds	r1, r3, #4
 80039ee:	6031      	str	r1, [r6, #0]
 80039f0:	0606      	lsls	r6, r0, #24
 80039f2:	d501      	bpl.n	80039f8 <_printf_i+0xbc>
 80039f4:	681d      	ldr	r5, [r3, #0]
 80039f6:	e003      	b.n	8003a00 <_printf_i+0xc4>
 80039f8:	0645      	lsls	r5, r0, #25
 80039fa:	d5fb      	bpl.n	80039f4 <_printf_i+0xb8>
 80039fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003a00:	2d00      	cmp	r5, #0
 8003a02:	da03      	bge.n	8003a0c <_printf_i+0xd0>
 8003a04:	232d      	movs	r3, #45	@ 0x2d
 8003a06:	426d      	negs	r5, r5
 8003a08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a0c:	4859      	ldr	r0, [pc, #356]	@ (8003b74 <_printf_i+0x238>)
 8003a0e:	230a      	movs	r3, #10
 8003a10:	e011      	b.n	8003a36 <_printf_i+0xfa>
 8003a12:	6821      	ldr	r1, [r4, #0]
 8003a14:	6833      	ldr	r3, [r6, #0]
 8003a16:	0608      	lsls	r0, r1, #24
 8003a18:	f853 5b04 	ldr.w	r5, [r3], #4
 8003a1c:	d402      	bmi.n	8003a24 <_printf_i+0xe8>
 8003a1e:	0649      	lsls	r1, r1, #25
 8003a20:	bf48      	it	mi
 8003a22:	b2ad      	uxthmi	r5, r5
 8003a24:	2f6f      	cmp	r7, #111	@ 0x6f
 8003a26:	4853      	ldr	r0, [pc, #332]	@ (8003b74 <_printf_i+0x238>)
 8003a28:	6033      	str	r3, [r6, #0]
 8003a2a:	bf14      	ite	ne
 8003a2c:	230a      	movne	r3, #10
 8003a2e:	2308      	moveq	r3, #8
 8003a30:	2100      	movs	r1, #0
 8003a32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003a36:	6866      	ldr	r6, [r4, #4]
 8003a38:	60a6      	str	r6, [r4, #8]
 8003a3a:	2e00      	cmp	r6, #0
 8003a3c:	bfa2      	ittt	ge
 8003a3e:	6821      	ldrge	r1, [r4, #0]
 8003a40:	f021 0104 	bicge.w	r1, r1, #4
 8003a44:	6021      	strge	r1, [r4, #0]
 8003a46:	b90d      	cbnz	r5, 8003a4c <_printf_i+0x110>
 8003a48:	2e00      	cmp	r6, #0
 8003a4a:	d04b      	beq.n	8003ae4 <_printf_i+0x1a8>
 8003a4c:	4616      	mov	r6, r2
 8003a4e:	fbb5 f1f3 	udiv	r1, r5, r3
 8003a52:	fb03 5711 	mls	r7, r3, r1, r5
 8003a56:	5dc7      	ldrb	r7, [r0, r7]
 8003a58:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003a5c:	462f      	mov	r7, r5
 8003a5e:	42bb      	cmp	r3, r7
 8003a60:	460d      	mov	r5, r1
 8003a62:	d9f4      	bls.n	8003a4e <_printf_i+0x112>
 8003a64:	2b08      	cmp	r3, #8
 8003a66:	d10b      	bne.n	8003a80 <_printf_i+0x144>
 8003a68:	6823      	ldr	r3, [r4, #0]
 8003a6a:	07df      	lsls	r7, r3, #31
 8003a6c:	d508      	bpl.n	8003a80 <_printf_i+0x144>
 8003a6e:	6923      	ldr	r3, [r4, #16]
 8003a70:	6861      	ldr	r1, [r4, #4]
 8003a72:	4299      	cmp	r1, r3
 8003a74:	bfde      	ittt	le
 8003a76:	2330      	movle	r3, #48	@ 0x30
 8003a78:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003a7c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003a80:	1b92      	subs	r2, r2, r6
 8003a82:	6122      	str	r2, [r4, #16]
 8003a84:	f8cd a000 	str.w	sl, [sp]
 8003a88:	464b      	mov	r3, r9
 8003a8a:	aa03      	add	r2, sp, #12
 8003a8c:	4621      	mov	r1, r4
 8003a8e:	4640      	mov	r0, r8
 8003a90:	f7ff fee6 	bl	8003860 <_printf_common>
 8003a94:	3001      	adds	r0, #1
 8003a96:	d14a      	bne.n	8003b2e <_printf_i+0x1f2>
 8003a98:	f04f 30ff 	mov.w	r0, #4294967295
 8003a9c:	b004      	add	sp, #16
 8003a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003aa2:	6823      	ldr	r3, [r4, #0]
 8003aa4:	f043 0320 	orr.w	r3, r3, #32
 8003aa8:	6023      	str	r3, [r4, #0]
 8003aaa:	4833      	ldr	r0, [pc, #204]	@ (8003b78 <_printf_i+0x23c>)
 8003aac:	2778      	movs	r7, #120	@ 0x78
 8003aae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003ab2:	6823      	ldr	r3, [r4, #0]
 8003ab4:	6831      	ldr	r1, [r6, #0]
 8003ab6:	061f      	lsls	r7, r3, #24
 8003ab8:	f851 5b04 	ldr.w	r5, [r1], #4
 8003abc:	d402      	bmi.n	8003ac4 <_printf_i+0x188>
 8003abe:	065f      	lsls	r7, r3, #25
 8003ac0:	bf48      	it	mi
 8003ac2:	b2ad      	uxthmi	r5, r5
 8003ac4:	6031      	str	r1, [r6, #0]
 8003ac6:	07d9      	lsls	r1, r3, #31
 8003ac8:	bf44      	itt	mi
 8003aca:	f043 0320 	orrmi.w	r3, r3, #32
 8003ace:	6023      	strmi	r3, [r4, #0]
 8003ad0:	b11d      	cbz	r5, 8003ada <_printf_i+0x19e>
 8003ad2:	2310      	movs	r3, #16
 8003ad4:	e7ac      	b.n	8003a30 <_printf_i+0xf4>
 8003ad6:	4827      	ldr	r0, [pc, #156]	@ (8003b74 <_printf_i+0x238>)
 8003ad8:	e7e9      	b.n	8003aae <_printf_i+0x172>
 8003ada:	6823      	ldr	r3, [r4, #0]
 8003adc:	f023 0320 	bic.w	r3, r3, #32
 8003ae0:	6023      	str	r3, [r4, #0]
 8003ae2:	e7f6      	b.n	8003ad2 <_printf_i+0x196>
 8003ae4:	4616      	mov	r6, r2
 8003ae6:	e7bd      	b.n	8003a64 <_printf_i+0x128>
 8003ae8:	6833      	ldr	r3, [r6, #0]
 8003aea:	6825      	ldr	r5, [r4, #0]
 8003aec:	6961      	ldr	r1, [r4, #20]
 8003aee:	1d18      	adds	r0, r3, #4
 8003af0:	6030      	str	r0, [r6, #0]
 8003af2:	062e      	lsls	r6, r5, #24
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	d501      	bpl.n	8003afc <_printf_i+0x1c0>
 8003af8:	6019      	str	r1, [r3, #0]
 8003afa:	e002      	b.n	8003b02 <_printf_i+0x1c6>
 8003afc:	0668      	lsls	r0, r5, #25
 8003afe:	d5fb      	bpl.n	8003af8 <_printf_i+0x1bc>
 8003b00:	8019      	strh	r1, [r3, #0]
 8003b02:	2300      	movs	r3, #0
 8003b04:	6123      	str	r3, [r4, #16]
 8003b06:	4616      	mov	r6, r2
 8003b08:	e7bc      	b.n	8003a84 <_printf_i+0x148>
 8003b0a:	6833      	ldr	r3, [r6, #0]
 8003b0c:	1d1a      	adds	r2, r3, #4
 8003b0e:	6032      	str	r2, [r6, #0]
 8003b10:	681e      	ldr	r6, [r3, #0]
 8003b12:	6862      	ldr	r2, [r4, #4]
 8003b14:	2100      	movs	r1, #0
 8003b16:	4630      	mov	r0, r6
 8003b18:	f7fc fb62 	bl	80001e0 <memchr>
 8003b1c:	b108      	cbz	r0, 8003b22 <_printf_i+0x1e6>
 8003b1e:	1b80      	subs	r0, r0, r6
 8003b20:	6060      	str	r0, [r4, #4]
 8003b22:	6863      	ldr	r3, [r4, #4]
 8003b24:	6123      	str	r3, [r4, #16]
 8003b26:	2300      	movs	r3, #0
 8003b28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b2c:	e7aa      	b.n	8003a84 <_printf_i+0x148>
 8003b2e:	6923      	ldr	r3, [r4, #16]
 8003b30:	4632      	mov	r2, r6
 8003b32:	4649      	mov	r1, r9
 8003b34:	4640      	mov	r0, r8
 8003b36:	47d0      	blx	sl
 8003b38:	3001      	adds	r0, #1
 8003b3a:	d0ad      	beq.n	8003a98 <_printf_i+0x15c>
 8003b3c:	6823      	ldr	r3, [r4, #0]
 8003b3e:	079b      	lsls	r3, r3, #30
 8003b40:	d413      	bmi.n	8003b6a <_printf_i+0x22e>
 8003b42:	68e0      	ldr	r0, [r4, #12]
 8003b44:	9b03      	ldr	r3, [sp, #12]
 8003b46:	4298      	cmp	r0, r3
 8003b48:	bfb8      	it	lt
 8003b4a:	4618      	movlt	r0, r3
 8003b4c:	e7a6      	b.n	8003a9c <_printf_i+0x160>
 8003b4e:	2301      	movs	r3, #1
 8003b50:	4632      	mov	r2, r6
 8003b52:	4649      	mov	r1, r9
 8003b54:	4640      	mov	r0, r8
 8003b56:	47d0      	blx	sl
 8003b58:	3001      	adds	r0, #1
 8003b5a:	d09d      	beq.n	8003a98 <_printf_i+0x15c>
 8003b5c:	3501      	adds	r5, #1
 8003b5e:	68e3      	ldr	r3, [r4, #12]
 8003b60:	9903      	ldr	r1, [sp, #12]
 8003b62:	1a5b      	subs	r3, r3, r1
 8003b64:	42ab      	cmp	r3, r5
 8003b66:	dcf2      	bgt.n	8003b4e <_printf_i+0x212>
 8003b68:	e7eb      	b.n	8003b42 <_printf_i+0x206>
 8003b6a:	2500      	movs	r5, #0
 8003b6c:	f104 0619 	add.w	r6, r4, #25
 8003b70:	e7f5      	b.n	8003b5e <_printf_i+0x222>
 8003b72:	bf00      	nop
 8003b74:	08003e31 	.word	0x08003e31
 8003b78:	08003e42 	.word	0x08003e42

08003b7c <memmove>:
 8003b7c:	4288      	cmp	r0, r1
 8003b7e:	b510      	push	{r4, lr}
 8003b80:	eb01 0402 	add.w	r4, r1, r2
 8003b84:	d902      	bls.n	8003b8c <memmove+0x10>
 8003b86:	4284      	cmp	r4, r0
 8003b88:	4623      	mov	r3, r4
 8003b8a:	d807      	bhi.n	8003b9c <memmove+0x20>
 8003b8c:	1e43      	subs	r3, r0, #1
 8003b8e:	42a1      	cmp	r1, r4
 8003b90:	d008      	beq.n	8003ba4 <memmove+0x28>
 8003b92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003b9a:	e7f8      	b.n	8003b8e <memmove+0x12>
 8003b9c:	4402      	add	r2, r0
 8003b9e:	4601      	mov	r1, r0
 8003ba0:	428a      	cmp	r2, r1
 8003ba2:	d100      	bne.n	8003ba6 <memmove+0x2a>
 8003ba4:	bd10      	pop	{r4, pc}
 8003ba6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003baa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003bae:	e7f7      	b.n	8003ba0 <memmove+0x24>

08003bb0 <_sbrk_r>:
 8003bb0:	b538      	push	{r3, r4, r5, lr}
 8003bb2:	4d06      	ldr	r5, [pc, #24]	@ (8003bcc <_sbrk_r+0x1c>)
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	4604      	mov	r4, r0
 8003bb8:	4608      	mov	r0, r1
 8003bba:	602b      	str	r3, [r5, #0]
 8003bbc:	f7fe fcce 	bl	800255c <_sbrk>
 8003bc0:	1c43      	adds	r3, r0, #1
 8003bc2:	d102      	bne.n	8003bca <_sbrk_r+0x1a>
 8003bc4:	682b      	ldr	r3, [r5, #0]
 8003bc6:	b103      	cbz	r3, 8003bca <_sbrk_r+0x1a>
 8003bc8:	6023      	str	r3, [r4, #0]
 8003bca:	bd38      	pop	{r3, r4, r5, pc}
 8003bcc:	2000026c 	.word	0x2000026c

08003bd0 <memcpy>:
 8003bd0:	440a      	add	r2, r1
 8003bd2:	4291      	cmp	r1, r2
 8003bd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8003bd8:	d100      	bne.n	8003bdc <memcpy+0xc>
 8003bda:	4770      	bx	lr
 8003bdc:	b510      	push	{r4, lr}
 8003bde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003be2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003be6:	4291      	cmp	r1, r2
 8003be8:	d1f9      	bne.n	8003bde <memcpy+0xe>
 8003bea:	bd10      	pop	{r4, pc}

08003bec <_realloc_r>:
 8003bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bf0:	4680      	mov	r8, r0
 8003bf2:	4615      	mov	r5, r2
 8003bf4:	460c      	mov	r4, r1
 8003bf6:	b921      	cbnz	r1, 8003c02 <_realloc_r+0x16>
 8003bf8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003bfc:	4611      	mov	r1, r2
 8003bfe:	f7ff bc4b 	b.w	8003498 <_malloc_r>
 8003c02:	b92a      	cbnz	r2, 8003c10 <_realloc_r+0x24>
 8003c04:	f7ff fbdc 	bl	80033c0 <_free_r>
 8003c08:	2400      	movs	r4, #0
 8003c0a:	4620      	mov	r0, r4
 8003c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c10:	f000 f81a 	bl	8003c48 <_malloc_usable_size_r>
 8003c14:	4285      	cmp	r5, r0
 8003c16:	4606      	mov	r6, r0
 8003c18:	d802      	bhi.n	8003c20 <_realloc_r+0x34>
 8003c1a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003c1e:	d8f4      	bhi.n	8003c0a <_realloc_r+0x1e>
 8003c20:	4629      	mov	r1, r5
 8003c22:	4640      	mov	r0, r8
 8003c24:	f7ff fc38 	bl	8003498 <_malloc_r>
 8003c28:	4607      	mov	r7, r0
 8003c2a:	2800      	cmp	r0, #0
 8003c2c:	d0ec      	beq.n	8003c08 <_realloc_r+0x1c>
 8003c2e:	42b5      	cmp	r5, r6
 8003c30:	462a      	mov	r2, r5
 8003c32:	4621      	mov	r1, r4
 8003c34:	bf28      	it	cs
 8003c36:	4632      	movcs	r2, r6
 8003c38:	f7ff ffca 	bl	8003bd0 <memcpy>
 8003c3c:	4621      	mov	r1, r4
 8003c3e:	4640      	mov	r0, r8
 8003c40:	f7ff fbbe 	bl	80033c0 <_free_r>
 8003c44:	463c      	mov	r4, r7
 8003c46:	e7e0      	b.n	8003c0a <_realloc_r+0x1e>

08003c48 <_malloc_usable_size_r>:
 8003c48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c4c:	1f18      	subs	r0, r3, #4
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	bfbc      	itt	lt
 8003c52:	580b      	ldrlt	r3, [r1, r0]
 8003c54:	18c0      	addlt	r0, r0, r3
 8003c56:	4770      	bx	lr

08003c58 <ceil>:
 8003c58:	ec51 0b10 	vmov	r0, r1, d0
 8003c5c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003c60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c64:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8003c68:	2e13      	cmp	r6, #19
 8003c6a:	460c      	mov	r4, r1
 8003c6c:	4605      	mov	r5, r0
 8003c6e:	4680      	mov	r8, r0
 8003c70:	dc2e      	bgt.n	8003cd0 <ceil+0x78>
 8003c72:	2e00      	cmp	r6, #0
 8003c74:	da11      	bge.n	8003c9a <ceil+0x42>
 8003c76:	a332      	add	r3, pc, #200	@ (adr r3, 8003d40 <ceil+0xe8>)
 8003c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c7c:	f7fc fb06 	bl	800028c <__adddf3>
 8003c80:	2200      	movs	r2, #0
 8003c82:	2300      	movs	r3, #0
 8003c84:	f7fc ff48 	bl	8000b18 <__aeabi_dcmpgt>
 8003c88:	b120      	cbz	r0, 8003c94 <ceil+0x3c>
 8003c8a:	2c00      	cmp	r4, #0
 8003c8c:	db4f      	blt.n	8003d2e <ceil+0xd6>
 8003c8e:	4325      	orrs	r5, r4
 8003c90:	d151      	bne.n	8003d36 <ceil+0xde>
 8003c92:	462c      	mov	r4, r5
 8003c94:	4621      	mov	r1, r4
 8003c96:	4628      	mov	r0, r5
 8003c98:	e023      	b.n	8003ce2 <ceil+0x8a>
 8003c9a:	4f2b      	ldr	r7, [pc, #172]	@ (8003d48 <ceil+0xf0>)
 8003c9c:	4137      	asrs	r7, r6
 8003c9e:	ea01 0307 	and.w	r3, r1, r7
 8003ca2:	4303      	orrs	r3, r0
 8003ca4:	d01d      	beq.n	8003ce2 <ceil+0x8a>
 8003ca6:	a326      	add	r3, pc, #152	@ (adr r3, 8003d40 <ceil+0xe8>)
 8003ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cac:	f7fc faee 	bl	800028c <__adddf3>
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	f7fc ff30 	bl	8000b18 <__aeabi_dcmpgt>
 8003cb8:	2800      	cmp	r0, #0
 8003cba:	d0eb      	beq.n	8003c94 <ceil+0x3c>
 8003cbc:	2c00      	cmp	r4, #0
 8003cbe:	bfc2      	ittt	gt
 8003cc0:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8003cc4:	4133      	asrgt	r3, r6
 8003cc6:	18e4      	addgt	r4, r4, r3
 8003cc8:	ea24 0407 	bic.w	r4, r4, r7
 8003ccc:	2500      	movs	r5, #0
 8003cce:	e7e1      	b.n	8003c94 <ceil+0x3c>
 8003cd0:	2e33      	cmp	r6, #51	@ 0x33
 8003cd2:	dd0a      	ble.n	8003cea <ceil+0x92>
 8003cd4:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8003cd8:	d103      	bne.n	8003ce2 <ceil+0x8a>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	460b      	mov	r3, r1
 8003cde:	f7fc fad5 	bl	800028c <__adddf3>
 8003ce2:	ec41 0b10 	vmov	d0, r0, r1
 8003ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cea:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8003cee:	f04f 37ff 	mov.w	r7, #4294967295
 8003cf2:	40df      	lsrs	r7, r3
 8003cf4:	4238      	tst	r0, r7
 8003cf6:	d0f4      	beq.n	8003ce2 <ceil+0x8a>
 8003cf8:	a311      	add	r3, pc, #68	@ (adr r3, 8003d40 <ceil+0xe8>)
 8003cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cfe:	f7fc fac5 	bl	800028c <__adddf3>
 8003d02:	2200      	movs	r2, #0
 8003d04:	2300      	movs	r3, #0
 8003d06:	f7fc ff07 	bl	8000b18 <__aeabi_dcmpgt>
 8003d0a:	2800      	cmp	r0, #0
 8003d0c:	d0c2      	beq.n	8003c94 <ceil+0x3c>
 8003d0e:	2c00      	cmp	r4, #0
 8003d10:	dd0a      	ble.n	8003d28 <ceil+0xd0>
 8003d12:	2e14      	cmp	r6, #20
 8003d14:	d101      	bne.n	8003d1a <ceil+0xc2>
 8003d16:	3401      	adds	r4, #1
 8003d18:	e006      	b.n	8003d28 <ceil+0xd0>
 8003d1a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8003d1e:	2301      	movs	r3, #1
 8003d20:	40b3      	lsls	r3, r6
 8003d22:	441d      	add	r5, r3
 8003d24:	45a8      	cmp	r8, r5
 8003d26:	d8f6      	bhi.n	8003d16 <ceil+0xbe>
 8003d28:	ea25 0507 	bic.w	r5, r5, r7
 8003d2c:	e7b2      	b.n	8003c94 <ceil+0x3c>
 8003d2e:	2500      	movs	r5, #0
 8003d30:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8003d34:	e7ae      	b.n	8003c94 <ceil+0x3c>
 8003d36:	4c05      	ldr	r4, [pc, #20]	@ (8003d4c <ceil+0xf4>)
 8003d38:	2500      	movs	r5, #0
 8003d3a:	e7ab      	b.n	8003c94 <ceil+0x3c>
 8003d3c:	f3af 8000 	nop.w
 8003d40:	8800759c 	.word	0x8800759c
 8003d44:	7e37e43c 	.word	0x7e37e43c
 8003d48:	000fffff 	.word	0x000fffff
 8003d4c:	3ff00000 	.word	0x3ff00000

08003d50 <_init>:
 8003d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d52:	bf00      	nop
 8003d54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d56:	bc08      	pop	{r3}
 8003d58:	469e      	mov	lr, r3
 8003d5a:	4770      	bx	lr

08003d5c <_fini>:
 8003d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d5e:	bf00      	nop
 8003d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d62:	bc08      	pop	{r3}
 8003d64:	469e      	mov	lr, r3
 8003d66:	4770      	bx	lr
