<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>GICD_ICPENDR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GICD_ICPENDR&lt;n&gt;, Interrupt Clear-Pending Registers, n = 0 - 31</h1><p>The GICD_ICPENDR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
        <p>Removes the pending state from the corresponding interrupt.</p>
      <h2>Configuration</h2>
        <p>These registers are available in all GIC configurations. If <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, these registers are Common.</p>

      
        <p>The number of implemented <a href="ext-gicd_icpendrn.html">GICD_ICPENDR&lt;n&gt;</a> registers is (<a href="ext-gicd_typer.html">GICD_TYPER</a>.ITLinesNumber+1). Registers are numbered from 0.</p>

      
        <p>GICD_ICPENDR0 is Banked for each connected PE with <a href="ext-gicr_typer.html">GICR_TYPER</a>.Processor_Number &lt; 8.</p>

      
        <p>Accessing GICD_ICPENDR0 from a PE with <a href="ext-gicr_typer.html">GICR_TYPER</a>.Processor_Number &gt; 7 is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>:</p>

      
        <ul>
<li>Register is RAZ/WI.
</li><li>An <span class="arm-defined-word">UNKNOWN</span> banked copy of the register is accessed.
</li></ul>
      <h2>Attributes</h2>
        <p>GICD_ICPENDR&lt;n&gt; is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit31</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit30</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit29</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit28</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit27</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit26</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit25</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit24</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit23</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit22</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit21</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit20</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit19</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit18</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit17</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit16</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit15</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit14</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit13</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit12</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit11</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit10</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit9</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit8</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit7</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit6</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit5</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit4</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit2</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Clear_pending_bit0</a></td></tr></tbody></table><h4 id="fieldset_0-31_0">Clear_pending_bit&lt;x&gt;, bit [x], for x = 31 to 0</h4><div class="field">
      <p>For SPIs and PPIs, removes the pending state from interrupt number 32n + x. Reads and writes have the following behavior:</p>
    <table class="valuetable"><tr><th>Clear_pending_bit&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>If read, indicates that the corresponding interrupt is not pending on any PE.</p>
<p>If written, has no effect.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If read, indicates that the corresponding interrupt is pending, or active and pending.</p>
<p>If written, changes the state of the corresponding interrupt from pending to inactive, or from active and pending to active. This has no effect in the following cases:</p>
<ul>
<li>If the interrupt is an SGI. In this case, the write is ignored. The pending state of an SGI can be cleared using <a href="ext-gicd_cpendsgirn.html">GICD_CPENDSGIR&lt;n&gt;</a>.
</li><li>If the interrupt is not pending and is not active and pending.
</li><li>If the interrupt is a level-sensitive interrupt that is pending or active and pending for a reason other than a write to <a href="ext-gicd_ispendrn.html">GICD_ISPENDR&lt;n&gt;</a>. In this case, if the interrupt signal continues to be asserted, the interrupt remains pending or active and pending.
</li></ul></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><div class="text_after_fields"><p>For INTID m, when DIV and MOD are the integer division and modulo operations:</p>
<ul>
<li>The corresponding GICD_ICPENDR&lt;n&gt; number, n, is given by n = m DIV 32.
</li><li>The offset of the required GICD_ICPENDR is (<span class="hexnumber">0x200</span> + (4*n)).
</li><li>The bit number of the required group modifier bit in this register is m MOD 32.
</li></ul></div><h2>Accessing GICD_ICPENDR&lt;n&gt;</h2>
        <p>Clear-pending bits for SGIs are RO/WI.</p>

      
        <p>When affinity routing is enabled for the Security state of an interrupt:</p>

      
        <ul>
<li>Bits corresponding to SGIs and PPIs are RAZ/WI, and equivalent functionality for SGIs and PPIs is provided by <a href="ext-gicr_icpendr0.html">GICR_ICPENDR0</a>.
</li><li>Bits corresponding to Group 0 and Group 1 Secure interrupts can only be cleared by Secure accesses.
</li></ul>

      
        <p>Bits corresponding to unimplemented interrupts are RAZ/WI.</p>

      
        <p>If <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, unless the <a href="ext-gicd_nsacrn.html">GICD_NSACR&lt;n&gt;</a> registers permit Non-secure software to control Group 0 and Secure Group 1 interrupts, any bits that correspond to Group 0 or Secure Group 1 interrupts are accessible only by Secure accesses and are RAZ/WI to Non-secure accesses.</p>
      <h4>GICD_ICPENDR&lt;n&gt; can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Distributor</td><td>Dist_base</td><td><span class="hexnumber">0x0280</span> + (4 * n)</td><td>GICD_ICPENDR&lt;n&gt;</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
