

================================================================
== Vitis HLS Report for 'conv2d_5'
================================================================
* Date:           Tue Nov 26 16:15:25 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    41690|    41690|  0.417 ms|  0.417 ms|  41690|  41690|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3  |    41688|    41688|       115|         26|          1|  1600|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 115


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 115
* Pipeline : 1
  Pipeline-0 : II = 26, D = 115, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.54>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 118 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 119 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 120 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 121 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%indvar_flatten32 = alloca i32 1"   --->   Operation 122 'alloca' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_24, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 124 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%filters_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %filters" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 125 'read' 'filters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %bias_read, i32 2, i32 63" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 126 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i62 %trunc_ln" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 127 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.40ns)   --->   "%store_ln12 = store i11 0, i11 %indvar_flatten32" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 128 'store' 'store_ln12' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 129 [1/1] (0.40ns)   --->   "%store_ln12 = store i5 0, i5 %f" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 129 'store' 'store_ln12' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 130 [1/1] (0.40ns)   --->   "%store_ln12 = store i8 0, i8 %indvar_flatten" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 130 'store' 'store_ln12' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 131 [1/1] (0.40ns)   --->   "%store_ln12 = store i4 0, i4 %i" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 131 'store' 'store_ln12' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 132 [1/1] (0.40ns)   --->   "%store_ln12 = store i4 0, i4 %j" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 132 'store' 'store_ln12' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln12 = br void %VITIS_LOOP_16_4" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 133 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%i_13 = load i4 %i"   --->   Operation 134 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%f_1 = load i5 %f" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 135 'load' 'f_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%indvar_flatten32_load = load i11 %indvar_flatten32" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 136 'load' 'indvar_flatten32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i5 %f_1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 137 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.61ns)   --->   "%empty = mul i12 %zext_ln12, i12 100" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 138 'mul' 'empty' <Predicate = true> <Delay = 1.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i_13, i1 0"   --->   Operation 139 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.75ns)   --->   "%icmp_ln12 = icmp_eq  i11 %indvar_flatten32_load, i11 1600" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 140 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.75ns)   --->   "%add_ln12 = add i11 %indvar_flatten32_load, i11 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 141 'add' 'add_ln12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc55, void %for.end57" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 142 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 143 'load' 'j_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 144 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.70ns)   --->   "%icmp_ln13 = icmp_eq  i8 %indvar_flatten_load, i8 100" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 145 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.18ns)   --->   "%select_ln12 = select i1 %icmp_ln13, i4 0, i4 %i_13" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 146 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.71ns)   --->   "%add_ln12_2 = add i5 %f_1, i5 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 147 'add' 'add_ln12_2' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.19ns)   --->   "%select_ln12_2 = select i1 %icmp_ln13, i5 %add_ln12_2, i5 %f_1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 148 'select' 'select_ln12_2' <Predicate = (!icmp_ln12)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i5 %select_ln12_2" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 149 'zext' 'zext_ln12_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (1.10ns)   --->   "%add_ln12_1 = add i63 %zext_ln12_2, i63 %sext_ln12" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 150 'add' 'add_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i63 %add_ln12_1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 151 'sext' 'sext_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln12_1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 152 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_1)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_13, i3 0"   --->   Operation 153 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_1)   --->   "%select_ln12_4 = select i1 %icmp_ln13, i7 0, i7 %p_shl" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 154 'select' 'select_ln12_4' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_2)   --->   "%select_ln12_5 = select i1 %icmp_ln13, i5 0, i5 %p_shl1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 155 'select' 'select_ln12_5' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln12)   --->   "%xor_ln12 = xor i1 %icmp_ln13, i1 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 156 'xor' 'xor_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.72ns)   --->   "%icmp_ln14 = icmp_eq  i4 %j_load, i4 10" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 157 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln12 = and i1 %icmp_ln14, i1 %xor_ln12" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 158 'and' 'and_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.72ns)   --->   "%add_ln13 = add i4 %select_ln12, i4 1" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 159 'add' 'add_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln12, i1 %icmp_ln13" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 160 'or' 'or_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i4 0, i4 %j_load" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 161 'select' 'select_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_1)   --->   "%p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln13, i3 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 162 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_1)   --->   "%select_ln13_1 = select i1 %and_ln12, i7 %p_shl_mid1, i7 %select_ln12_4" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 163 'select' 'select_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_2)   --->   "%p_shl1_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln13, i1 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 164 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.19ns) (out node of the LUT)   --->   "%select_ln13_2 = select i1 %and_ln12, i5 %p_shl1_mid1, i5 %select_ln12_5" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 165 'select' 'select_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_1)   --->   "%zext_ln14 = zext i5 %select_ln13_2" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 166 'zext' 'zext_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%select_ln13_3_cast = zext i5 %select_ln13_2" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 167 'zext' 'select_ln13_3_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.18ns)   --->   "%select_ln13_3 = select i1 %and_ln12, i4 %add_ln13, i4 %select_ln12" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 168 'select' 'select_ln13_3' <Predicate = (!icmp_ln12)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%j_cast = zext i4 %select_ln13" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 169 'zext' 'j_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln13_3, i4 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 170 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%p_shl2_0_cast = zext i8 %p_shl2" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 171 'zext' 'p_shl2_0_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_42 = sub i9 %p_shl2_0_cast, i9 %select_ln13_3_cast" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 172 'sub' 'empty_42' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 173 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln18 = add i9 %empty_42, i9 %j_cast" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 173 'add' 'add_ln18' <Predicate = (!icmp_ln12)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i9 %add_ln18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 174 'sext' 'sext_ln18' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %sext_ln18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 175 'getelementptr' 'input_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 176 [2/2] (1.09ns)   --->   "%input_load = load i11 %input_addr" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 176 'load' 'input_load' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_1 : Operation 177 [1/1] (0.71ns)   --->   "%add_ln18_1 = add i9 %add_ln18, i9 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 177 'add' 'add_ln18_1' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i9 %add_ln18_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 178 'sext' 'sext_ln18_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 179 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 180 [2/2] (1.09ns)   --->   "%input_load_7 = load i11 %input_addr_7" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 180 'load' 'input_load_7' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_1 : Operation 181 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln21_1 = add i7 %select_ln13_1, i7 %zext_ln14" [lenet_proj/lenet_support_1.cpp:21]   --->   Operation 181 'add' 'add_ln21_1' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.72ns)   --->   "%add_ln14 = add i4 %select_ln13, i4 1" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 182 'add' 'add_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.70ns)   --->   "%add_ln13_1 = add i8 %indvar_flatten_load, i8 1" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 183 'add' 'add_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.36ns)   --->   "%select_ln13_4 = select i1 %icmp_ln13, i8 1, i8 %add_ln13_1" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 184 'select' 'select_ln13_4' <Predicate = (!icmp_ln12)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.40ns)   --->   "%store_ln14 = store i11 %add_ln12, i11 %indvar_flatten32" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 185 'store' 'store_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.40>
ST_1 : Operation 186 [1/1] (0.40ns)   --->   "%store_ln14 = store i5 %select_ln12_2, i5 %f" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 186 'store' 'store_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.40>
ST_1 : Operation 187 [1/1] (0.40ns)   --->   "%store_ln14 = store i8 %select_ln13_4, i8 %indvar_flatten" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 187 'store' 'store_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.40>
ST_1 : Operation 188 [1/1] (0.40ns)   --->   "%store_ln14 = store i4 %select_ln13_3, i4 %i" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 188 'store' 'store_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.40>
ST_1 : Operation 189 [1/1] (0.40ns)   --->   "%store_ln14 = store i4 %add_ln14, i4 %j" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 189 'store' 'store_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%p_cast16 = zext i12 %empty" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 190 'zext' 'p_cast16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (1.12ns)   --->   "%empty_41 = add i64 %p_cast16, i64 %filters_read" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 191 'add' 'empty_41' <Predicate = (!icmp_ln13)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_41, i32 2, i32 63" [lenet_proj/lenet_support_1.cpp:16]   --->   Operation 192 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 193 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i5 %add_ln12_2" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 194 'zext' 'zext_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (1.61ns)   --->   "%p_mid1 = mul i12 %zext_ln12_1, i12 100" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 195 'mul' 'p_mid1' <Predicate = (!icmp_ln12)> <Delay = 1.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%p_cast16_mid1 = zext i12 %p_mid1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 196 'zext' 'p_cast16_mid1' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i12 %p_mid1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 197 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = trunc i12 %empty" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 198 'trunc' 'trunc_ln12_1' <Predicate = (!icmp_ln12 & !icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.35ns)   --->   "%select_ln12_1 = select i1 %icmp_ln13, i11 %trunc_ln12, i11 %trunc_ln12_1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 199 'select' 'select_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (1.12ns)   --->   "%p_mid112 = add i64 %p_cast16_mid1, i64 %filters_read" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 200 'add' 'p_mid112' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 201 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln16_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid112, i32 2, i32 63" [lenet_proj/lenet_support_1.cpp:16]   --->   Operation 202 'partselect' 'trunc_ln16_mid1' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.38ns)   --->   "%select_ln12_3 = select i1 %icmp_ln13, i62 %trunc_ln16_mid1, i62 %trunc_ln1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 203 'select' 'select_ln12_3' <Predicate = (!icmp_ln12)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%j_cast15 = zext i4 %select_ln13" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 204 'zext' 'j_cast15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 205 [1/2] (1.09ns)   --->   "%input_load = load i11 %input_addr" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 205 'load' 'input_load' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_2 : Operation 206 [1/2] (1.09ns)   --->   "%input_load_7 = load i11 %input_addr_7" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 206 'load' 'input_load_7' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_2 : Operation 207 [1/1] (0.71ns)   --->   "%add_ln18_3 = add i9 %add_ln18, i9 2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 207 'add' 'add_ln18_3' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i9 %add_ln18_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 208 'sext' 'sext_ln18_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 209 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 210 [2/2] (1.09ns)   --->   "%input_load_8 = load i11 %input_addr_8" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 210 'load' 'input_load_8' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_2 : Operation 211 [1/1] (0.71ns)   --->   "%add_ln18_5 = add i9 %add_ln18, i9 3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 211 'add' 'add_ln18_5' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln18_5 = sext i9 %add_ln18_5" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 212 'sext' 'sext_ln18_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_5" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 213 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 214 [2/2] (1.09ns)   --->   "%input_load_9 = load i11 %input_addr_9" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 214 'load' 'input_load_9' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %add_ln21_1" [lenet_proj/lenet_support_1.cpp:21]   --->   Operation 215 'zext' 'zext_ln21' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_2 = add i11 %select_ln12_1, i11 %j_cast15" [lenet_proj/lenet_support_1.cpp:21]   --->   Operation 216 'add' 'add_ln21_2' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 217 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln21 = add i11 %add_ln21_2, i11 %zext_ln21" [lenet_proj/lenet_support_1.cpp:21]   --->   Operation 217 'add' 'add_ln21' <Predicate = (!icmp_ln12)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 218 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 218 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i62 %select_ln12_3" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 219 'sext' 'sext_ln12_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln12_3 = sext i62 %select_ln12_3" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 220 'sext' 'sext_ln12_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln12_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 221 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 222 [8/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 222 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 223 [1/1] (1.10ns)   --->   "%add_ln18_2 = add i63 %sext_ln12_2, i63 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 223 'add' 'add_ln18_2' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i63 %add_ln18_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 224 'sext' 'sext_ln18_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln18_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 225 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 226 [1/2] (1.09ns)   --->   "%input_load_8 = load i11 %input_addr_8" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 226 'load' 'input_load_8' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_3 : Operation 227 [1/2] (1.09ns)   --->   "%input_load_9 = load i11 %input_addr_9" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 227 'load' 'input_load_9' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_3 : Operation 228 [1/1] (0.71ns)   --->   "%add_ln18_7 = add i9 %add_ln18, i9 4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 228 'add' 'add_ln18_7' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln18_7 = sext i9 %add_ln18_7" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 229 'sext' 'sext_ln18_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_7" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 230 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 231 [2/2] (1.09ns)   --->   "%input_load_10 = load i11 %input_addr_10" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 231 'load' 'input_load_10' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_3 : Operation 232 [1/1] (0.72ns)   --->   "%empty_43 = add i4 %select_ln13_3, i4 1" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 232 'add' 'empty_43' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%p_shl2_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_43, i4 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 233 'bitconcatenate' 'p_shl2_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%p_shl2_1_cast = zext i8 %p_shl2_1" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 234 'zext' 'p_shl2_1_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%p_shl3_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_43, i1 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 235 'bitconcatenate' 'p_shl3_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%p_shl3_1_cast = zext i5 %p_shl3_1" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 236 'zext' 'p_shl3_1_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_44 = sub i9 %p_shl2_1_cast, i9 %p_shl3_1_cast" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 237 'sub' 'empty_44' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 238 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln18_9 = add i9 %empty_44, i9 %j_cast" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 238 'add' 'add_ln18_9' <Predicate = (!icmp_ln12)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln18_9 = sext i9 %add_ln18_9" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 239 'sext' 'sext_ln18_9' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_9" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 240 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 241 [2/2] (1.09ns)   --->   "%input_load_11 = load i11 %input_addr_11" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 241 'load' 'input_load_11' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 242 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 242 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 243 [7/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 243 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 244 [8/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 244 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 245 [1/1] (1.10ns)   --->   "%add_ln18_4 = add i63 %sext_ln12_2, i63 2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 245 'add' 'add_ln18_4' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln18_4 = sext i63 %add_ln18_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 246 'sext' 'sext_ln18_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln18_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 247 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 248 [1/2] (1.09ns)   --->   "%input_load_10 = load i11 %input_addr_10" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 248 'load' 'input_load_10' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_4 : Operation 249 [1/2] (1.09ns)   --->   "%input_load_11 = load i11 %input_addr_11" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 249 'load' 'input_load_11' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_4 : Operation 250 [1/1] (0.71ns)   --->   "%add_ln18_11 = add i9 %add_ln18_9, i9 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 250 'add' 'add_ln18_11' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln18_11 = sext i9 %add_ln18_11" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 251 'sext' 'sext_ln18_11' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_11" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 252 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 253 [2/2] (1.09ns)   --->   "%input_load_12 = load i11 %input_addr_12" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 253 'load' 'input_load_12' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_4 : Operation 254 [1/1] (0.71ns)   --->   "%add_ln18_13 = add i9 %add_ln18_9, i9 2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 254 'add' 'add_ln18_13' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln18_13 = sext i9 %add_ln18_13" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 255 'sext' 'sext_ln18_13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_13" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 256 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 257 [2/2] (1.09ns)   --->   "%input_load_13 = load i11 %input_addr_13" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 257 'load' 'input_load_13' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 258 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 258 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 259 [6/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 259 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 260 [7/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 260 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 261 [8/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 261 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 262 [1/1] (1.10ns)   --->   "%add_ln18_6 = add i63 %sext_ln12_2, i63 3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 262 'add' 'add_ln18_6' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln18_6 = sext i63 %add_ln18_6" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 263 'sext' 'sext_ln18_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln18_6" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 264 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 265 [1/2] (1.09ns)   --->   "%input_load_12 = load i11 %input_addr_12" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 265 'load' 'input_load_12' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 266 [1/2] (1.09ns)   --->   "%input_load_13 = load i11 %input_addr_13" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 266 'load' 'input_load_13' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 267 [1/1] (0.71ns)   --->   "%add_ln18_15 = add i9 %add_ln18_9, i9 3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 267 'add' 'add_ln18_15' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln18_15 = sext i9 %add_ln18_15" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 268 'sext' 'sext_ln18_15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr i32 %input_r, i64 0, i64 %sext_ln18_15" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 269 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 270 [2/2] (1.09ns)   --->   "%input_load_14 = load i11 %input_addr_14" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 270 'load' 'input_load_14' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 271 [1/1] (0.71ns)   --->   "%add_ln18_17 = add i9 %add_ln18_9, i9 4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 271 'add' 'add_ln18_17' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i9 %add_ln18_17" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 272 'zext' 'zext_ln18' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 273 'getelementptr' 'input_addr_15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 274 [2/2] (1.09ns)   --->   "%input_load_15 = load i11 %input_addr_15" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 274 'load' 'input_load_15' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 275 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 275 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 276 [5/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 276 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%j_cast8 = zext i4 %select_ln13" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 277 'zext' 'j_cast8' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_6 : Operation 278 [6/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 278 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 279 [7/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 279 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 280 [8/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 280 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 281 [1/1] (1.10ns)   --->   "%add_ln18_8 = add i63 %sext_ln12_2, i63 4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 281 'add' 'add_ln18_8' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln18_8 = sext i63 %add_ln18_8" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 282 'sext' 'sext_ln18_8' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln18_8" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 283 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_6 : Operation 284 [1/2] (1.09ns)   --->   "%input_load_14 = load i11 %input_addr_14" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 284 'load' 'input_load_14' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 285 [1/2] (1.09ns)   --->   "%input_load_15 = load i11 %input_addr_15" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 285 'load' 'input_load_15' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 286 [1/1] (0.72ns)   --->   "%empty_45 = add i4 %select_ln13_3, i4 2" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 286 'add' 'empty_45' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%p_shl2_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_45, i4 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 287 'bitconcatenate' 'p_shl2_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%p_shl3_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_45, i1 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 288 'bitconcatenate' 'p_shl3_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%p_shl3_2_cast = zext i5 %p_shl3_2" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 289 'zext' 'p_shl3_2_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_46 = sub i8 %p_shl2_2, i8 %p_shl3_2_cast" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 290 'sub' 'empty_46' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 291 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%add_ln18_19 = add i8 %empty_46, i8 %j_cast8" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 291 'add' 'add_ln18_19' <Predicate = (!icmp_ln12)> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i8 %add_ln18_19" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 292 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 293 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_6 : Operation 294 [2/2] (1.09ns)   --->   "%input_load_16 = load i11 %input_addr_16" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 294 'load' 'input_load_16' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 295 [1/1] (0.70ns)   --->   "%add_ln18_21 = add i8 %add_ln18_19, i8 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 295 'add' 'add_ln18_21' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i8 %add_ln18_21" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 296 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 297 'getelementptr' 'input_addr_17' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_6 : Operation 298 [2/2] (1.09ns)   --->   "%input_load_17 = load i11 %input_addr_17" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 298 'load' 'input_load_17' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 299 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 299 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 300 [4/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 300 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 301 [5/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 301 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 302 [6/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 302 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 303 [7/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 303 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 304 [8/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 304 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 305 [1/1] (1.10ns)   --->   "%add_ln18_10 = add i63 %sext_ln12_2, i63 5" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 305 'add' 'add_ln18_10' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln18_10 = sext i63 %add_ln18_10" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 306 'sext' 'sext_ln18_10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln18_10" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 307 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 308 [1/2] (1.09ns)   --->   "%input_load_16 = load i11 %input_addr_16" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 308 'load' 'input_load_16' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_7 : Operation 309 [1/2] (1.09ns)   --->   "%input_load_17 = load i11 %input_addr_17" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 309 'load' 'input_load_17' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_7 : Operation 310 [1/1] (0.70ns)   --->   "%add_ln18_23 = add i8 %add_ln18_19, i8 2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 310 'add' 'add_ln18_23' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i8 %add_ln18_23" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 311 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%input_addr_18 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 312 'getelementptr' 'input_addr_18' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 313 [2/2] (1.09ns)   --->   "%input_load_18 = load i11 %input_addr_18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 313 'load' 'input_load_18' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_7 : Operation 314 [1/1] (0.70ns)   --->   "%add_ln18_25 = add i8 %add_ln18_19, i8 3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 314 'add' 'add_ln18_25' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i8 %add_ln18_25" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 315 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%input_addr_19 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 316 'getelementptr' 'input_addr_19' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 317 [2/2] (1.09ns)   --->   "%input_load_19 = load i11 %input_addr_19" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 317 'load' 'input_load_19' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 318 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 318 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 319 [3/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 319 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 320 [4/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 320 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 321 [5/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 321 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 322 [6/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 322 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 323 [7/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 323 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 324 [8/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 324 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 325 [1/1] (1.10ns)   --->   "%add_ln18_12 = add i63 %sext_ln12_2, i63 6" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 325 'add' 'add_ln18_12' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln18_12 = sext i63 %add_ln18_12" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 326 'sext' 'sext_ln18_12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln18_12" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 327 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 328 [1/2] (1.09ns)   --->   "%input_load_18 = load i11 %input_addr_18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 328 'load' 'input_load_18' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_8 : Operation 329 [1/2] (1.09ns)   --->   "%input_load_19 = load i11 %input_addr_19" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 329 'load' 'input_load_19' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_8 : Operation 330 [1/1] (0.70ns)   --->   "%add_ln18_27 = add i8 %add_ln18_19, i8 4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 330 'add' 'add_ln18_27' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i8 %add_ln18_27" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 331 'zext' 'zext_ln18_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%input_addr_20 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_5" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 332 'getelementptr' 'input_addr_20' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 333 [2/2] (1.09ns)   --->   "%input_load_20 = load i11 %input_addr_20" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 333 'load' 'input_load_20' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_8 : Operation 334 [1/1] (0.72ns)   --->   "%empty_47 = add i4 %select_ln13_3, i4 3" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 334 'add' 'empty_47' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 335 [1/1] (0.00ns)   --->   "%p_shl2_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_47, i4 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 335 'bitconcatenate' 'p_shl2_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%p_shl3_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_47, i1 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 336 'bitconcatenate' 'p_shl3_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%p_shl3_3_cast = zext i5 %p_shl3_3" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 337 'zext' 'p_shl3_3_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_48 = sub i8 %p_shl2_3, i8 %p_shl3_3_cast" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 338 'sub' 'empty_48' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 339 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%add_ln18_29 = add i8 %empty_48, i8 %j_cast8" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 339 'add' 'add_ln18_29' <Predicate = (!icmp_ln12)> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i8 %add_ln18_29" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 340 'zext' 'zext_ln18_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "%input_addr_21 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_6" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 341 'getelementptr' 'input_addr_21' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 342 [2/2] (1.09ns)   --->   "%input_load_21 = load i11 %input_addr_21" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 342 'load' 'input_load_21' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_8 : Operation 343 [1/1] (0.72ns)   --->   "%empty_49 = add i4 %select_ln13_3, i4 4" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 343 'add' 'empty_49' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%p_shl2_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_49, i4 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 344 'bitconcatenate' 'p_shl2_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%p_shl3_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_49, i1 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 345 'bitconcatenate' 'p_shl3_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "%p_shl3_4_cast = zext i5 %p_shl3_4" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 346 'zext' 'p_shl3_4_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_50 = sub i8 %p_shl2_4, i8 %p_shl3_4_cast" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 347 'sub' 'empty_50' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 348 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%add_ln18_39 = add i8 %empty_50, i8 %j_cast8" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 348 'add' 'add_ln18_39' <Predicate = (!icmp_ln12)> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 349 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 349 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 350 [2/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 350 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 351 [3/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 351 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 352 [4/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 352 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 353 [5/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 353 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 354 [6/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 354 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 355 [7/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 355 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 356 [8/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 356 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 357 [1/1] (1.10ns)   --->   "%add_ln18_14 = add i63 %sext_ln12_2, i63 7" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 357 'add' 'add_ln18_14' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln18_14 = sext i63 %add_ln18_14" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 358 'sext' 'sext_ln18_14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln18_14" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 359 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 360 [1/2] (1.09ns)   --->   "%input_load_20 = load i11 %input_addr_20" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 360 'load' 'input_load_20' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_9 : Operation 361 [1/2] (1.09ns)   --->   "%input_load_21 = load i11 %input_addr_21" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 361 'load' 'input_load_21' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_9 : Operation 362 [1/1] (0.70ns)   --->   "%add_ln18_31 = add i8 %add_ln18_29, i8 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 362 'add' 'add_ln18_31' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i8 %add_ln18_31" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 363 'zext' 'zext_ln18_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%input_addr_22 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_7" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 364 'getelementptr' 'input_addr_22' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 365 [2/2] (1.09ns)   --->   "%input_load_22 = load i11 %input_addr_22" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 365 'load' 'input_load_22' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_9 : Operation 366 [1/1] (0.70ns)   --->   "%add_ln18_33 = add i8 %add_ln18_29, i8 2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 366 'add' 'add_ln18_33' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i8 %add_ln18_33" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 367 'zext' 'zext_ln18_8' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%input_addr_23 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_8" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 368 'getelementptr' 'input_addr_23' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 369 [2/2] (1.09ns)   --->   "%input_load_23 = load i11 %input_addr_23" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 369 'load' 'input_load_23' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 370 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 370 'read' 'gmem_addr_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 371 [1/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 371 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 372 [2/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 372 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 373 [3/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 373 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 374 [4/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 374 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 375 [5/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 375 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 376 [6/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 376 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 377 [7/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 377 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 378 [8/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 378 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 379 [1/1] (1.10ns)   --->   "%add_ln18_16 = add i63 %sext_ln12_2, i63 8" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 379 'add' 'add_ln18_16' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln18_16 = sext i63 %add_ln18_16" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 380 'sext' 'sext_ln18_16' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_10 : Operation 381 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln18_16" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 381 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_10 : Operation 382 [1/2] (1.09ns)   --->   "%input_load_22 = load i11 %input_addr_22" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 382 'load' 'input_load_22' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_10 : Operation 383 [1/2] (1.09ns)   --->   "%input_load_23 = load i11 %input_addr_23" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 383 'load' 'input_load_23' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_10 : Operation 384 [1/1] (0.70ns)   --->   "%add_ln18_35 = add i8 %add_ln18_29, i8 3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 384 'add' 'add_ln18_35' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i8 %add_ln18_35" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 385 'zext' 'zext_ln18_9' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_10 : Operation 386 [1/1] (0.00ns)   --->   "%input_addr_24 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_9" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 386 'getelementptr' 'input_addr_24' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_10 : Operation 387 [2/2] (1.09ns)   --->   "%input_load_24 = load i11 %input_addr_24" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 387 'load' 'input_load_24' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_10 : Operation 388 [1/1] (0.70ns)   --->   "%add_ln18_37 = add i8 %add_ln18_29, i8 4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 388 'add' 'add_ln18_37' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i8 %add_ln18_37" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 389 'zext' 'zext_ln18_10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_10 : Operation 390 [1/1] (0.00ns)   --->   "%input_addr_25 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_10" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 390 'getelementptr' 'input_addr_25' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_10 : Operation 391 [2/2] (1.09ns)   --->   "%input_load_25 = load i11 %input_addr_25" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 391 'load' 'input_load_25' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 392 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 392 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 393 [1/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 393 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 394 [2/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 394 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 395 [3/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 395 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 396 [4/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 396 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 397 [5/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 397 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 398 [6/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 398 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 399 [7/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 399 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 400 [8/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 400 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 401 [1/1] (1.10ns)   --->   "%add_ln18_18 = add i63 %sext_ln12_2, i63 9" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 401 'add' 'add_ln18_18' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln18_17 = sext i63 %add_ln18_18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 402 'sext' 'sext_ln18_17' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_11 : Operation 403 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln18_17" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 403 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_11 : Operation 404 [1/2] (1.09ns)   --->   "%input_load_24 = load i11 %input_addr_24" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 404 'load' 'input_load_24' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_11 : Operation 405 [1/2] (1.09ns)   --->   "%input_load_25 = load i11 %input_addr_25" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 405 'load' 'input_load_25' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_11 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i8 %add_ln18_39" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 406 'zext' 'zext_ln18_11' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_11 : Operation 407 [1/1] (0.00ns)   --->   "%input_addr_26 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_11" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 407 'getelementptr' 'input_addr_26' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_11 : Operation 408 [2/2] (1.09ns)   --->   "%input_load_26 = load i11 %input_addr_26" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 408 'load' 'input_load_26' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_11 : Operation 409 [1/1] (0.70ns)   --->   "%add_ln18_41 = add i8 %add_ln18_39, i8 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 409 'add' 'add_ln18_41' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i8 %add_ln18_41" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 410 'zext' 'zext_ln18_12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (0.00ns)   --->   "%input_addr_27 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_12" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 411 'getelementptr' 'input_addr_27' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_11 : Operation 412 [2/2] (1.09ns)   --->   "%input_load_27 = load i11 %input_addr_27" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 412 'load' 'input_load_27' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln12_1 = bitcast i32 %gmem_addr_1_read" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 413 'bitcast' 'bitcast_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_12 : [1/1] (0.79ns)   --->   Input mux for Operation 414 '%mul = fmul i32 %input_load, i32 %bitcast_ln12_1'
ST_12 : Operation 414 [3/3] (5.28ns)   --->   "%mul = fmul i32 %input_load, i32 %bitcast_ln12_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 414 'fmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 415 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 415 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 416 [1/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 416 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 417 [2/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 417 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 418 [3/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 418 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 419 [4/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 419 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 420 [5/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 420 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 421 [6/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 421 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 422 [7/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 422 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 423 [8/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 423 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 424 [1/1] (1.10ns)   --->   "%add_ln18_20 = add i63 %sext_ln12_2, i63 10" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 424 'add' 'add_ln18_20' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln18_18 = sext i63 %add_ln18_20" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 425 'sext' 'sext_ln18_18' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_12 : Operation 426 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln18_18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 426 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_12 : Operation 427 [1/2] (1.09ns)   --->   "%input_load_26 = load i11 %input_addr_26" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 427 'load' 'input_load_26' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_12 : Operation 428 [1/2] (1.09ns)   --->   "%input_load_27 = load i11 %input_addr_27" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 428 'load' 'input_load_27' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_12 : Operation 429 [1/1] (0.70ns)   --->   "%add_ln18_43 = add i8 %add_ln18_39, i8 2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 429 'add' 'add_ln18_43' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i8 %add_ln18_43" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 430 'zext' 'zext_ln18_13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_12 : Operation 431 [1/1] (0.00ns)   --->   "%input_addr_28 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_13" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 431 'getelementptr' 'input_addr_28' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_12 : Operation 432 [2/2] (1.09ns)   --->   "%input_load_28 = load i11 %input_addr_28" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 432 'load' 'input_load_28' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_12 : Operation 433 [1/1] (0.70ns)   --->   "%add_ln18_45 = add i8 %add_ln18_39, i8 3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 433 'add' 'add_ln18_45' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i8 %add_ln18_45" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 434 'zext' 'zext_ln18_14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_12 : Operation 435 [1/1] (0.00ns)   --->   "%input_addr_29 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_14" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 435 'getelementptr' 'input_addr_29' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_12 : Operation 436 [2/2] (1.09ns)   --->   "%input_load_29 = load i11 %input_addr_29" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 436 'load' 'input_load_29' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 437 [2/3] (6.08ns)   --->   "%mul = fmul i32 %input_load, i32 %bitcast_ln12_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 437 'fmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %gmem_addr_2_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 438 'bitcast' 'bitcast_ln18' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_13 : [1/1] (0.79ns)   --->   Input mux for Operation 439 '%mul_0_1 = fmul i32 %input_load_7, i32 %bitcast_ln18'
ST_13 : Operation 439 [3/3] (5.28ns)   --->   "%mul_0_1 = fmul i32 %input_load_7, i32 %bitcast_ln18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 439 'fmul' 'mul_0_1' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 440 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 440 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 441 [1/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 441 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 442 [2/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 442 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 443 [3/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 443 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 444 [4/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 444 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 445 [5/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 445 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 446 [6/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 446 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 447 [7/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 447 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 448 [8/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 448 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 449 [1/1] (1.10ns)   --->   "%add_ln18_22 = add i63 %sext_ln12_2, i63 11" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 449 'add' 'add_ln18_22' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln18_19 = sext i63 %add_ln18_22" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 450 'sext' 'sext_ln18_19' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_13 : Operation 451 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln18_19" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 451 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_13 : Operation 452 [1/2] (1.09ns)   --->   "%input_load_28 = load i11 %input_addr_28" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 452 'load' 'input_load_28' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_13 : Operation 453 [1/2] (1.09ns)   --->   "%input_load_29 = load i11 %input_addr_29" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 453 'load' 'input_load_29' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_13 : Operation 454 [1/1] (0.70ns)   --->   "%add_ln18_47 = add i8 %add_ln18_39, i8 4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 454 'add' 'add_ln18_47' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i8 %add_ln18_47" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 455 'zext' 'zext_ln18_15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_13 : Operation 456 [1/1] (0.00ns)   --->   "%input_addr_30 = getelementptr i32 %input_r, i64 0, i64 %zext_ln18_15" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 456 'getelementptr' 'input_addr_30' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_13 : Operation 457 [2/2] (1.09ns)   --->   "%input_load_30 = load i11 %input_addr_30" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 457 'load' 'input_load_30' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 458 [1/3] (6.08ns)   --->   "%mul = fmul i32 %input_load, i32 %bitcast_ln12_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 458 'fmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 459 [2/3] (6.08ns)   --->   "%mul_0_1 = fmul i32 %input_load_7, i32 %bitcast_ln18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 459 'fmul' 'mul_0_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i32 %gmem_addr_3_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 460 'bitcast' 'bitcast_ln18_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 461 '%mul_0_2 = fmul i32 %input_load_8, i32 %bitcast_ln18_1'
ST_14 : Operation 461 [3/3] (5.28ns)   --->   "%mul_0_2 = fmul i32 %input_load_8, i32 %bitcast_ln18_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 461 'fmul' 'mul_0_2' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 462 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 462 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 463 [1/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 463 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 464 [2/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 464 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 465 [3/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 465 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 466 [4/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 466 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 467 [5/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 467 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 468 [6/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 468 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 469 [7/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 469 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 470 [8/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 470 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 471 [1/1] (1.10ns)   --->   "%add_ln18_24 = add i63 %sext_ln12_2, i63 12" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 471 'add' 'add_ln18_24' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln18_20 = sext i63 %add_ln18_24" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 472 'sext' 'sext_ln18_20' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_14 : Operation 473 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln18_20" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 473 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_14 : Operation 474 [1/2] (1.09ns)   --->   "%input_load_30 = load i11 %input_addr_30" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 474 'load' 'input_load_30' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 475 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %gmem_addr_read" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 475 'bitcast' 'bitcast_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_15 : [1/1] (0.79ns)   --->   Input mux for Operation 476 '%sum_5 = fadd i32 %bitcast_ln12, i32 %mul'
ST_15 : Operation 476 [4/4] (4.91ns)   --->   "%sum_5 = fadd i32 %bitcast_ln12, i32 %mul" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 476 'fadd' 'sum_5' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 477 [1/3] (6.08ns)   --->   "%mul_0_1 = fmul i32 %input_load_7, i32 %bitcast_ln18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 477 'fmul' 'mul_0_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 478 [2/3] (6.08ns)   --->   "%mul_0_2 = fmul i32 %input_load_8, i32 %bitcast_ln18_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 478 'fmul' 'mul_0_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln18_2 = bitcast i32 %gmem_addr_4_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 479 'bitcast' 'bitcast_ln18_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_15 : [1/1] (0.79ns)   --->   Input mux for Operation 480 '%mul_0_3 = fmul i32 %input_load_9, i32 %bitcast_ln18_2'
ST_15 : Operation 480 [3/3] (5.28ns)   --->   "%mul_0_3 = fmul i32 %input_load_9, i32 %bitcast_ln18_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 480 'fmul' 'mul_0_3' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 481 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 481 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 482 [1/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 482 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 483 [2/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 483 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 484 [3/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 484 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 485 [4/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 485 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 486 [5/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 486 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 487 [6/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 487 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 488 [7/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 488 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 489 [8/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 489 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 490 [1/1] (1.10ns)   --->   "%add_ln18_26 = add i63 %sext_ln12_2, i63 13" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 490 'add' 'add_ln18_26' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln18_21 = sext i63 %add_ln18_26" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 491 'sext' 'sext_ln18_21' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_15 : Operation 492 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln18_21" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 492 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 493 [3/4] (5.71ns)   --->   "%sum_5 = fadd i32 %bitcast_ln12, i32 %mul" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 493 'fadd' 'sum_5' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 494 [1/3] (6.08ns)   --->   "%mul_0_2 = fmul i32 %input_load_8, i32 %bitcast_ln18_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 494 'fmul' 'mul_0_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 495 [2/3] (6.08ns)   --->   "%mul_0_3 = fmul i32 %input_load_9, i32 %bitcast_ln18_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 495 'fmul' 'mul_0_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 496 [1/1] (0.00ns)   --->   "%bitcast_ln18_3 = bitcast i32 %gmem_addr_5_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 496 'bitcast' 'bitcast_ln18_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 497 '%mul_0_4 = fmul i32 %input_load_10, i32 %bitcast_ln18_3'
ST_16 : Operation 497 [3/3] (5.28ns)   --->   "%mul_0_4 = fmul i32 %input_load_10, i32 %bitcast_ln18_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 497 'fmul' 'mul_0_4' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 498 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 498 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 499 [1/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 499 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 500 [2/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 500 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 501 [3/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 501 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 502 [4/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 502 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 503 [5/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 503 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 504 [6/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 504 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 505 [7/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 505 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 506 [8/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 506 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 507 [1/1] (1.10ns)   --->   "%add_ln18_28 = add i63 %sext_ln12_2, i63 14" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 507 'add' 'add_ln18_28' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln18_22 = sext i63 %add_ln18_28" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 508 'sext' 'sext_ln18_22' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_16 : Operation 509 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln18_22" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 509 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 510 [2/4] (5.71ns)   --->   "%sum_5 = fadd i32 %bitcast_ln12, i32 %mul" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 510 'fadd' 'sum_5' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 511 [1/3] (6.08ns)   --->   "%mul_0_3 = fmul i32 %input_load_9, i32 %bitcast_ln18_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 511 'fmul' 'mul_0_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 512 [2/3] (6.08ns)   --->   "%mul_0_4 = fmul i32 %input_load_10, i32 %bitcast_ln18_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 512 'fmul' 'mul_0_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 513 [1/1] (0.00ns)   --->   "%bitcast_ln18_4 = bitcast i32 %gmem_addr_6_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 513 'bitcast' 'bitcast_ln18_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 514 '%mul_1 = fmul i32 %input_load_11, i32 %bitcast_ln18_4'
ST_17 : Operation 514 [3/3] (5.28ns)   --->   "%mul_1 = fmul i32 %input_load_11, i32 %bitcast_ln18_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 514 'fmul' 'mul_1' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 515 [1/1] (7.30ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 515 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 516 [1/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 516 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 517 [2/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 517 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 518 [3/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 518 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 519 [4/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 519 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 520 [5/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 520 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 521 [6/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 521 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 522 [7/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 522 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 523 [8/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 523 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 524 [1/1] (1.10ns)   --->   "%add_ln18_30 = add i63 %sext_ln12_2, i63 15" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 524 'add' 'add_ln18_30' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln18_23 = sext i63 %add_ln18_30" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 525 'sext' 'sext_ln18_23' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_17 : Operation 526 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln18_23" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 526 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 527 [1/4] (5.71ns)   --->   "%sum_5 = fadd i32 %bitcast_ln12, i32 %mul" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 527 'fadd' 'sum_5' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 528 [1/3] (6.08ns)   --->   "%mul_0_4 = fmul i32 %input_load_10, i32 %bitcast_ln18_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 528 'fmul' 'mul_0_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 529 [2/3] (6.08ns)   --->   "%mul_1 = fmul i32 %input_load_11, i32 %bitcast_ln18_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 529 'fmul' 'mul_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 530 [1/1] (0.00ns)   --->   "%bitcast_ln18_5 = bitcast i32 %gmem_addr_7_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 530 'bitcast' 'bitcast_ln18_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_18 : [1/1] (0.79ns)   --->   Input mux for Operation 531 '%mul_1_1 = fmul i32 %input_load_12, i32 %bitcast_ln18_5'
ST_18 : Operation 531 [3/3] (5.28ns)   --->   "%mul_1_1 = fmul i32 %input_load_12, i32 %bitcast_ln18_5" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 531 'fmul' 'mul_1_1' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 532 [1/1] (7.30ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 532 'read' 'gmem_addr_8_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 533 [1/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 533 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 534 [2/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 534 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 535 [3/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 535 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 536 [4/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 536 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 537 [5/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 537 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 538 [6/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 538 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 539 [7/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 539 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 540 [8/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 540 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 541 [1/1] (1.10ns)   --->   "%add_ln18_32 = add i63 %sext_ln12_2, i63 16" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 541 'add' 'add_ln18_32' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln18_24 = sext i63 %add_ln18_32" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 542 'sext' 'sext_ln18_24' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_18 : Operation 543 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln18_24" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 543 'getelementptr' 'gmem_addr_17' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : [1/1] (0.79ns)   --->   Input mux for Operation 544 '%sum_5_0_1 = fadd i32 %sum_5, i32 %mul_0_1'
ST_19 : Operation 544 [4/4] (4.91ns)   --->   "%sum_5_0_1 = fadd i32 %sum_5, i32 %mul_0_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 544 'fadd' 'sum_5_0_1' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 545 [1/3] (6.08ns)   --->   "%mul_1 = fmul i32 %input_load_11, i32 %bitcast_ln18_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 545 'fmul' 'mul_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 546 [2/3] (6.08ns)   --->   "%mul_1_1 = fmul i32 %input_load_12, i32 %bitcast_ln18_5" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 546 'fmul' 'mul_1_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 547 [1/1] (0.00ns)   --->   "%bitcast_ln18_6 = bitcast i32 %gmem_addr_8_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 547 'bitcast' 'bitcast_ln18_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : [1/1] (0.79ns)   --->   Input mux for Operation 548 '%mul_1_2 = fmul i32 %input_load_13, i32 %bitcast_ln18_6'
ST_19 : Operation 548 [3/3] (5.28ns)   --->   "%mul_1_2 = fmul i32 %input_load_13, i32 %bitcast_ln18_6" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 548 'fmul' 'mul_1_2' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 549 [1/1] (7.30ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 549 'read' 'gmem_addr_9_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 550 [1/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 550 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 551 [2/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 551 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 552 [3/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 552 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 553 [4/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 553 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 554 [5/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 554 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 555 [6/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 555 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 556 [7/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 556 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 557 [8/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 557 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 558 [1/1] (1.10ns)   --->   "%add_ln18_34 = add i63 %sext_ln12_2, i63 17" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 558 'add' 'add_ln18_34' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln18_25 = sext i63 %add_ln18_34" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 559 'sext' 'sext_ln18_25' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : Operation 560 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln18_25" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 560 'getelementptr' 'gmem_addr_18' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 561 [3/4] (5.71ns)   --->   "%sum_5_0_1 = fadd i32 %sum_5, i32 %mul_0_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 561 'fadd' 'sum_5_0_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 562 [1/3] (6.08ns)   --->   "%mul_1_1 = fmul i32 %input_load_12, i32 %bitcast_ln18_5" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 562 'fmul' 'mul_1_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 563 [2/3] (6.08ns)   --->   "%mul_1_2 = fmul i32 %input_load_13, i32 %bitcast_ln18_6" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 563 'fmul' 'mul_1_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 564 [1/1] (0.00ns)   --->   "%bitcast_ln18_7 = bitcast i32 %gmem_addr_9_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 564 'bitcast' 'bitcast_ln18_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 565 '%mul_1_3 = fmul i32 %input_load_14, i32 %bitcast_ln18_7'
ST_20 : Operation 565 [3/3] (5.28ns)   --->   "%mul_1_3 = fmul i32 %input_load_14, i32 %bitcast_ln18_7" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 565 'fmul' 'mul_1_3' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 566 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 566 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 567 [1/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 567 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 568 [2/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 568 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 569 [3/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 569 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 570 [4/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 570 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 571 [5/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 571 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 572 [6/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 572 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 573 [7/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 573 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 574 [8/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 574 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 575 [1/1] (1.10ns)   --->   "%add_ln18_36 = add i63 %sext_ln12_2, i63 18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 575 'add' 'add_ln18_36' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln18_26 = sext i63 %add_ln18_36" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 576 'sext' 'sext_ln18_26' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_20 : Operation 577 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln18_26" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 577 'getelementptr' 'gmem_addr_19' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 578 [2/4] (5.71ns)   --->   "%sum_5_0_1 = fadd i32 %sum_5, i32 %mul_0_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 578 'fadd' 'sum_5_0_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 579 [1/3] (6.08ns)   --->   "%mul_1_2 = fmul i32 %input_load_13, i32 %bitcast_ln18_6" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 579 'fmul' 'mul_1_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 580 [2/3] (6.08ns)   --->   "%mul_1_3 = fmul i32 %input_load_14, i32 %bitcast_ln18_7" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 580 'fmul' 'mul_1_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 581 [1/1] (0.00ns)   --->   "%bitcast_ln18_8 = bitcast i32 %gmem_addr_10_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 581 'bitcast' 'bitcast_ln18_8' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 582 '%mul_1_4 = fmul i32 %input_load_15, i32 %bitcast_ln18_8'
ST_21 : Operation 582 [3/3] (5.28ns)   --->   "%mul_1_4 = fmul i32 %input_load_15, i32 %bitcast_ln18_8" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 582 'fmul' 'mul_1_4' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 583 [1/1] (7.30ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 583 'read' 'gmem_addr_11_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 584 [1/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 584 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 585 [2/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 585 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 586 [3/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 586 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 587 [4/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 587 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 588 [5/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 588 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 589 [6/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 589 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 590 [7/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 590 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 591 [8/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 591 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 592 [1/1] (1.10ns)   --->   "%add_ln18_38 = add i63 %sext_ln12_2, i63 19" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 592 'add' 'add_ln18_38' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln18_27 = sext i63 %add_ln18_38" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 593 'sext' 'sext_ln18_27' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_21 : Operation 594 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln18_27" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 594 'getelementptr' 'gmem_addr_20' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 595 [1/4] (5.71ns)   --->   "%sum_5_0_1 = fadd i32 %sum_5, i32 %mul_0_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 595 'fadd' 'sum_5_0_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 596 [1/3] (6.08ns)   --->   "%mul_1_3 = fmul i32 %input_load_14, i32 %bitcast_ln18_7" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 596 'fmul' 'mul_1_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 597 [2/3] (6.08ns)   --->   "%mul_1_4 = fmul i32 %input_load_15, i32 %bitcast_ln18_8" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 597 'fmul' 'mul_1_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 598 [1/1] (0.00ns)   --->   "%bitcast_ln18_9 = bitcast i32 %gmem_addr_11_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 598 'bitcast' 'bitcast_ln18_9' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_22 : [1/1] (0.79ns)   --->   Input mux for Operation 599 '%mul_2 = fmul i32 %input_load_16, i32 %bitcast_ln18_9'
ST_22 : Operation 599 [3/3] (5.28ns)   --->   "%mul_2 = fmul i32 %input_load_16, i32 %bitcast_ln18_9" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 599 'fmul' 'mul_2' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 600 [1/1] (7.30ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 600 'read' 'gmem_addr_12_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 601 [1/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 601 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 602 [2/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 602 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 603 [3/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 603 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 604 [4/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 604 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 605 [5/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 605 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 606 [6/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 606 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 607 [7/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 607 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 608 [8/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 608 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 609 [1/1] (1.10ns)   --->   "%add_ln18_40 = add i63 %sext_ln12_2, i63 20" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 609 'add' 'add_ln18_40' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln18_28 = sext i63 %add_ln18_40" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 610 'sext' 'sext_ln18_28' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_22 : Operation 611 [1/1] (0.00ns)   --->   "%gmem_addr_21 = getelementptr i32 %gmem, i64 %sext_ln18_28" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 611 'getelementptr' 'gmem_addr_21' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : [1/1] (0.79ns)   --->   Input mux for Operation 612 '%sum_5_0_2 = fadd i32 %sum_5_0_1, i32 %mul_0_2'
ST_23 : Operation 612 [4/4] (4.91ns)   --->   "%sum_5_0_2 = fadd i32 %sum_5_0_1, i32 %mul_0_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 612 'fadd' 'sum_5_0_2' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 613 [1/3] (6.08ns)   --->   "%mul_1_4 = fmul i32 %input_load_15, i32 %bitcast_ln18_8" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 613 'fmul' 'mul_1_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 614 [2/3] (6.08ns)   --->   "%mul_2 = fmul i32 %input_load_16, i32 %bitcast_ln18_9" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 614 'fmul' 'mul_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 615 [1/1] (0.00ns)   --->   "%bitcast_ln18_10 = bitcast i32 %gmem_addr_12_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 615 'bitcast' 'bitcast_ln18_10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_23 : [1/1] (0.79ns)   --->   Input mux for Operation 616 '%mul_2_1 = fmul i32 %input_load_17, i32 %bitcast_ln18_10'
ST_23 : Operation 616 [3/3] (5.28ns)   --->   "%mul_2_1 = fmul i32 %input_load_17, i32 %bitcast_ln18_10" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 616 'fmul' 'mul_2_1' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 617 [1/1] (7.30ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 617 'read' 'gmem_addr_13_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 618 [1/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 618 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 619 [2/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 619 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 620 [3/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 620 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 621 [4/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 621 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 622 [5/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 622 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 623 [6/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 623 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 624 [7/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 624 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 625 [8/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 625 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 626 [1/1] (1.10ns)   --->   "%add_ln18_42 = add i63 %sext_ln12_2, i63 21" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 626 'add' 'add_ln18_42' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln18_29 = sext i63 %add_ln18_42" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 627 'sext' 'sext_ln18_29' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_23 : Operation 628 [1/1] (0.00ns)   --->   "%gmem_addr_22 = getelementptr i32 %gmem, i64 %sext_ln18_29" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 628 'getelementptr' 'gmem_addr_22' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 629 [3/4] (5.71ns)   --->   "%sum_5_0_2 = fadd i32 %sum_5_0_1, i32 %mul_0_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 629 'fadd' 'sum_5_0_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 630 [1/3] (6.08ns)   --->   "%mul_2 = fmul i32 %input_load_16, i32 %bitcast_ln18_9" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 630 'fmul' 'mul_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 631 [2/3] (6.08ns)   --->   "%mul_2_1 = fmul i32 %input_load_17, i32 %bitcast_ln18_10" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 631 'fmul' 'mul_2_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 632 [1/1] (0.00ns)   --->   "%bitcast_ln18_11 = bitcast i32 %gmem_addr_13_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 632 'bitcast' 'bitcast_ln18_11' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_24 : [1/1] (0.79ns)   --->   Input mux for Operation 633 '%mul_2_2 = fmul i32 %input_load_18, i32 %bitcast_ln18_11'
ST_24 : Operation 633 [3/3] (5.28ns)   --->   "%mul_2_2 = fmul i32 %input_load_18, i32 %bitcast_ln18_11" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 633 'fmul' 'mul_2_2' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 634 [1/1] (7.30ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 634 'read' 'gmem_addr_14_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 635 [1/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 635 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 636 [2/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 636 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 637 [3/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 637 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 638 [4/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 638 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 639 [5/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 639 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 640 [6/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 640 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 641 [7/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 641 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 642 [8/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 642 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 643 [1/1] (1.10ns)   --->   "%add_ln18_44 = add i63 %sext_ln12_2, i63 22" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 643 'add' 'add_ln18_44' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln18_30 = sext i63 %add_ln18_44" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 644 'sext' 'sext_ln18_30' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_24 : Operation 645 [1/1] (0.00ns)   --->   "%gmem_addr_23 = getelementptr i32 %gmem, i64 %sext_ln18_30" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 645 'getelementptr' 'gmem_addr_23' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 646 [2/4] (5.71ns)   --->   "%sum_5_0_2 = fadd i32 %sum_5_0_1, i32 %mul_0_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 646 'fadd' 'sum_5_0_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 647 [1/3] (6.08ns)   --->   "%mul_2_1 = fmul i32 %input_load_17, i32 %bitcast_ln18_10" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 647 'fmul' 'mul_2_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 648 [2/3] (6.08ns)   --->   "%mul_2_2 = fmul i32 %input_load_18, i32 %bitcast_ln18_11" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 648 'fmul' 'mul_2_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 649 [1/1] (0.00ns)   --->   "%bitcast_ln18_12 = bitcast i32 %gmem_addr_14_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 649 'bitcast' 'bitcast_ln18_12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_25 : [1/1] (0.79ns)   --->   Input mux for Operation 650 '%mul_2_3 = fmul i32 %input_load_19, i32 %bitcast_ln18_12'
ST_25 : Operation 650 [3/3] (5.28ns)   --->   "%mul_2_3 = fmul i32 %input_load_19, i32 %bitcast_ln18_12" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 650 'fmul' 'mul_2_3' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 651 [1/1] (7.30ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 651 'read' 'gmem_addr_15_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 652 [1/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 652 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 653 [2/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 653 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 654 [3/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 654 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 655 [4/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 655 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 656 [5/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 656 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 657 [6/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 657 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 658 [7/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 658 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 659 [8/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 659 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 660 [1/1] (1.10ns)   --->   "%add_ln18_46 = add i63 %sext_ln12_2, i63 23" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 660 'add' 'add_ln18_46' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln18_31 = sext i63 %add_ln18_46" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 661 'sext' 'sext_ln18_31' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_25 : Operation 662 [1/1] (0.00ns)   --->   "%gmem_addr_24 = getelementptr i32 %gmem, i64 %sext_ln18_31" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 662 'getelementptr' 'gmem_addr_24' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_25 : Operation 663 [1/1] (1.10ns)   --->   "%add_ln18_48 = add i63 %sext_ln12_2, i63 24" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 663 'add' 'add_ln18_48' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln18_32 = sext i63 %add_ln18_48" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 664 'sext' 'sext_ln18_32' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_25 : Operation 665 [1/1] (0.00ns)   --->   "%gmem_addr_25 = getelementptr i32 %gmem, i64 %sext_ln18_32" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 665 'getelementptr' 'gmem_addr_25' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 666 [1/4] (5.71ns)   --->   "%sum_5_0_2 = fadd i32 %sum_5_0_1, i32 %mul_0_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 666 'fadd' 'sum_5_0_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 667 [1/3] (6.08ns)   --->   "%mul_2_2 = fmul i32 %input_load_18, i32 %bitcast_ln18_11" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 667 'fmul' 'mul_2_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 668 [2/3] (6.08ns)   --->   "%mul_2_3 = fmul i32 %input_load_19, i32 %bitcast_ln18_12" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 668 'fmul' 'mul_2_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 669 [1/1] (0.00ns)   --->   "%bitcast_ln18_13 = bitcast i32 %gmem_addr_15_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 669 'bitcast' 'bitcast_ln18_13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_26 : [1/1] (0.79ns)   --->   Input mux for Operation 670 '%mul_2_4 = fmul i32 %input_load_20, i32 %bitcast_ln18_13'
ST_26 : Operation 670 [3/3] (5.28ns)   --->   "%mul_2_4 = fmul i32 %input_load_20, i32 %bitcast_ln18_13" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 670 'fmul' 'mul_2_4' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 671 [1/1] (7.30ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 671 'read' 'gmem_addr_16_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 672 [1/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 672 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 673 [2/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 673 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 674 [3/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 674 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 675 [4/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 675 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 676 [5/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 676 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 677 [6/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 677 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 678 [7/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 678 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 679 [8/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 679 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 680 '%sum_5_0_3 = fadd i32 %sum_5_0_2, i32 %mul_0_3'
ST_27 : Operation 680 [4/4] (4.91ns)   --->   "%sum_5_0_3 = fadd i32 %sum_5_0_2, i32 %mul_0_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 680 'fadd' 'sum_5_0_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 681 [1/3] (6.08ns)   --->   "%mul_2_3 = fmul i32 %input_load_19, i32 %bitcast_ln18_12" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 681 'fmul' 'mul_2_3' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 682 [2/3] (6.08ns)   --->   "%mul_2_4 = fmul i32 %input_load_20, i32 %bitcast_ln18_13" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 682 'fmul' 'mul_2_4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 683 [1/1] (0.00ns)   --->   "%bitcast_ln18_14 = bitcast i32 %gmem_addr_16_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 683 'bitcast' 'bitcast_ln18_14' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 684 '%mul_3 = fmul i32 %input_load_21, i32 %bitcast_ln18_14'
ST_27 : Operation 684 [3/3] (5.28ns)   --->   "%mul_3 = fmul i32 %input_load_21, i32 %bitcast_ln18_14" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 684 'fmul' 'mul_3' <Predicate = true> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 685 [1/1] (7.30ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 685 'read' 'gmem_addr_17_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 686 [1/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 686 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 687 [2/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 687 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 688 [3/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 688 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 689 [4/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 689 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 690 [5/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 690 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 691 [6/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 691 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 692 [7/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 692 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 693 [8/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 693 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 694 [3/4] (5.71ns)   --->   "%sum_5_0_3 = fadd i32 %sum_5_0_2, i32 %mul_0_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 694 'fadd' 'sum_5_0_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 695 [1/3] (6.08ns)   --->   "%mul_2_4 = fmul i32 %input_load_20, i32 %bitcast_ln18_13" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 695 'fmul' 'mul_2_4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 696 [2/3] (6.08ns)   --->   "%mul_3 = fmul i32 %input_load_21, i32 %bitcast_ln18_14" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 696 'fmul' 'mul_3' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 697 [1/1] (0.00ns)   --->   "%bitcast_ln18_15 = bitcast i32 %gmem_addr_17_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 697 'bitcast' 'bitcast_ln18_15' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (0.79ns)   --->   Input mux for Operation 698 '%mul_3_1 = fmul i32 %input_load_22, i32 %bitcast_ln18_15'
ST_28 : Operation 698 [3/3] (5.28ns)   --->   "%mul_3_1 = fmul i32 %input_load_22, i32 %bitcast_ln18_15" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 698 'fmul' 'mul_3_1' <Predicate = true> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 699 [1/1] (7.30ns)   --->   "%gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 699 'read' 'gmem_addr_18_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 700 [1/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 700 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 701 [2/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 701 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 702 [3/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 702 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 703 [4/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 703 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 704 [5/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 704 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 705 [6/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 705 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 706 [7/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 706 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 707 [2/4] (5.71ns)   --->   "%sum_5_0_3 = fadd i32 %sum_5_0_2, i32 %mul_0_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 707 'fadd' 'sum_5_0_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 708 [1/3] (6.08ns)   --->   "%mul_3 = fmul i32 %input_load_21, i32 %bitcast_ln18_14" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 708 'fmul' 'mul_3' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 709 [2/3] (6.08ns)   --->   "%mul_3_1 = fmul i32 %input_load_22, i32 %bitcast_ln18_15" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 709 'fmul' 'mul_3_1' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 710 [1/1] (0.00ns)   --->   "%bitcast_ln18_16 = bitcast i32 %gmem_addr_18_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 710 'bitcast' 'bitcast_ln18_16' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (0.79ns)   --->   Input mux for Operation 711 '%mul_3_2 = fmul i32 %input_load_23, i32 %bitcast_ln18_16'
ST_29 : Operation 711 [3/3] (5.28ns)   --->   "%mul_3_2 = fmul i32 %input_load_23, i32 %bitcast_ln18_16" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 711 'fmul' 'mul_3_2' <Predicate = true> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 712 [1/1] (7.30ns)   --->   "%gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 712 'read' 'gmem_addr_19_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 713 [1/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 713 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 714 [2/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 714 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 715 [3/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 715 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 716 [4/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 716 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 717 [5/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 717 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 718 [6/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 718 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 719 [1/4] (5.71ns)   --->   "%sum_5_0_3 = fadd i32 %sum_5_0_2, i32 %mul_0_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 719 'fadd' 'sum_5_0_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 720 [1/3] (6.08ns)   --->   "%mul_3_1 = fmul i32 %input_load_22, i32 %bitcast_ln18_15" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 720 'fmul' 'mul_3_1' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 721 [2/3] (6.08ns)   --->   "%mul_3_2 = fmul i32 %input_load_23, i32 %bitcast_ln18_16" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 721 'fmul' 'mul_3_2' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 722 [1/1] (0.00ns)   --->   "%bitcast_ln18_17 = bitcast i32 %gmem_addr_19_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 722 'bitcast' 'bitcast_ln18_17' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (0.79ns)   --->   Input mux for Operation 723 '%mul_3_3 = fmul i32 %input_load_24, i32 %bitcast_ln18_17'
ST_30 : Operation 723 [3/3] (5.28ns)   --->   "%mul_3_3 = fmul i32 %input_load_24, i32 %bitcast_ln18_17" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 723 'fmul' 'mul_3_3' <Predicate = true> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 724 [1/1] (7.30ns)   --->   "%gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 724 'read' 'gmem_addr_20_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 725 [1/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 725 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 726 [2/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 726 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 727 [3/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 727 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 728 [4/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 728 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 729 [5/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 729 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : [1/1] (0.79ns)   --->   Input mux for Operation 730 '%sum_5_0_4 = fadd i32 %sum_5_0_3, i32 %mul_0_4'
ST_31 : Operation 730 [4/4] (4.91ns)   --->   "%sum_5_0_4 = fadd i32 %sum_5_0_3, i32 %mul_0_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 730 'fadd' 'sum_5_0_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 731 [1/3] (6.08ns)   --->   "%mul_3_2 = fmul i32 %input_load_23, i32 %bitcast_ln18_16" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 731 'fmul' 'mul_3_2' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 732 [2/3] (6.08ns)   --->   "%mul_3_3 = fmul i32 %input_load_24, i32 %bitcast_ln18_17" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 732 'fmul' 'mul_3_3' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 733 [1/1] (0.00ns)   --->   "%bitcast_ln18_18 = bitcast i32 %gmem_addr_20_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 733 'bitcast' 'bitcast_ln18_18' <Predicate = true> <Delay = 0.00>
ST_31 : [1/1] (0.79ns)   --->   Input mux for Operation 734 '%mul_3_4 = fmul i32 %input_load_25, i32 %bitcast_ln18_18'
ST_31 : Operation 734 [3/3] (5.28ns)   --->   "%mul_3_4 = fmul i32 %input_load_25, i32 %bitcast_ln18_18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 734 'fmul' 'mul_3_4' <Predicate = true> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 735 [1/1] (7.30ns)   --->   "%gmem_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_21" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 735 'read' 'gmem_addr_21_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 736 [1/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 736 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 737 [2/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 737 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 738 [3/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 738 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 739 [4/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 739 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 740 [3/4] (5.71ns)   --->   "%sum_5_0_4 = fadd i32 %sum_5_0_3, i32 %mul_0_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 740 'fadd' 'sum_5_0_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 741 [1/3] (6.08ns)   --->   "%mul_3_3 = fmul i32 %input_load_24, i32 %bitcast_ln18_17" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 741 'fmul' 'mul_3_3' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 742 [2/3] (6.08ns)   --->   "%mul_3_4 = fmul i32 %input_load_25, i32 %bitcast_ln18_18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 742 'fmul' 'mul_3_4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 743 [1/1] (0.00ns)   --->   "%bitcast_ln18_19 = bitcast i32 %gmem_addr_21_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 743 'bitcast' 'bitcast_ln18_19' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (0.79ns)   --->   Input mux for Operation 744 '%mul_4 = fmul i32 %input_load_26, i32 %bitcast_ln18_19'
ST_32 : Operation 744 [3/3] (5.28ns)   --->   "%mul_4 = fmul i32 %input_load_26, i32 %bitcast_ln18_19" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 744 'fmul' 'mul_4' <Predicate = true> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 745 [1/1] (7.30ns)   --->   "%gmem_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_22" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 745 'read' 'gmem_addr_22_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 746 [1/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 746 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 747 [2/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 747 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 748 [3/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 748 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 749 [2/4] (5.71ns)   --->   "%sum_5_0_4 = fadd i32 %sum_5_0_3, i32 %mul_0_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 749 'fadd' 'sum_5_0_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 750 [1/3] (6.08ns)   --->   "%mul_3_4 = fmul i32 %input_load_25, i32 %bitcast_ln18_18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 750 'fmul' 'mul_3_4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 751 [2/3] (6.08ns)   --->   "%mul_4 = fmul i32 %input_load_26, i32 %bitcast_ln18_19" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 751 'fmul' 'mul_4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 752 [1/1] (0.00ns)   --->   "%bitcast_ln18_20 = bitcast i32 %gmem_addr_22_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 752 'bitcast' 'bitcast_ln18_20' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (0.79ns)   --->   Input mux for Operation 753 '%mul_4_1 = fmul i32 %input_load_27, i32 %bitcast_ln18_20'
ST_33 : Operation 753 [3/3] (5.28ns)   --->   "%mul_4_1 = fmul i32 %input_load_27, i32 %bitcast_ln18_20" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 753 'fmul' 'mul_4_1' <Predicate = true> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 754 [1/1] (7.30ns)   --->   "%gmem_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_23" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 754 'read' 'gmem_addr_23_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 755 [1/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 755 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 756 [2/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 756 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 757 [1/4] (5.71ns)   --->   "%sum_5_0_4 = fadd i32 %sum_5_0_3, i32 %mul_0_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 757 'fadd' 'sum_5_0_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 758 [1/3] (6.08ns)   --->   "%mul_4 = fmul i32 %input_load_26, i32 %bitcast_ln18_19" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 758 'fmul' 'mul_4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 759 [2/3] (6.08ns)   --->   "%mul_4_1 = fmul i32 %input_load_27, i32 %bitcast_ln18_20" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 759 'fmul' 'mul_4_1' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 760 [1/1] (0.00ns)   --->   "%bitcast_ln18_21 = bitcast i32 %gmem_addr_23_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 760 'bitcast' 'bitcast_ln18_21' <Predicate = true> <Delay = 0.00>
ST_34 : [1/1] (0.79ns)   --->   Input mux for Operation 761 '%mul_4_2 = fmul i32 %input_load_28, i32 %bitcast_ln18_21'
ST_34 : Operation 761 [3/3] (5.28ns)   --->   "%mul_4_2 = fmul i32 %input_load_28, i32 %bitcast_ln18_21" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 761 'fmul' 'mul_4_2' <Predicate = true> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 762 [1/1] (7.30ns)   --->   "%gmem_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_24" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 762 'read' 'gmem_addr_24_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 763 [1/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 763 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : [1/1] (0.79ns)   --->   Input mux for Operation 764 '%sum_5_1 = fadd i32 %sum_5_0_4, i32 %mul_1'
ST_35 : Operation 764 [4/4] (4.91ns)   --->   "%sum_5_1 = fadd i32 %sum_5_0_4, i32 %mul_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 764 'fadd' 'sum_5_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 765 [1/3] (6.08ns)   --->   "%mul_4_1 = fmul i32 %input_load_27, i32 %bitcast_ln18_20" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 765 'fmul' 'mul_4_1' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 766 [2/3] (6.08ns)   --->   "%mul_4_2 = fmul i32 %input_load_28, i32 %bitcast_ln18_21" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 766 'fmul' 'mul_4_2' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 767 [1/1] (0.00ns)   --->   "%bitcast_ln18_22 = bitcast i32 %gmem_addr_24_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 767 'bitcast' 'bitcast_ln18_22' <Predicate = true> <Delay = 0.00>
ST_35 : [1/1] (0.79ns)   --->   Input mux for Operation 768 '%mul_4_3 = fmul i32 %input_load_29, i32 %bitcast_ln18_22'
ST_35 : Operation 768 [3/3] (5.28ns)   --->   "%mul_4_3 = fmul i32 %input_load_29, i32 %bitcast_ln18_22" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 768 'fmul' 'mul_4_3' <Predicate = true> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 769 [1/1] (7.30ns)   --->   "%gmem_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_25" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 769 'read' 'gmem_addr_25_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 6.08>
ST_36 : Operation 770 [3/4] (5.71ns)   --->   "%sum_5_1 = fadd i32 %sum_5_0_4, i32 %mul_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 770 'fadd' 'sum_5_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 771 [1/3] (6.08ns)   --->   "%mul_4_2 = fmul i32 %input_load_28, i32 %bitcast_ln18_21" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 771 'fmul' 'mul_4_2' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 772 [2/3] (6.08ns)   --->   "%mul_4_3 = fmul i32 %input_load_29, i32 %bitcast_ln18_22" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 772 'fmul' 'mul_4_3' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 773 [1/1] (0.00ns)   --->   "%bitcast_ln18_23 = bitcast i32 %gmem_addr_25_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 773 'bitcast' 'bitcast_ln18_23' <Predicate = true> <Delay = 0.00>
ST_36 : [1/1] (0.79ns)   --->   Input mux for Operation 774 '%mul_4_4 = fmul i32 %input_load_30, i32 %bitcast_ln18_23'
ST_36 : Operation 774 [3/3] (5.28ns)   --->   "%mul_4_4 = fmul i32 %input_load_30, i32 %bitcast_ln18_23" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 774 'fmul' 'mul_4_4' <Predicate = true> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.08>
ST_37 : Operation 775 [2/4] (5.71ns)   --->   "%sum_5_1 = fadd i32 %sum_5_0_4, i32 %mul_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 775 'fadd' 'sum_5_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 776 [1/3] (6.08ns)   --->   "%mul_4_3 = fmul i32 %input_load_29, i32 %bitcast_ln18_22" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 776 'fmul' 'mul_4_3' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 777 [2/3] (6.08ns)   --->   "%mul_4_4 = fmul i32 %input_load_30, i32 %bitcast_ln18_23" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 777 'fmul' 'mul_4_4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.08>
ST_38 : Operation 778 [1/4] (5.71ns)   --->   "%sum_5_1 = fadd i32 %sum_5_0_4, i32 %mul_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 778 'fadd' 'sum_5_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 779 [1/3] (6.08ns)   --->   "%mul_4_4 = fmul i32 %input_load_30, i32 %bitcast_ln18_23" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 779 'fmul' 'mul_4_4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.71>
ST_39 : [1/1] (0.79ns)   --->   Input mux for Operation 780 '%sum_5_1_1 = fadd i32 %sum_5_1, i32 %mul_1_1'
ST_39 : Operation 780 [4/4] (4.91ns)   --->   "%sum_5_1_1 = fadd i32 %sum_5_1, i32 %mul_1_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 780 'fadd' 'sum_5_1_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.71>
ST_40 : Operation 781 [3/4] (5.71ns)   --->   "%sum_5_1_1 = fadd i32 %sum_5_1, i32 %mul_1_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 781 'fadd' 'sum_5_1_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.71>
ST_41 : Operation 782 [2/4] (5.71ns)   --->   "%sum_5_1_1 = fadd i32 %sum_5_1, i32 %mul_1_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 782 'fadd' 'sum_5_1_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.71>
ST_42 : Operation 783 [1/4] (5.71ns)   --->   "%sum_5_1_1 = fadd i32 %sum_5_1, i32 %mul_1_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 783 'fadd' 'sum_5_1_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.71>
ST_43 : [1/1] (0.79ns)   --->   Input mux for Operation 784 '%sum_5_1_2 = fadd i32 %sum_5_1_1, i32 %mul_1_2'
ST_43 : Operation 784 [4/4] (4.91ns)   --->   "%sum_5_1_2 = fadd i32 %sum_5_1_1, i32 %mul_1_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 784 'fadd' 'sum_5_1_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.71>
ST_44 : Operation 785 [3/4] (5.71ns)   --->   "%sum_5_1_2 = fadd i32 %sum_5_1_1, i32 %mul_1_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 785 'fadd' 'sum_5_1_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.71>
ST_45 : Operation 786 [2/4] (5.71ns)   --->   "%sum_5_1_2 = fadd i32 %sum_5_1_1, i32 %mul_1_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 786 'fadd' 'sum_5_1_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.71>
ST_46 : Operation 787 [1/4] (5.71ns)   --->   "%sum_5_1_2 = fadd i32 %sum_5_1_1, i32 %mul_1_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 787 'fadd' 'sum_5_1_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.71>
ST_47 : [1/1] (0.79ns)   --->   Input mux for Operation 788 '%sum_5_1_3 = fadd i32 %sum_5_1_2, i32 %mul_1_3'
ST_47 : Operation 788 [4/4] (4.91ns)   --->   "%sum_5_1_3 = fadd i32 %sum_5_1_2, i32 %mul_1_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 788 'fadd' 'sum_5_1_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.71>
ST_48 : Operation 789 [3/4] (5.71ns)   --->   "%sum_5_1_3 = fadd i32 %sum_5_1_2, i32 %mul_1_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 789 'fadd' 'sum_5_1_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.71>
ST_49 : Operation 790 [2/4] (5.71ns)   --->   "%sum_5_1_3 = fadd i32 %sum_5_1_2, i32 %mul_1_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 790 'fadd' 'sum_5_1_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.71>
ST_50 : Operation 791 [1/4] (5.71ns)   --->   "%sum_5_1_3 = fadd i32 %sum_5_1_2, i32 %mul_1_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 791 'fadd' 'sum_5_1_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.71>
ST_51 : [1/1] (0.79ns)   --->   Input mux for Operation 792 '%sum_5_1_4 = fadd i32 %sum_5_1_3, i32 %mul_1_4'
ST_51 : Operation 792 [4/4] (4.91ns)   --->   "%sum_5_1_4 = fadd i32 %sum_5_1_3, i32 %mul_1_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 792 'fadd' 'sum_5_1_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.71>
ST_52 : Operation 793 [3/4] (5.71ns)   --->   "%sum_5_1_4 = fadd i32 %sum_5_1_3, i32 %mul_1_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 793 'fadd' 'sum_5_1_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.71>
ST_53 : Operation 794 [2/4] (5.71ns)   --->   "%sum_5_1_4 = fadd i32 %sum_5_1_3, i32 %mul_1_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 794 'fadd' 'sum_5_1_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.71>
ST_54 : Operation 795 [1/4] (5.71ns)   --->   "%sum_5_1_4 = fadd i32 %sum_5_1_3, i32 %mul_1_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 795 'fadd' 'sum_5_1_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.71>
ST_55 : [1/1] (0.79ns)   --->   Input mux for Operation 796 '%sum_5_2 = fadd i32 %sum_5_1_4, i32 %mul_2'
ST_55 : Operation 796 [4/4] (4.91ns)   --->   "%sum_5_2 = fadd i32 %sum_5_1_4, i32 %mul_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 796 'fadd' 'sum_5_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.71>
ST_56 : Operation 797 [3/4] (5.71ns)   --->   "%sum_5_2 = fadd i32 %sum_5_1_4, i32 %mul_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 797 'fadd' 'sum_5_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.71>
ST_57 : Operation 798 [2/4] (5.71ns)   --->   "%sum_5_2 = fadd i32 %sum_5_1_4, i32 %mul_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 798 'fadd' 'sum_5_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.71>
ST_58 : Operation 799 [1/4] (5.71ns)   --->   "%sum_5_2 = fadd i32 %sum_5_1_4, i32 %mul_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 799 'fadd' 'sum_5_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.71>
ST_59 : [1/1] (0.79ns)   --->   Input mux for Operation 800 '%sum_5_2_1 = fadd i32 %sum_5_2, i32 %mul_2_1'
ST_59 : Operation 800 [4/4] (4.91ns)   --->   "%sum_5_2_1 = fadd i32 %sum_5_2, i32 %mul_2_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 800 'fadd' 'sum_5_2_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.71>
ST_60 : Operation 801 [3/4] (5.71ns)   --->   "%sum_5_2_1 = fadd i32 %sum_5_2, i32 %mul_2_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 801 'fadd' 'sum_5_2_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.71>
ST_61 : Operation 802 [2/4] (5.71ns)   --->   "%sum_5_2_1 = fadd i32 %sum_5_2, i32 %mul_2_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 802 'fadd' 'sum_5_2_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.71>
ST_62 : Operation 803 [1/4] (5.71ns)   --->   "%sum_5_2_1 = fadd i32 %sum_5_2, i32 %mul_2_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 803 'fadd' 'sum_5_2_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.71>
ST_63 : [1/1] (0.79ns)   --->   Input mux for Operation 804 '%sum_5_2_2 = fadd i32 %sum_5_2_1, i32 %mul_2_2'
ST_63 : Operation 804 [4/4] (4.91ns)   --->   "%sum_5_2_2 = fadd i32 %sum_5_2_1, i32 %mul_2_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 804 'fadd' 'sum_5_2_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.71>
ST_64 : Operation 805 [3/4] (5.71ns)   --->   "%sum_5_2_2 = fadd i32 %sum_5_2_1, i32 %mul_2_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 805 'fadd' 'sum_5_2_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.71>
ST_65 : Operation 806 [2/4] (5.71ns)   --->   "%sum_5_2_2 = fadd i32 %sum_5_2_1, i32 %mul_2_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 806 'fadd' 'sum_5_2_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.71>
ST_66 : Operation 807 [1/4] (5.71ns)   --->   "%sum_5_2_2 = fadd i32 %sum_5_2_1, i32 %mul_2_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 807 'fadd' 'sum_5_2_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 0.00>

State 68 <SV = 67> <Delay = 5.71>
ST_68 : [1/1] (0.79ns)   --->   Input mux for Operation 808 '%sum_5_2_3 = fadd i32 %sum_5_2_2, i32 %mul_2_3'
ST_68 : Operation 808 [4/4] (4.91ns)   --->   "%sum_5_2_3 = fadd i32 %sum_5_2_2, i32 %mul_2_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 808 'fadd' 'sum_5_2_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.71>
ST_69 : Operation 809 [3/4] (5.71ns)   --->   "%sum_5_2_3 = fadd i32 %sum_5_2_2, i32 %mul_2_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 809 'fadd' 'sum_5_2_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.71>
ST_70 : Operation 810 [2/4] (5.71ns)   --->   "%sum_5_2_3 = fadd i32 %sum_5_2_2, i32 %mul_2_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 810 'fadd' 'sum_5_2_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.71>
ST_71 : Operation 811 [1/4] (5.71ns)   --->   "%sum_5_2_3 = fadd i32 %sum_5_2_2, i32 %mul_2_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 811 'fadd' 'sum_5_2_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.71>
ST_72 : [1/1] (0.79ns)   --->   Input mux for Operation 812 '%sum_5_2_4 = fadd i32 %sum_5_2_3, i32 %mul_2_4'
ST_72 : Operation 812 [4/4] (4.91ns)   --->   "%sum_5_2_4 = fadd i32 %sum_5_2_3, i32 %mul_2_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 812 'fadd' 'sum_5_2_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.71>
ST_73 : Operation 813 [3/4] (5.71ns)   --->   "%sum_5_2_4 = fadd i32 %sum_5_2_3, i32 %mul_2_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 813 'fadd' 'sum_5_2_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.71>
ST_74 : Operation 814 [2/4] (5.71ns)   --->   "%sum_5_2_4 = fadd i32 %sum_5_2_3, i32 %mul_2_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 814 'fadd' 'sum_5_2_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.71>
ST_75 : Operation 815 [1/4] (5.71ns)   --->   "%sum_5_2_4 = fadd i32 %sum_5_2_3, i32 %mul_2_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 815 'fadd' 'sum_5_2_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.71>
ST_76 : [1/1] (0.79ns)   --->   Input mux for Operation 816 '%sum_5_3 = fadd i32 %sum_5_2_4, i32 %mul_3'
ST_76 : Operation 816 [4/4] (4.91ns)   --->   "%sum_5_3 = fadd i32 %sum_5_2_4, i32 %mul_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 816 'fadd' 'sum_5_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.71>
ST_77 : Operation 817 [3/4] (5.71ns)   --->   "%sum_5_3 = fadd i32 %sum_5_2_4, i32 %mul_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 817 'fadd' 'sum_5_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.71>
ST_78 : Operation 818 [2/4] (5.71ns)   --->   "%sum_5_3 = fadd i32 %sum_5_2_4, i32 %mul_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 818 'fadd' 'sum_5_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.71>
ST_79 : Operation 819 [1/4] (5.71ns)   --->   "%sum_5_3 = fadd i32 %sum_5_2_4, i32 %mul_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 819 'fadd' 'sum_5_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.71>
ST_80 : [1/1] (0.79ns)   --->   Input mux for Operation 820 '%sum_5_3_1 = fadd i32 %sum_5_3, i32 %mul_3_1'
ST_80 : Operation 820 [4/4] (4.91ns)   --->   "%sum_5_3_1 = fadd i32 %sum_5_3, i32 %mul_3_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 820 'fadd' 'sum_5_3_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.71>
ST_81 : Operation 821 [3/4] (5.71ns)   --->   "%sum_5_3_1 = fadd i32 %sum_5_3, i32 %mul_3_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 821 'fadd' 'sum_5_3_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.71>
ST_82 : Operation 822 [2/4] (5.71ns)   --->   "%sum_5_3_1 = fadd i32 %sum_5_3, i32 %mul_3_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 822 'fadd' 'sum_5_3_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.71>
ST_83 : Operation 823 [1/4] (5.71ns)   --->   "%sum_5_3_1 = fadd i32 %sum_5_3, i32 %mul_3_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 823 'fadd' 'sum_5_3_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.71>
ST_84 : [1/1] (0.79ns)   --->   Input mux for Operation 824 '%sum_5_3_2 = fadd i32 %sum_5_3_1, i32 %mul_3_2'
ST_84 : Operation 824 [4/4] (4.91ns)   --->   "%sum_5_3_2 = fadd i32 %sum_5_3_1, i32 %mul_3_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 824 'fadd' 'sum_5_3_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.71>
ST_85 : Operation 825 [3/4] (5.71ns)   --->   "%sum_5_3_2 = fadd i32 %sum_5_3_1, i32 %mul_3_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 825 'fadd' 'sum_5_3_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.71>
ST_86 : Operation 826 [2/4] (5.71ns)   --->   "%sum_5_3_2 = fadd i32 %sum_5_3_1, i32 %mul_3_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 826 'fadd' 'sum_5_3_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.71>
ST_87 : Operation 827 [1/4] (5.71ns)   --->   "%sum_5_3_2 = fadd i32 %sum_5_3_1, i32 %mul_3_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 827 'fadd' 'sum_5_3_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.71>
ST_88 : [1/1] (0.79ns)   --->   Input mux for Operation 828 '%sum_5_3_3 = fadd i32 %sum_5_3_2, i32 %mul_3_3'
ST_88 : Operation 828 [4/4] (4.91ns)   --->   "%sum_5_3_3 = fadd i32 %sum_5_3_2, i32 %mul_3_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 828 'fadd' 'sum_5_3_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.71>
ST_89 : Operation 829 [3/4] (5.71ns)   --->   "%sum_5_3_3 = fadd i32 %sum_5_3_2, i32 %mul_3_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 829 'fadd' 'sum_5_3_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 866 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [lenet_proj/lenet_support_1.cpp:25]   --->   Operation 866 'ret' 'ret_ln25' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 90 <SV = 89> <Delay = 5.71>
ST_90 : Operation 830 [2/4] (5.71ns)   --->   "%sum_5_3_3 = fadd i32 %sum_5_3_2, i32 %mul_3_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 830 'fadd' 'sum_5_3_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.71>
ST_91 : Operation 831 [1/4] (5.71ns)   --->   "%sum_5_3_3 = fadd i32 %sum_5_3_2, i32 %mul_3_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 831 'fadd' 'sum_5_3_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.71>
ST_92 : [1/1] (0.79ns)   --->   Input mux for Operation 832 '%sum_5_3_4 = fadd i32 %sum_5_3_3, i32 %mul_3_4'
ST_92 : Operation 832 [4/4] (4.91ns)   --->   "%sum_5_3_4 = fadd i32 %sum_5_3_3, i32 %mul_3_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 832 'fadd' 'sum_5_3_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.71>
ST_93 : Operation 833 [3/4] (5.71ns)   --->   "%sum_5_3_4 = fadd i32 %sum_5_3_3, i32 %mul_3_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 833 'fadd' 'sum_5_3_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.71>
ST_94 : Operation 834 [2/4] (5.71ns)   --->   "%sum_5_3_4 = fadd i32 %sum_5_3_3, i32 %mul_3_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 834 'fadd' 'sum_5_3_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.71>
ST_95 : Operation 835 [1/4] (5.71ns)   --->   "%sum_5_3_4 = fadd i32 %sum_5_3_3, i32 %mul_3_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 835 'fadd' 'sum_5_3_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.71>
ST_96 : [1/1] (0.79ns)   --->   Input mux for Operation 836 '%sum_5_4 = fadd i32 %sum_5_3_4, i32 %mul_4'
ST_96 : Operation 836 [4/4] (4.91ns)   --->   "%sum_5_4 = fadd i32 %sum_5_3_4, i32 %mul_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 836 'fadd' 'sum_5_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.71>
ST_97 : Operation 837 [3/4] (5.71ns)   --->   "%sum_5_4 = fadd i32 %sum_5_3_4, i32 %mul_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 837 'fadd' 'sum_5_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.71>
ST_98 : Operation 838 [2/4] (5.71ns)   --->   "%sum_5_4 = fadd i32 %sum_5_3_4, i32 %mul_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 838 'fadd' 'sum_5_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.71>
ST_99 : Operation 839 [1/4] (5.71ns)   --->   "%sum_5_4 = fadd i32 %sum_5_3_4, i32 %mul_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 839 'fadd' 'sum_5_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.71>
ST_100 : [1/1] (0.79ns)   --->   Input mux for Operation 840 '%sum_5_4_1 = fadd i32 %sum_5_4, i32 %mul_4_1'
ST_100 : Operation 840 [4/4] (4.91ns)   --->   "%sum_5_4_1 = fadd i32 %sum_5_4, i32 %mul_4_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 840 'fadd' 'sum_5_4_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.71>
ST_101 : Operation 841 [3/4] (5.71ns)   --->   "%sum_5_4_1 = fadd i32 %sum_5_4, i32 %mul_4_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 841 'fadd' 'sum_5_4_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.71>
ST_102 : Operation 842 [2/4] (5.71ns)   --->   "%sum_5_4_1 = fadd i32 %sum_5_4, i32 %mul_4_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 842 'fadd' 'sum_5_4_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.71>
ST_103 : Operation 843 [1/4] (5.71ns)   --->   "%sum_5_4_1 = fadd i32 %sum_5_4, i32 %mul_4_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 843 'fadd' 'sum_5_4_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.71>
ST_104 : [1/1] (0.79ns)   --->   Input mux for Operation 844 '%sum_5_4_2 = fadd i32 %sum_5_4_1, i32 %mul_4_2'
ST_104 : Operation 844 [4/4] (4.91ns)   --->   "%sum_5_4_2 = fadd i32 %sum_5_4_1, i32 %mul_4_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 844 'fadd' 'sum_5_4_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.71>
ST_105 : Operation 845 [3/4] (5.71ns)   --->   "%sum_5_4_2 = fadd i32 %sum_5_4_1, i32 %mul_4_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 845 'fadd' 'sum_5_4_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.71>
ST_106 : Operation 846 [2/4] (5.71ns)   --->   "%sum_5_4_2 = fadd i32 %sum_5_4_1, i32 %mul_4_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 846 'fadd' 'sum_5_4_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.71>
ST_107 : Operation 847 [1/4] (5.71ns)   --->   "%sum_5_4_2 = fadd i32 %sum_5_4_1, i32 %mul_4_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 847 'fadd' 'sum_5_4_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.71>
ST_108 : [1/1] (0.79ns)   --->   Input mux for Operation 848 '%sum_5_4_3 = fadd i32 %sum_5_4_2, i32 %mul_4_3'
ST_108 : Operation 848 [4/4] (4.91ns)   --->   "%sum_5_4_3 = fadd i32 %sum_5_4_2, i32 %mul_4_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 848 'fadd' 'sum_5_4_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.71>
ST_109 : Operation 849 [3/4] (5.71ns)   --->   "%sum_5_4_3 = fadd i32 %sum_5_4_2, i32 %mul_4_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 849 'fadd' 'sum_5_4_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.71>
ST_110 : Operation 850 [2/4] (5.71ns)   --->   "%sum_5_4_3 = fadd i32 %sum_5_4_2, i32 %mul_4_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 850 'fadd' 'sum_5_4_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.71>
ST_111 : Operation 851 [1/4] (5.71ns)   --->   "%sum_5_4_3 = fadd i32 %sum_5_4_2, i32 %mul_4_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 851 'fadd' 'sum_5_4_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.71>
ST_112 : [1/1] (0.79ns)   --->   Input mux for Operation 852 '%sum_5_4_4 = fadd i32 %sum_5_4_3, i32 %mul_4_4'
ST_112 : Operation 852 [4/4] (4.91ns)   --->   "%sum_5_4_4 = fadd i32 %sum_5_4_3, i32 %mul_4_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 852 'fadd' 'sum_5_4_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.71>
ST_113 : Operation 853 [3/4] (5.71ns)   --->   "%sum_5_4_4 = fadd i32 %sum_5_4_3, i32 %mul_4_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 853 'fadd' 'sum_5_4_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.71>
ST_114 : Operation 854 [2/4] (5.71ns)   --->   "%sum_5_4_4 = fadd i32 %sum_5_4_3, i32 %mul_4_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 854 'fadd' 'sum_5_4_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 6.81>
ST_115 : Operation 855 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_str"   --->   Operation 855 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 856 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1600, i64 1600, i64 1600"   --->   Operation 856 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 857 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 857 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 858 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_2_VITIS_LOOP_14_3_str"   --->   Operation 858 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 859 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 859 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 860 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 860 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 861 [1/4] (5.71ns)   --->   "%sum_5_4_4 = fadd i32 %sum_5_4_3, i32 %mul_4_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 861 'fadd' 'sum_5_4_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i11 %add_ln21" [lenet_proj/lenet_support_1.cpp:21]   --->   Operation 862 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 863 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln21_1" [lenet_proj/lenet_support_1.cpp:21]   --->   Operation 863 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 864 [1/1] (1.09ns)   --->   "%store_ln21 = store i32 %sum_5_4_4, i11 %output_addr" [lenet_proj/lenet_support_1.cpp:21]   --->   Operation 864 'store' 'store_ln21' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_115 : Operation 865 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_16_4" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 865 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.541ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [8]  (0.000 ns)
	'load' operation ('indvar_flatten_load', lenet_proj/lenet_support_1.cpp:13) on local variable 'indvar_flatten' [38]  (0.000 ns)
	'icmp' operation ('icmp_ln13', lenet_proj/lenet_support_1.cpp:13) [41]  (0.702 ns)
	'select' operation ('select_ln12', lenet_proj/lenet_support_1.cpp:12) [42]  (0.187 ns)
	'add' operation ('add_ln13', lenet_proj/lenet_support_1.cpp:13) [74]  (0.723 ns)
	'select' operation ('select_ln13_2', lenet_proj/lenet_support_1.cpp:13) [81]  (0.194 ns)
	'sub' operation ('empty_42', lenet_proj/lenet_support_1.cpp:13) [92]  (0.000 ns)
	'add' operation ('add_ln18', lenet_proj/lenet_support_1.cpp:18) [93]  (0.917 ns)
	'add' operation ('add_ln18_1', lenet_proj/lenet_support_1.cpp:18) [99]  (0.719 ns)
	'getelementptr' operation ('input_addr_7', lenet_proj/lenet_support_1.cpp:18) [101]  (0.000 ns)
	'load' operation ('input_load_7', lenet_proj/lenet_support_1.cpp:18) on array 'input_r' [102]  (1.099 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [56]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [56]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [56]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [56]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [56]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [56]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [56]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [56]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [57]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [65]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [107]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [119]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [131]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [143]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [161]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [173]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [185]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [197]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [209]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [226]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [238]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [250]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [262]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [274]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [291]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_17_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [303]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_18_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [315]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_19_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [327]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_20_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [339]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_21_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [356]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_22_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [368]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_23_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [380]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_24_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [392]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_25_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [404]  (7.300 ns)

 <State 36>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul_4_2', lenet_proj/lenet_support_1.cpp:18) [382]  (6.087 ns)

 <State 37>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul_4_3', lenet_proj/lenet_support_1.cpp:18) [394]  (6.087 ns)

 <State 38>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul_4_4', lenet_proj/lenet_support_1.cpp:18) [406]  (6.087 ns)

 <State 39>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_1_1', lenet_proj/lenet_support_1.cpp:18) [176]  (4.915 ns)

 <State 40>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1', lenet_proj/lenet_support_1.cpp:18) [176]  (5.714 ns)

 <State 41>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1', lenet_proj/lenet_support_1.cpp:18) [176]  (5.714 ns)

 <State 42>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1', lenet_proj/lenet_support_1.cpp:18) [176]  (5.714 ns)

 <State 43>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_1_2', lenet_proj/lenet_support_1.cpp:18) [188]  (4.915 ns)

 <State 44>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2', lenet_proj/lenet_support_1.cpp:18) [188]  (5.714 ns)

 <State 45>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2', lenet_proj/lenet_support_1.cpp:18) [188]  (5.714 ns)

 <State 46>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2', lenet_proj/lenet_support_1.cpp:18) [188]  (5.714 ns)

 <State 47>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_1_3', lenet_proj/lenet_support_1.cpp:18) [200]  (4.915 ns)

 <State 48>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_3', lenet_proj/lenet_support_1.cpp:18) [200]  (5.714 ns)

 <State 49>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_3', lenet_proj/lenet_support_1.cpp:18) [200]  (5.714 ns)

 <State 50>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_3', lenet_proj/lenet_support_1.cpp:18) [200]  (5.714 ns)

 <State 51>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_1_4', lenet_proj/lenet_support_1.cpp:18) [212]  (4.915 ns)

 <State 52>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_4', lenet_proj/lenet_support_1.cpp:18) [212]  (5.714 ns)

 <State 53>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_4', lenet_proj/lenet_support_1.cpp:18) [212]  (5.714 ns)

 <State 54>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_4', lenet_proj/lenet_support_1.cpp:18) [212]  (5.714 ns)

 <State 55>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_2', lenet_proj/lenet_support_1.cpp:18) [229]  (4.915 ns)

 <State 56>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', lenet_proj/lenet_support_1.cpp:18) [229]  (5.714 ns)

 <State 57>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', lenet_proj/lenet_support_1.cpp:18) [229]  (5.714 ns)

 <State 58>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', lenet_proj/lenet_support_1.cpp:18) [229]  (5.714 ns)

 <State 59>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_2_1', lenet_proj/lenet_support_1.cpp:18) [241]  (4.915 ns)

 <State 60>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1', lenet_proj/lenet_support_1.cpp:18) [241]  (5.714 ns)

 <State 61>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1', lenet_proj/lenet_support_1.cpp:18) [241]  (5.714 ns)

 <State 62>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1', lenet_proj/lenet_support_1.cpp:18) [241]  (5.714 ns)

 <State 63>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_2_2', lenet_proj/lenet_support_1.cpp:18) [253]  (4.915 ns)

 <State 64>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2', lenet_proj/lenet_support_1.cpp:18) [253]  (5.714 ns)

 <State 65>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2', lenet_proj/lenet_support_1.cpp:18) [253]  (5.714 ns)

 <State 66>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2', lenet_proj/lenet_support_1.cpp:18) [253]  (5.714 ns)

 <State 67>: 0.000ns
The critical path consists of the following:

 <State 68>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_2_3', lenet_proj/lenet_support_1.cpp:18) [265]  (4.915 ns)

 <State 69>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_3', lenet_proj/lenet_support_1.cpp:18) [265]  (5.714 ns)

 <State 70>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_3', lenet_proj/lenet_support_1.cpp:18) [265]  (5.714 ns)

 <State 71>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_3', lenet_proj/lenet_support_1.cpp:18) [265]  (5.714 ns)

 <State 72>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_2_4', lenet_proj/lenet_support_1.cpp:18) [277]  (4.915 ns)

 <State 73>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_4', lenet_proj/lenet_support_1.cpp:18) [277]  (5.714 ns)

 <State 74>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_4', lenet_proj/lenet_support_1.cpp:18) [277]  (5.714 ns)

 <State 75>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_4', lenet_proj/lenet_support_1.cpp:18) [277]  (5.714 ns)

 <State 76>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_3', lenet_proj/lenet_support_1.cpp:18) [294]  (4.915 ns)

 <State 77>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', lenet_proj/lenet_support_1.cpp:18) [294]  (5.714 ns)

 <State 78>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', lenet_proj/lenet_support_1.cpp:18) [294]  (5.714 ns)

 <State 79>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', lenet_proj/lenet_support_1.cpp:18) [294]  (5.714 ns)

 <State 80>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_3_1', lenet_proj/lenet_support_1.cpp:18) [306]  (4.915 ns)

 <State 81>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1', lenet_proj/lenet_support_1.cpp:18) [306]  (5.714 ns)

 <State 82>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1', lenet_proj/lenet_support_1.cpp:18) [306]  (5.714 ns)

 <State 83>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1', lenet_proj/lenet_support_1.cpp:18) [306]  (5.714 ns)

 <State 84>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_3_2', lenet_proj/lenet_support_1.cpp:18) [318]  (4.915 ns)

 <State 85>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2', lenet_proj/lenet_support_1.cpp:18) [318]  (5.714 ns)

 <State 86>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2', lenet_proj/lenet_support_1.cpp:18) [318]  (5.714 ns)

 <State 87>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2', lenet_proj/lenet_support_1.cpp:18) [318]  (5.714 ns)

 <State 88>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_3_3', lenet_proj/lenet_support_1.cpp:18) [330]  (4.915 ns)

 <State 89>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_3', lenet_proj/lenet_support_1.cpp:18) [330]  (5.714 ns)

 <State 90>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_3', lenet_proj/lenet_support_1.cpp:18) [330]  (5.714 ns)

 <State 91>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_3', lenet_proj/lenet_support_1.cpp:18) [330]  (5.714 ns)

 <State 92>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_3_4', lenet_proj/lenet_support_1.cpp:18) [342]  (4.915 ns)

 <State 93>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_4', lenet_proj/lenet_support_1.cpp:18) [342]  (5.714 ns)

 <State 94>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_4', lenet_proj/lenet_support_1.cpp:18) [342]  (5.714 ns)

 <State 95>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_4', lenet_proj/lenet_support_1.cpp:18) [342]  (5.714 ns)

 <State 96>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_4', lenet_proj/lenet_support_1.cpp:18) [359]  (4.915 ns)

 <State 97>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4', lenet_proj/lenet_support_1.cpp:18) [359]  (5.714 ns)

 <State 98>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4', lenet_proj/lenet_support_1.cpp:18) [359]  (5.714 ns)

 <State 99>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4', lenet_proj/lenet_support_1.cpp:18) [359]  (5.714 ns)

 <State 100>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_4_1', lenet_proj/lenet_support_1.cpp:18) [371]  (4.915 ns)

 <State 101>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4_1', lenet_proj/lenet_support_1.cpp:18) [371]  (5.714 ns)

 <State 102>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4_1', lenet_proj/lenet_support_1.cpp:18) [371]  (5.714 ns)

 <State 103>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4_1', lenet_proj/lenet_support_1.cpp:18) [371]  (5.714 ns)

 <State 104>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_4_2', lenet_proj/lenet_support_1.cpp:18) [383]  (4.915 ns)

 <State 105>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4_2', lenet_proj/lenet_support_1.cpp:18) [383]  (5.714 ns)

 <State 106>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4_2', lenet_proj/lenet_support_1.cpp:18) [383]  (5.714 ns)

 <State 107>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4_2', lenet_proj/lenet_support_1.cpp:18) [383]  (5.714 ns)

 <State 108>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_4_3', lenet_proj/lenet_support_1.cpp:18) [395]  (4.915 ns)

 <State 109>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4_3', lenet_proj/lenet_support_1.cpp:18) [395]  (5.714 ns)

 <State 110>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4_3', lenet_proj/lenet_support_1.cpp:18) [395]  (5.714 ns)

 <State 111>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4_3', lenet_proj/lenet_support_1.cpp:18) [395]  (5.714 ns)

 <State 112>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_5_4_4', lenet_proj/lenet_support_1.cpp:18) [407]  (4.915 ns)

 <State 113>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4_4', lenet_proj/lenet_support_1.cpp:18) [407]  (5.714 ns)

 <State 114>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4_4', lenet_proj/lenet_support_1.cpp:18) [407]  (5.714 ns)

 <State 115>: 6.813ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4_4', lenet_proj/lenet_support_1.cpp:18) [407]  (5.714 ns)
	'store' operation ('store_ln21', lenet_proj/lenet_support_1.cpp:21) of variable 'sum_5_4_4', lenet_proj/lenet_support_1.cpp:18 on array 'output_r' [414]  (1.099 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
