#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Jul 16 14:07:08 2019
# Process ID: 816
# Current directory: C:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_ps7_0_100M_0' generated file not found 'c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 391.887 ; gain = 121.133
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_FirAxi_0_1/design_1_FirAxi_0_1.dcp' for cell 'design_1_i/FirAxi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 455 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/U0/ila_lib/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 252 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 252 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 780.816 ; gain = 388.930
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.548 . Memory (MB): peak = 782.141 ; gain = 1.324
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "3eca30cfb5205571".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1358.477 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 14c1c2a71

Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1358.730 ; gain = 21.371

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 20255e02a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1358.730 ; gain = 21.371
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 71 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 2101f2797

Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1358.730 ; gain = 21.371
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 40 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 21383c861

Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1358.730 ; gain = 21.371
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 375 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 21383c861

Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1358.730 ; gain = 21.371
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 21383c861

Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1358.730 ; gain = 21.371
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1358.730 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 21383c861

Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1358.730 ; gain = 21.371

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1639bd612

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1512.277 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1639bd612

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1512.277 ; gain = 153.547
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1512.277 ; gain = 731.461
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1512.277 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1512.277 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1137e40df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1512.277 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6b215f5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c465d85a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c465d85a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1512.277 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: c465d85a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 13b63080b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13b63080b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e7830f42

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fdbcd60c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15a734ad7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: e585ab78

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f401e456

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1522c8496

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1522c8496

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1512.277 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1522c8496

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 198961eb7

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 198961eb7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1512.277 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.627. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11b0dc383

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1512.277 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 11b0dc383

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11b0dc383

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11b0dc383

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1512.277 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c904f805

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1512.277 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c904f805

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1512.277 ; gain = 0.000
Ending Placer Task | Checksum: acdc1b34

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1512.277 ; gain = 0.000
59 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1512.277 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.666 . Memory (MB): peak = 1512.277 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1512.277 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1512.277 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1512.277 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6ef0ecab ConstDB: 0 ShapeSum: 3deb2e89 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ba3321c7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1543.746 ; gain = 31.469

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ba3321c7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1543.746 ; gain = 31.469

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ba3321c7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1543.746 ; gain = 31.469

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ba3321c7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1543.746 ; gain = 31.469
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 226598b9b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1555.367 ; gain = 43.090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.712  | TNS=0.000  | WHS=-0.192 | THS=-154.611|

Phase 2 Router Initialization | Checksum: 149e9b584

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1555.367 ; gain = 43.090

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1221d1146

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1555.367 ; gain = 43.090

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 697
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.163  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b0530ecf

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1555.367 ; gain = 43.090

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.163  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19f46e0eb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1555.367 ; gain = 43.090
Phase 4 Rip-up And Reroute | Checksum: 19f46e0eb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1555.367 ; gain = 43.090

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19b1c9425

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1555.367 ; gain = 43.090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.177  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19b1c9425

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1555.367 ; gain = 43.090

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19b1c9425

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1555.367 ; gain = 43.090
Phase 5 Delay and Skew Optimization | Checksum: 19b1c9425

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1555.367 ; gain = 43.090

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12b7eddda

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1555.367 ; gain = 43.090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.177  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c59d46f6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1555.367 ; gain = 43.090
Phase 6 Post Hold Fix | Checksum: 1c59d46f6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1555.367 ; gain = 43.090

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.47898 %
  Global Horizontal Routing Utilization  = 1.80443 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 207c07e6f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1555.367 ; gain = 43.090

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 207c07e6f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1555.367 ; gain = 43.090

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22154b626

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1555.367 ; gain = 43.090

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.177  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22154b626

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1555.367 ; gain = 43.090
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1555.367 ; gain = 43.090

Routing Is Done.
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1555.367 ; gain = 43.090
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.864 . Memory (MB): peak = 1555.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jul 16 14:09:17 2019...
