
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a844  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a80  0800a958  0800a958  0001a958  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b3d8  0800b3d8  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800b3d8  0800b3d8  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b3d8  0800b3d8  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b3d8  0800b3d8  0001b3d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b3dc  0800b3dc  0001b3dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800b3e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000085c  200001f8  0800b5d4  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000a54  0800b5d4  00020a54  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021fdb  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000486d  00000000  00000000  000421f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001478  00000000  00000000  00046a68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001278  00000000  00000000  00047ee0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a1c6  00000000  00000000  00049158  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015dde  00000000  00000000  0006331e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007d530  00000000  00000000  000790fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f662c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060e0  00000000  00000000  000f66a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a93c 	.word	0x0800a93c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	0800a93c 	.word	0x0800a93c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <GetPage>:
#include "FLASH_PAGE.h"
#include "string.h"
#include "stdio.h"

static uint32_t GetPage(uint32_t Address)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b085      	sub	sp, #20
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  for (int indx=0; indx<128; indx++)
 8000b70:	2300      	movs	r3, #0
 8000b72:	60fb      	str	r3, [r7, #12]
 8000b74:	e018      	b.n	8000ba8 <GetPage+0x40>
  {
	  if((Address < (0x08000000 + (1024 *(indx+1))) ) && (Address >= (0x08000000 + 1024*indx)))
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	029b      	lsls	r3, r3, #10
 8000b80:	461a      	mov	r2, r3
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d20c      	bcs.n	8000ba2 <GetPage+0x3a>
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000b8e:	029b      	lsls	r3, r3, #10
 8000b90:	461a      	mov	r2, r3
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d304      	bcc.n	8000ba2 <GetPage+0x3a>
	  {
		  return (0x08000000 + 1024*indx);
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000b9e:	029b      	lsls	r3, r3, #10
 8000ba0:	e007      	b.n	8000bb2 <GetPage+0x4a>
  for (int indx=0; indx<128; indx++)
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	3301      	adds	r3, #1
 8000ba6:	60fb      	str	r3, [r7, #12]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	2b7f      	cmp	r3, #127	; 0x7f
 8000bac:	dde3      	ble.n	8000b76 <GetPage+0xe>
	  }
  }

  return -1;
 8000bae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	3714      	adds	r7, #20
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bc80      	pop	{r7}
 8000bba:	4770      	bx	lr

08000bbc <Flash_Write_Data>:

uint32_t Flash_Write_Data (uint32_t StartPageAddress, uint32_t * DATA_32)
{
 8000bbc:	b590      	push	{r4, r7, lr}
 8000bbe:	b089      	sub	sp, #36	; 0x24
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	6039      	str	r1, [r7, #0]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PAGEError;
	int sofar=0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61fb      	str	r3, [r7, #28]

	int numberofwords = (strlen((char *)DATA_32)/4) + ((strlen((char *)DATA_32) % 4) != 0);
 8000bca:	6838      	ldr	r0, [r7, #0]
 8000bcc:	f7ff fac0 	bl	8000150 <strlen>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	089c      	lsrs	r4, r3, #2
 8000bd4:	6838      	ldr	r0, [r7, #0]
 8000bd6:	f7ff fabb 	bl	8000150 <strlen>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	f003 0303 	and.w	r3, r3, #3
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	bf14      	ite	ne
 8000be4:	2301      	movne	r3, #1
 8000be6:	2300      	moveq	r3, #0
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	4423      	add	r3, r4
 8000bec:	61bb      	str	r3, [r7, #24]

	  /* Unlock the Flash to enable the flash control register access *************/
	   HAL_FLASH_Unlock();
 8000bee:	f003 f95f 	bl	8003eb0 <HAL_FLASH_Unlock>

	   /* Erase the user Flash area*/

	  uint32_t StartPage = GetPage(StartPageAddress);
 8000bf2:	6878      	ldr	r0, [r7, #4]
 8000bf4:	f7ff ffb8 	bl	8000b68 <GetPage>
 8000bf8:	6178      	str	r0, [r7, #20]
	  uint32_t EndPageAdress = StartPageAddress + numberofwords*4;
 8000bfa:	69bb      	ldr	r3, [r7, #24]
 8000bfc:	009b      	lsls	r3, r3, #2
 8000bfe:	461a      	mov	r2, r3
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4413      	add	r3, r2
 8000c04:	613b      	str	r3, [r7, #16]
	  uint32_t EndPage = GetPage(EndPageAdress);
 8000c06:	6938      	ldr	r0, [r7, #16]
 8000c08:	f7ff ffae 	bl	8000b68 <GetPage>
 8000c0c:	60f8      	str	r0, [r7, #12]

	   /* Fill EraseInit structure*/
	   EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000c0e:	4b20      	ldr	r3, [pc, #128]	; (8000c90 <Flash_Write_Data+0xd4>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
	   EraseInitStruct.PageAddress = StartPage;
 8000c14:	4a1e      	ldr	r2, [pc, #120]	; (8000c90 <Flash_Write_Data+0xd4>)
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	6093      	str	r3, [r2, #8]
	   EraseInitStruct.NbPages     = ((EndPage - StartPage)/FLASH_PAGE_SIZE) +1;
 8000c1a:	68fa      	ldr	r2, [r7, #12]
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	1ad3      	subs	r3, r2, r3
 8000c20:	0a9b      	lsrs	r3, r3, #10
 8000c22:	3301      	adds	r3, #1
 8000c24:	4a1a      	ldr	r2, [pc, #104]	; (8000c90 <Flash_Write_Data+0xd4>)
 8000c26:	60d3      	str	r3, [r2, #12]

	   if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 8000c28:	f107 0308 	add.w	r3, r7, #8
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4818      	ldr	r0, [pc, #96]	; (8000c90 <Flash_Write_Data+0xd4>)
 8000c30:	f003 fa26 	bl	8004080 <HAL_FLASHEx_Erase>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d01e      	beq.n	8000c78 <Flash_Write_Data+0xbc>
	   {
	     /*Error occurred while page erase.*/
		  return HAL_FLASH_GetError ();
 8000c3a:	f003 f965 	bl	8003f08 <HAL_FLASH_GetError>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	e021      	b.n	8000c86 <Flash_Write_Data+0xca>

	   /* Program the user Flash area word by word*/

	   while (sofar<numberofwords)
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress, DATA_32[sofar]) == HAL_OK)
 8000c42:	69fb      	ldr	r3, [r7, #28]
 8000c44:	009b      	lsls	r3, r3, #2
 8000c46:	683a      	ldr	r2, [r7, #0]
 8000c48:	4413      	add	r3, r2
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f04f 0400 	mov.w	r4, #0
 8000c50:	461a      	mov	r2, r3
 8000c52:	4623      	mov	r3, r4
 8000c54:	6879      	ldr	r1, [r7, #4]
 8000c56:	2002      	movs	r0, #2
 8000c58:	f003 f8ba 	bl	8003dd0 <HAL_FLASH_Program>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d106      	bne.n	8000c70 <Flash_Write_Data+0xb4>
	     {
	    	 StartPageAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	3304      	adds	r3, #4
 8000c66:	607b      	str	r3, [r7, #4]
	    	 sofar++;
 8000c68:	69fb      	ldr	r3, [r7, #28]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	61fb      	str	r3, [r7, #28]
 8000c6e:	e003      	b.n	8000c78 <Flash_Write_Data+0xbc>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 8000c70:	f003 f94a 	bl	8003f08 <HAL_FLASH_GetError>
 8000c74:	4603      	mov	r3, r0
 8000c76:	e006      	b.n	8000c86 <Flash_Write_Data+0xca>
	   while (sofar<numberofwords)
 8000c78:	69fa      	ldr	r2, [r7, #28]
 8000c7a:	69bb      	ldr	r3, [r7, #24]
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	dbe0      	blt.n	8000c42 <Flash_Write_Data+0x86>
	     }
	   }

	   /* Lock the Flash to disable the flash control register access (recommended
	      to protect the FLASH memory against possible unwanted operation) *********/
	   HAL_FLASH_Lock();
 8000c80:	f003 f932 	bl	8003ee8 <HAL_FLASH_Lock>

	   return 0;
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3724      	adds	r7, #36	; 0x24
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd90      	pop	{r4, r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	20000214 	.word	0x20000214

08000c94 <Flash_Read_Data>:


void Flash_Read_Data (uint32_t StartPageAddress, __IO uint32_t * DATA_32)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	6039      	str	r1, [r7, #0]
	while (1)
	{
		*DATA_32 = *(__IO uint32_t *)StartPageAddress;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	601a      	str	r2, [r3, #0]
		if (*DATA_32 == 0xffffffff)
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000cae:	d103      	bne.n	8000cb8 <Flash_Read_Data+0x24>
		{
			*DATA_32 = '\0';
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
			break;
 8000cb6:	e006      	b.n	8000cc6 <Flash_Read_Data+0x32>
		}
		StartPageAddress += 4;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	3304      	adds	r3, #4
 8000cbc:	607b      	str	r3, [r7, #4]
		DATA_32++;
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	3304      	adds	r3, #4
 8000cc2:	603b      	str	r3, [r7, #0]
		*DATA_32 = *(__IO uint32_t *)StartPageAddress;
 8000cc4:	e7eb      	b.n	8000c9e <Flash_Read_Data+0xa>
	}
}
 8000cc6:	bf00      	nop
 8000cc8:	370c      	adds	r7, #12
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bc80      	pop	{r7}
 8000cce:	4770      	bx	lr

08000cd0 <Convert_To_Str>:

void Convert_To_Str (uint32_t *data, char *str)
{
 8000cd0:	b590      	push	{r4, r7, lr}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	6039      	str	r1, [r7, #0]
	int numberofbytes = ((strlen((char *)data)/4) + ((strlen((char *)data) % 4) != 0)) *4;
 8000cda:	6878      	ldr	r0, [r7, #4]
 8000cdc:	f7ff fa38 	bl	8000150 <strlen>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	089c      	lsrs	r4, r3, #2
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f7ff fa33 	bl	8000150 <strlen>
 8000cea:	4603      	mov	r3, r0
 8000cec:	f003 0303 	and.w	r3, r3, #3
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	bf14      	ite	ne
 8000cf4:	2301      	movne	r3, #1
 8000cf6:	2300      	moveq	r3, #0
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	4423      	add	r3, r4
 8000cfc:	009b      	lsls	r3, r3, #2
 8000cfe:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numberofbytes; i++)
 8000d00:	2300      	movs	r3, #0
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	e01b      	b.n	8000d3e <Convert_To_Str+0x6e>
	{
		str[i] = data[i/4]>>(8*(i%4));
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	da00      	bge.n	8000d0e <Convert_To_Str+0x3e>
 8000d0c:	3303      	adds	r3, #3
 8000d0e:	109b      	asrs	r3, r3, #2
 8000d10:	009b      	lsls	r3, r3, #2
 8000d12:	687a      	ldr	r2, [r7, #4]
 8000d14:	4413      	add	r3, r2
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	4259      	negs	r1, r3
 8000d1c:	f003 0303 	and.w	r3, r3, #3
 8000d20:	f001 0103 	and.w	r1, r1, #3
 8000d24:	bf58      	it	pl
 8000d26:	424b      	negpl	r3, r1
 8000d28:	00db      	lsls	r3, r3, #3
 8000d2a:	fa22 f103 	lsr.w	r1, r2, r3
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	683a      	ldr	r2, [r7, #0]
 8000d32:	4413      	add	r3, r2
 8000d34:	b2ca      	uxtb	r2, r1
 8000d36:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<numberofbytes; i++)
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	60fb      	str	r3, [r7, #12]
 8000d3e:	68fa      	ldr	r2, [r7, #12]
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	429a      	cmp	r2, r3
 8000d44:	dbdf      	blt.n	8000d06 <Convert_To_Str+0x36>
	}
}
 8000d46:	bf00      	nop
 8000d48:	3714      	adds	r7, #20
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd90      	pop	{r4, r7, pc}
	...

08000d50 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig;

    /**Common config
    */
  hadc1.Instance = ADC1;
 8000d56:	4b23      	ldr	r3, [pc, #140]	; (8000de4 <MX_ADC1_Init+0x94>)
 8000d58:	4a23      	ldr	r2, [pc, #140]	; (8000de8 <MX_ADC1_Init+0x98>)
 8000d5a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d5c:	4b21      	ldr	r3, [pc, #132]	; (8000de4 <MX_ADC1_Init+0x94>)
 8000d5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d62:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000d64:	4b1f      	ldr	r3, [pc, #124]	; (8000de4 <MX_ADC1_Init+0x94>)
 8000d66:	2201      	movs	r2, #1
 8000d68:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d6a:	4b1e      	ldr	r3, [pc, #120]	; (8000de4 <MX_ADC1_Init+0x94>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d70:	4b1c      	ldr	r3, [pc, #112]	; (8000de4 <MX_ADC1_Init+0x94>)
 8000d72:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000d76:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d78:	4b1a      	ldr	r3, [pc, #104]	; (8000de4 <MX_ADC1_Init+0x94>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000d7e:	4b19      	ldr	r3, [pc, #100]	; (8000de4 <MX_ADC1_Init+0x94>)
 8000d80:	2202      	movs	r2, #2
 8000d82:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d84:	4817      	ldr	r0, [pc, #92]	; (8000de4 <MX_ADC1_Init+0x94>)
 8000d86:	f002 f8c5 	bl	8002f14 <HAL_ADC_Init>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d003      	beq.n	8000d98 <MX_ADC1_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000d90:	2145      	movs	r1, #69	; 0x45
 8000d92:	4816      	ldr	r0, [pc, #88]	; (8000dec <MX_ADC1_Init+0x9c>)
 8000d94:	f001 fb0e 	bl	80023b4 <_Error_Handler>
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_8;
 8000d98:	2308      	movs	r3, #8
 8000d9a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000da0:	2300      	movs	r3, #0
 8000da2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000da4:	1d3b      	adds	r3, r7, #4
 8000da6:	4619      	mov	r1, r3
 8000da8:	480e      	ldr	r0, [pc, #56]	; (8000de4 <MX_ADC1_Init+0x94>)
 8000daa:	f002 fa85 	bl	80032b8 <HAL_ADC_ConfigChannel>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d003      	beq.n	8000dbc <MX_ADC1_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000db4:	214f      	movs	r1, #79	; 0x4f
 8000db6:	480d      	ldr	r0, [pc, #52]	; (8000dec <MX_ADC1_Init+0x9c>)
 8000db8:	f001 fafc 	bl	80023b4 <_Error_Handler>
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_7;
 8000dbc:	2307      	movs	r3, #7
 8000dbe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 2;
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dc4:	1d3b      	adds	r3, r7, #4
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4806      	ldr	r0, [pc, #24]	; (8000de4 <MX_ADC1_Init+0x94>)
 8000dca:	f002 fa75 	bl	80032b8 <HAL_ADC_ConfigChannel>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d003      	beq.n	8000ddc <MX_ADC1_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000dd4:	2158      	movs	r1, #88	; 0x58
 8000dd6:	4805      	ldr	r0, [pc, #20]	; (8000dec <MX_ADC1_Init+0x9c>)
 8000dd8:	f001 faec 	bl	80023b4 <_Error_Handler>
  }

}
 8000ddc:	bf00      	nop
 8000dde:	3710      	adds	r7, #16
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	20000690 	.word	0x20000690
 8000de8:	40012400 	.word	0x40012400
 8000dec:	0800a958 	.word	0x0800a958

08000df0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b088      	sub	sp, #32
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a28      	ldr	r2, [pc, #160]	; (8000ea0 <HAL_ADC_MspInit+0xb0>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d149      	bne.n	8000e96 <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e02:	4b28      	ldr	r3, [pc, #160]	; (8000ea4 <HAL_ADC_MspInit+0xb4>)
 8000e04:	699b      	ldr	r3, [r3, #24]
 8000e06:	4a27      	ldr	r2, [pc, #156]	; (8000ea4 <HAL_ADC_MspInit+0xb4>)
 8000e08:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e0c:	6193      	str	r3, [r2, #24]
 8000e0e:	4b25      	ldr	r3, [pc, #148]	; (8000ea4 <HAL_ADC_MspInit+0xb4>)
 8000e10:	699b      	ldr	r3, [r3, #24]
 8000e12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	68fb      	ldr	r3, [r7, #12]

    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = ADC1_Pin;
 8000e1a:	2380      	movs	r3, #128	; 0x80
 8000e1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(ADC1_GPIO_Port, &GPIO_InitStruct);
 8000e22:	f107 0310 	add.w	r3, r7, #16
 8000e26:	4619      	mov	r1, r3
 8000e28:	481f      	ldr	r0, [pc, #124]	; (8000ea8 <HAL_ADC_MspInit+0xb8>)
 8000e2a:	f003 f9d1 	bl	80041d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC2_Pin;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e32:	2303      	movs	r3, #3
 8000e34:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(ADC2_GPIO_Port, &GPIO_InitStruct);
 8000e36:	f107 0310 	add.w	r3, r7, #16
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	481b      	ldr	r0, [pc, #108]	; (8000eac <HAL_ADC_MspInit+0xbc>)
 8000e3e:	f003 f9c7 	bl	80041d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000e42:	4b1b      	ldr	r3, [pc, #108]	; (8000eb0 <HAL_ADC_MspInit+0xc0>)
 8000e44:	4a1b      	ldr	r2, [pc, #108]	; (8000eb4 <HAL_ADC_MspInit+0xc4>)
 8000e46:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e48:	4b19      	ldr	r3, [pc, #100]	; (8000eb0 <HAL_ADC_MspInit+0xc0>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e4e:	4b18      	ldr	r3, [pc, #96]	; (8000eb0 <HAL_ADC_MspInit+0xc0>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e54:	4b16      	ldr	r3, [pc, #88]	; (8000eb0 <HAL_ADC_MspInit+0xc0>)
 8000e56:	2280      	movs	r2, #128	; 0x80
 8000e58:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e5a:	4b15      	ldr	r3, [pc, #84]	; (8000eb0 <HAL_ADC_MspInit+0xc0>)
 8000e5c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e60:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e62:	4b13      	ldr	r3, [pc, #76]	; (8000eb0 <HAL_ADC_MspInit+0xc0>)
 8000e64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e68:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000e6a:	4b11      	ldr	r3, [pc, #68]	; (8000eb0 <HAL_ADC_MspInit+0xc0>)
 8000e6c:	2220      	movs	r2, #32
 8000e6e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000e70:	4b0f      	ldr	r3, [pc, #60]	; (8000eb0 <HAL_ADC_MspInit+0xc0>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000e76:	480e      	ldr	r0, [pc, #56]	; (8000eb0 <HAL_ADC_MspInit+0xc0>)
 8000e78:	f002 fd3a 	bl	80038f0 <HAL_DMA_Init>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d003      	beq.n	8000e8a <HAL_ADC_MspInit+0x9a>
    {
      _Error_Handler(__FILE__, __LINE__);
 8000e82:	2181      	movs	r1, #129	; 0x81
 8000e84:	480c      	ldr	r0, [pc, #48]	; (8000eb8 <HAL_ADC_MspInit+0xc8>)
 8000e86:	f001 fa95 	bl	80023b4 <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4a08      	ldr	r2, [pc, #32]	; (8000eb0 <HAL_ADC_MspInit+0xc0>)
 8000e8e:	621a      	str	r2, [r3, #32]
 8000e90:	4a07      	ldr	r2, [pc, #28]	; (8000eb0 <HAL_ADC_MspInit+0xc0>)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e96:	bf00      	nop
 8000e98:	3720      	adds	r7, #32
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40012400 	.word	0x40012400
 8000ea4:	40021000 	.word	0x40021000
 8000ea8:	40010800 	.word	0x40010800
 8000eac:	40010c00 	.word	0x40010c00
 8000eb0:	200006c0 	.word	0x200006c0
 8000eb4:	40020008 	.word	0x40020008
 8000eb8:	0800a958 	.word	0x0800a958

08000ebc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ec2:	4b0c      	ldr	r3, [pc, #48]	; (8000ef4 <MX_DMA_Init+0x38>)
 8000ec4:	695b      	ldr	r3, [r3, #20]
 8000ec6:	4a0b      	ldr	r2, [pc, #44]	; (8000ef4 <MX_DMA_Init+0x38>)
 8000ec8:	f043 0301 	orr.w	r3, r3, #1
 8000ecc:	6153      	str	r3, [r2, #20]
 8000ece:	4b09      	ldr	r3, [pc, #36]	; (8000ef4 <MX_DMA_Init+0x38>)
 8000ed0:	695b      	ldr	r3, [r3, #20]
 8000ed2:	f003 0301 	and.w	r3, r3, #1
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2100      	movs	r1, #0
 8000ede:	200b      	movs	r0, #11
 8000ee0:	f002 fca7 	bl	8003832 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ee4:	200b      	movs	r0, #11
 8000ee6:	f002 fcc0 	bl	800386a <HAL_NVIC_EnableIRQ>

}
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40021000 	.word	0x40021000

08000ef8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b088      	sub	sp, #32
 8000efc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000efe:	4b31      	ldr	r3, [pc, #196]	; (8000fc4 <MX_GPIO_Init+0xcc>)
 8000f00:	699b      	ldr	r3, [r3, #24]
 8000f02:	4a30      	ldr	r2, [pc, #192]	; (8000fc4 <MX_GPIO_Init+0xcc>)
 8000f04:	f043 0310 	orr.w	r3, r3, #16
 8000f08:	6193      	str	r3, [r2, #24]
 8000f0a:	4b2e      	ldr	r3, [pc, #184]	; (8000fc4 <MX_GPIO_Init+0xcc>)
 8000f0c:	699b      	ldr	r3, [r3, #24]
 8000f0e:	f003 0310 	and.w	r3, r3, #16
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f16:	4b2b      	ldr	r3, [pc, #172]	; (8000fc4 <MX_GPIO_Init+0xcc>)
 8000f18:	699b      	ldr	r3, [r3, #24]
 8000f1a:	4a2a      	ldr	r2, [pc, #168]	; (8000fc4 <MX_GPIO_Init+0xcc>)
 8000f1c:	f043 0304 	orr.w	r3, r3, #4
 8000f20:	6193      	str	r3, [r2, #24]
 8000f22:	4b28      	ldr	r3, [pc, #160]	; (8000fc4 <MX_GPIO_Init+0xcc>)
 8000f24:	699b      	ldr	r3, [r3, #24]
 8000f26:	f003 0304 	and.w	r3, r3, #4
 8000f2a:	60bb      	str	r3, [r7, #8]
 8000f2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f2e:	4b25      	ldr	r3, [pc, #148]	; (8000fc4 <MX_GPIO_Init+0xcc>)
 8000f30:	699b      	ldr	r3, [r3, #24]
 8000f32:	4a24      	ldr	r2, [pc, #144]	; (8000fc4 <MX_GPIO_Init+0xcc>)
 8000f34:	f043 0308 	orr.w	r3, r3, #8
 8000f38:	6193      	str	r3, [r2, #24]
 8000f3a:	4b22      	ldr	r3, [pc, #136]	; (8000fc4 <MX_GPIO_Init+0xcc>)
 8000f3c:	699b      	ldr	r3, [r3, #24]
 8000f3e:	f003 0308 	and.w	r3, r3, #8
 8000f42:	607b      	str	r3, [r7, #4]
 8000f44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000f46:	2200      	movs	r2, #0
 8000f48:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f4c:	481e      	ldr	r0, [pc, #120]	; (8000fc8 <MX_GPIO_Init+0xd0>)
 8000f4e:	f003 fab4 	bl	80044ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUTPUT_M1_Pin|OUTPUT_M2_Pin|OUTPUT_BUZZER_Pin|OUTPUT_REMOTE_Pin, GPIO_PIN_RESET);
 8000f52:	2200      	movs	r2, #0
 8000f54:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000f58:	481c      	ldr	r0, [pc, #112]	; (8000fcc <MX_GPIO_Init+0xd4>)
 8000f5a:	f003 faae 	bl	80044ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f64:	2301      	movs	r3, #1
 8000f66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f68:	2302      	movs	r3, #2
 8000f6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f6c:	f107 0310 	add.w	r3, r7, #16
 8000f70:	4619      	mov	r1, r3
 8000f72:	4815      	ldr	r0, [pc, #84]	; (8000fc8 <MX_GPIO_Init+0xd0>)
 8000f74:	f003 f92c 	bl	80041d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = INPUT_B1_Pin|INPUT_B2_Pin|INPUT_B3_Pin|INPUT_B4_Pin;
 8000f78:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000f7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f7e:	4b14      	ldr	r3, [pc, #80]	; (8000fd0 <MX_GPIO_Init+0xd8>)
 8000f80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f82:	2302      	movs	r3, #2
 8000f84:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f86:	f107 0310 	add.w	r3, r7, #16
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4811      	ldr	r0, [pc, #68]	; (8000fd4 <MX_GPIO_Init+0xdc>)
 8000f8e:	f003 f91f 	bl	80041d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OUTPUT_M1_Pin|OUTPUT_M2_Pin|OUTPUT_BUZZER_Pin|OUTPUT_REMOTE_Pin;
 8000f92:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000f96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa0:	f107 0310 	add.w	r3, r7, #16
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4809      	ldr	r0, [pc, #36]	; (8000fcc <MX_GPIO_Init+0xd4>)
 8000fa8:	f003 f912 	bl	80041d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000fac:	2200      	movs	r2, #0
 8000fae:	2100      	movs	r1, #0
 8000fb0:	2028      	movs	r0, #40	; 0x28
 8000fb2:	f002 fc3e 	bl	8003832 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000fb6:	2028      	movs	r0, #40	; 0x28
 8000fb8:	f002 fc57 	bl	800386a <HAL_NVIC_EnableIRQ>

}
 8000fbc:	bf00      	nop
 8000fbe:	3720      	adds	r7, #32
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	40011000 	.word	0x40011000
 8000fcc:	40010800 	.word	0x40010800
 8000fd0:	10110000 	.word	0x10110000
 8000fd4:	40010c00 	.word	0x40010c00

08000fd8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000fdc:	4b13      	ldr	r3, [pc, #76]	; (800102c <MX_I2C1_Init+0x54>)
 8000fde:	4a14      	ldr	r2, [pc, #80]	; (8001030 <MX_I2C1_Init+0x58>)
 8000fe0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fe2:	4b12      	ldr	r3, [pc, #72]	; (800102c <MX_I2C1_Init+0x54>)
 8000fe4:	4a13      	ldr	r2, [pc, #76]	; (8001034 <MX_I2C1_Init+0x5c>)
 8000fe6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fe8:	4b10      	ldr	r3, [pc, #64]	; (800102c <MX_I2C1_Init+0x54>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fee:	4b0f      	ldr	r3, [pc, #60]	; (800102c <MX_I2C1_Init+0x54>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ff4:	4b0d      	ldr	r3, [pc, #52]	; (800102c <MX_I2C1_Init+0x54>)
 8000ff6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ffa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ffc:	4b0b      	ldr	r3, [pc, #44]	; (800102c <MX_I2C1_Init+0x54>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001002:	4b0a      	ldr	r3, [pc, #40]	; (800102c <MX_I2C1_Init+0x54>)
 8001004:	2200      	movs	r2, #0
 8001006:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001008:	4b08      	ldr	r3, [pc, #32]	; (800102c <MX_I2C1_Init+0x54>)
 800100a:	2200      	movs	r2, #0
 800100c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800100e:	4b07      	ldr	r3, [pc, #28]	; (800102c <MX_I2C1_Init+0x54>)
 8001010:	2200      	movs	r2, #0
 8001012:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001014:	4805      	ldr	r0, [pc, #20]	; (800102c <MX_I2C1_Init+0x54>)
 8001016:	f003 fa81 	bl	800451c <HAL_I2C_Init>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d003      	beq.n	8001028 <MX_I2C1_Init+0x50>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001020:	2142      	movs	r1, #66	; 0x42
 8001022:	4805      	ldr	r0, [pc, #20]	; (8001038 <MX_I2C1_Init+0x60>)
 8001024:	f001 f9c6 	bl	80023b4 <_Error_Handler>
  }

}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20000704 	.word	0x20000704
 8001030:	40005400 	.word	0x40005400
 8001034:	000186a0 	.word	0x000186a0
 8001038:	0800a96c 	.word	0x0800a96c

0800103c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b088      	sub	sp, #32
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a0f      	ldr	r2, [pc, #60]	; (8001088 <HAL_I2C_MspInit+0x4c>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d117      	bne.n	800107e <HAL_I2C_MspInit+0x42>

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800104e:	23c0      	movs	r3, #192	; 0xc0
 8001050:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001052:	2312      	movs	r3, #18
 8001054:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001056:	2303      	movs	r3, #3
 8001058:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800105a:	f107 0310 	add.w	r3, r7, #16
 800105e:	4619      	mov	r1, r3
 8001060:	480a      	ldr	r0, [pc, #40]	; (800108c <HAL_I2C_MspInit+0x50>)
 8001062:	f003 f8b5 	bl	80041d0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001066:	4b0a      	ldr	r3, [pc, #40]	; (8001090 <HAL_I2C_MspInit+0x54>)
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	4a09      	ldr	r2, [pc, #36]	; (8001090 <HAL_I2C_MspInit+0x54>)
 800106c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001070:	61d3      	str	r3, [r2, #28]
 8001072:	4b07      	ldr	r3, [pc, #28]	; (8001090 <HAL_I2C_MspInit+0x54>)
 8001074:	69db      	ldr	r3, [r3, #28]
 8001076:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800107e:	bf00      	nop
 8001080:	3720      	adds	r7, #32
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40005400 	.word	0x40005400
 800108c:	40010c00 	.word	0x40010c00
 8001090:	40021000 	.word	0x40021000

08001094 <motor_stop>:
/* Private function prototypes -----------------------------------------------*/

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void motor_stop(int dir) {
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
	if (dir >= 1) {
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	dd1e      	ble.n	80010e0 <motor_stop+0x4c>
		OUTPUT_1_State = 1;
 80010a2:	4b27      	ldr	r3, [pc, #156]	; (8001140 <motor_stop+0xac>)
 80010a4:	2201      	movs	r2, #1
 80010a6:	601a      	str	r2, [r3, #0]
		OUTPUT_2_State = 1;
 80010a8:	4b26      	ldr	r3, [pc, #152]	; (8001144 <motor_stop+0xb0>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	601a      	str	r2, [r3, #0]
		PWM1 = 0;
 80010ae:	4b26      	ldr	r3, [pc, #152]	; (8001148 <motor_stop+0xb4>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
		PWM2 = 0;
 80010b4:	4b25      	ldr	r3, [pc, #148]	; (800114c <motor_stop+0xb8>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(OUTPUT_M1_GPIO_Port, OUTPUT_M1_Pin, 1);
 80010ba:	2201      	movs	r2, #1
 80010bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010c0:	4823      	ldr	r0, [pc, #140]	; (8001150 <motor_stop+0xbc>)
 80010c2:	f003 f9fa 	bl	80044ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OUTPUT_M2_GPIO_Port, OUTPUT_M2_Pin, 1);
 80010c6:	2201      	movs	r2, #1
 80010c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010cc:	4820      	ldr	r0, [pc, #128]	; (8001150 <motor_stop+0xbc>)
 80010ce:	f003 f9f4 	bl	80044ba <HAL_GPIO_WritePin>
		user_pwm_setvalue_1(0);
 80010d2:	2000      	movs	r0, #0
 80010d4:	f001 fba4 	bl	8002820 <user_pwm_setvalue_1>
		user_pwm_setvalue_2(0);
 80010d8:	2000      	movs	r0, #0
 80010da:	f001 fbbf 	bl	800285c <user_pwm_setvalue_2>
 80010de:	e024      	b.n	800112a <motor_stop+0x96>

	} else if (dir <= -1) {
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	da21      	bge.n	800112a <motor_stop+0x96>
		OUTPUT_1_State = 0;
 80010e6:	4b16      	ldr	r3, [pc, #88]	; (8001140 <motor_stop+0xac>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
		OUTPUT_2_State = 0;
 80010ec:	4b15      	ldr	r3, [pc, #84]	; (8001144 <motor_stop+0xb0>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
		PWM1 = 4000;
 80010f2:	4b15      	ldr	r3, [pc, #84]	; (8001148 <motor_stop+0xb4>)
 80010f4:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80010f8:	601a      	str	r2, [r3, #0]
		PWM2 = 4000;
 80010fa:	4b14      	ldr	r3, [pc, #80]	; (800114c <motor_stop+0xb8>)
 80010fc:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001100:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(OUTPUT_M1_GPIO_Port, OUTPUT_M1_Pin, 0);
 8001102:	2200      	movs	r2, #0
 8001104:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001108:	4811      	ldr	r0, [pc, #68]	; (8001150 <motor_stop+0xbc>)
 800110a:	f003 f9d6 	bl	80044ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OUTPUT_M2_GPIO_Port, OUTPUT_M2_Pin, 0);
 800110e:	2200      	movs	r2, #0
 8001110:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001114:	480e      	ldr	r0, [pc, #56]	; (8001150 <motor_stop+0xbc>)
 8001116:	f003 f9d0 	bl	80044ba <HAL_GPIO_WritePin>
		user_pwm_setvalue_1(4000);
 800111a:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800111e:	f001 fb7f 	bl	8002820 <user_pwm_setvalue_1>
		user_pwm_setvalue_2(4000);
 8001122:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8001126:	f001 fb99 	bl	800285c <user_pwm_setvalue_2>
	}
	HAL_Delay(100);
 800112a:	2064      	movs	r0, #100	; 0x64
 800112c:	f001 fed4 	bl	8002ed8 <HAL_Delay>
	motor_control(0,0);
 8001130:	2100      	movs	r1, #0
 8001132:	2000      	movs	r0, #0
 8001134:	f000 f80e 	bl	8001154 <motor_control>
}
 8001138:	bf00      	nop
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20000250 	.word	0x20000250
 8001144:	20000254 	.word	0x20000254
 8001148:	20000248 	.word	0x20000248
 800114c:	2000024c 	.word	0x2000024c
 8001150:	40010800 	.word	0x40010800

08001154 <motor_control>:
void motor_control(int dir, int pwm) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	6039      	str	r1, [r7, #0]
	if (setDir_flag >= 1) {
 800115e:	4b6a      	ldr	r3, [pc, #424]	; (8001308 <motor_control+0x1b4>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d066      	beq.n	8001234 <motor_control+0xe0>
		if (dir >= 1) {
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2b00      	cmp	r3, #0
 800116a:	dd1e      	ble.n	80011aa <motor_control+0x56>
			OUTPUT_1_State = 1;
 800116c:	4b67      	ldr	r3, [pc, #412]	; (800130c <motor_control+0x1b8>)
 800116e:	2201      	movs	r2, #1
 8001170:	601a      	str	r2, [r3, #0]
			OUTPUT_2_State = 0;
 8001172:	4b67      	ldr	r3, [pc, #412]	; (8001310 <motor_control+0x1bc>)
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(OUTPUT_M1_GPIO_Port, OUTPUT_M1_Pin, 1);
 8001178:	2201      	movs	r2, #1
 800117a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800117e:	4865      	ldr	r0, [pc, #404]	; (8001314 <motor_control+0x1c0>)
 8001180:	f003 f99b 	bl	80044ba <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUTPUT_M2_GPIO_Port, OUTPUT_M2_Pin, 0);
 8001184:	2200      	movs	r2, #0
 8001186:	f44f 7100 	mov.w	r1, #512	; 0x200
 800118a:	4862      	ldr	r0, [pc, #392]	; (8001314 <motor_control+0x1c0>)
 800118c:	f003 f995 	bl	80044ba <HAL_GPIO_WritePin>
			PWM1 = pwm;
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	4a61      	ldr	r2, [pc, #388]	; (8001318 <motor_control+0x1c4>)
 8001194:	6013      	str	r3, [r2, #0]
			PWM2 = 0;
 8001196:	4b61      	ldr	r3, [pc, #388]	; (800131c <motor_control+0x1c8>)
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
			user_pwm_setvalue_1(pwm);
 800119c:	6838      	ldr	r0, [r7, #0]
 800119e:	f001 fb3f 	bl	8002820 <user_pwm_setvalue_1>
			user_pwm_setvalue_2(0);
 80011a2:	2000      	movs	r0, #0
 80011a4:	f001 fb5a 	bl	800285c <user_pwm_setvalue_2>
			HAL_GPIO_WritePin(OUTPUT_M2_GPIO_Port, OUTPUT_M2_Pin, 0);
			user_pwm_setvalue_1(0);
			user_pwm_setvalue_2(0);
		}
	}
}
 80011a8:	e0a9      	b.n	80012fe <motor_control+0x1aa>
		} else if (dir <= -1) {
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	da1e      	bge.n	80011ee <motor_control+0x9a>
			OUTPUT_1_State = 0;
 80011b0:	4b56      	ldr	r3, [pc, #344]	; (800130c <motor_control+0x1b8>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
			OUTPUT_2_State = 1;
 80011b6:	4b56      	ldr	r3, [pc, #344]	; (8001310 <motor_control+0x1bc>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(OUTPUT_M1_GPIO_Port, OUTPUT_M1_Pin, 0);
 80011bc:	2200      	movs	r2, #0
 80011be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011c2:	4854      	ldr	r0, [pc, #336]	; (8001314 <motor_control+0x1c0>)
 80011c4:	f003 f979 	bl	80044ba <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUTPUT_M2_GPIO_Port, OUTPUT_M2_Pin, 1);
 80011c8:	2201      	movs	r2, #1
 80011ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011ce:	4851      	ldr	r0, [pc, #324]	; (8001314 <motor_control+0x1c0>)
 80011d0:	f003 f973 	bl	80044ba <HAL_GPIO_WritePin>
			PWM1 = 0;
 80011d4:	4b50      	ldr	r3, [pc, #320]	; (8001318 <motor_control+0x1c4>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
			PWM2 = pwm;
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	4a4f      	ldr	r2, [pc, #316]	; (800131c <motor_control+0x1c8>)
 80011de:	6013      	str	r3, [r2, #0]
			user_pwm_setvalue_1(0);
 80011e0:	2000      	movs	r0, #0
 80011e2:	f001 fb1d 	bl	8002820 <user_pwm_setvalue_1>
			user_pwm_setvalue_2(pwm);
 80011e6:	6838      	ldr	r0, [r7, #0]
 80011e8:	f001 fb38 	bl	800285c <user_pwm_setvalue_2>
}
 80011ec:	e087      	b.n	80012fe <motor_control+0x1aa>
		} else if (dir == 0) {
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	f040 8084 	bne.w	80012fe <motor_control+0x1aa>
			OUTPUT_1_State = 0;
 80011f6:	4b45      	ldr	r3, [pc, #276]	; (800130c <motor_control+0x1b8>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
			OUTPUT_2_State = 0;
 80011fc:	4b44      	ldr	r3, [pc, #272]	; (8001310 <motor_control+0x1bc>)
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
			PWM1 = 0;
 8001202:	4b45      	ldr	r3, [pc, #276]	; (8001318 <motor_control+0x1c4>)
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
			PWM2 = 0;
 8001208:	4b44      	ldr	r3, [pc, #272]	; (800131c <motor_control+0x1c8>)
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(OUTPUT_M1_GPIO_Port, OUTPUT_M1_Pin, 0);
 800120e:	2200      	movs	r2, #0
 8001210:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001214:	483f      	ldr	r0, [pc, #252]	; (8001314 <motor_control+0x1c0>)
 8001216:	f003 f950 	bl	80044ba <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUTPUT_M2_GPIO_Port, OUTPUT_M2_Pin, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001220:	483c      	ldr	r0, [pc, #240]	; (8001314 <motor_control+0x1c0>)
 8001222:	f003 f94a 	bl	80044ba <HAL_GPIO_WritePin>
			user_pwm_setvalue_1(0);
 8001226:	2000      	movs	r0, #0
 8001228:	f001 fafa 	bl	8002820 <user_pwm_setvalue_1>
			user_pwm_setvalue_2(0);
 800122c:	2000      	movs	r0, #0
 800122e:	f001 fb15 	bl	800285c <user_pwm_setvalue_2>
}
 8001232:	e064      	b.n	80012fe <motor_control+0x1aa>
		if (dir <= -1) {
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2b00      	cmp	r3, #0
 8001238:	da1e      	bge.n	8001278 <motor_control+0x124>
			OUTPUT_1_State = 1;
 800123a:	4b34      	ldr	r3, [pc, #208]	; (800130c <motor_control+0x1b8>)
 800123c:	2201      	movs	r2, #1
 800123e:	601a      	str	r2, [r3, #0]
			OUTPUT_2_State = 0;
 8001240:	4b33      	ldr	r3, [pc, #204]	; (8001310 <motor_control+0x1bc>)
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(OUTPUT_M1_GPIO_Port, OUTPUT_M1_Pin, 1);
 8001246:	2201      	movs	r2, #1
 8001248:	f44f 7180 	mov.w	r1, #256	; 0x100
 800124c:	4831      	ldr	r0, [pc, #196]	; (8001314 <motor_control+0x1c0>)
 800124e:	f003 f934 	bl	80044ba <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUTPUT_M2_GPIO_Port, OUTPUT_M2_Pin, 0);
 8001252:	2200      	movs	r2, #0
 8001254:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001258:	482e      	ldr	r0, [pc, #184]	; (8001314 <motor_control+0x1c0>)
 800125a:	f003 f92e 	bl	80044ba <HAL_GPIO_WritePin>
			PWM1 = pwm;
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	4a2d      	ldr	r2, [pc, #180]	; (8001318 <motor_control+0x1c4>)
 8001262:	6013      	str	r3, [r2, #0]
			PWM2 = 0;
 8001264:	4b2d      	ldr	r3, [pc, #180]	; (800131c <motor_control+0x1c8>)
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
			user_pwm_setvalue_1(pwm);
 800126a:	6838      	ldr	r0, [r7, #0]
 800126c:	f001 fad8 	bl	8002820 <user_pwm_setvalue_1>
			user_pwm_setvalue_2(0);
 8001270:	2000      	movs	r0, #0
 8001272:	f001 faf3 	bl	800285c <user_pwm_setvalue_2>
}
 8001276:	e042      	b.n	80012fe <motor_control+0x1aa>
		} else if (dir >= 1) {
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2b00      	cmp	r3, #0
 800127c:	dd1e      	ble.n	80012bc <motor_control+0x168>
			OUTPUT_1_State = 0;
 800127e:	4b23      	ldr	r3, [pc, #140]	; (800130c <motor_control+0x1b8>)
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
			OUTPUT_2_State = 1;
 8001284:	4b22      	ldr	r3, [pc, #136]	; (8001310 <motor_control+0x1bc>)
 8001286:	2201      	movs	r2, #1
 8001288:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(OUTPUT_M1_GPIO_Port, OUTPUT_M1_Pin, 0);
 800128a:	2200      	movs	r2, #0
 800128c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001290:	4820      	ldr	r0, [pc, #128]	; (8001314 <motor_control+0x1c0>)
 8001292:	f003 f912 	bl	80044ba <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUTPUT_M2_GPIO_Port, OUTPUT_M2_Pin, 1);
 8001296:	2201      	movs	r2, #1
 8001298:	f44f 7100 	mov.w	r1, #512	; 0x200
 800129c:	481d      	ldr	r0, [pc, #116]	; (8001314 <motor_control+0x1c0>)
 800129e:	f003 f90c 	bl	80044ba <HAL_GPIO_WritePin>
			PWM1 = 0;
 80012a2:	4b1d      	ldr	r3, [pc, #116]	; (8001318 <motor_control+0x1c4>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
			PWM2 = pwm;
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	4a1c      	ldr	r2, [pc, #112]	; (800131c <motor_control+0x1c8>)
 80012ac:	6013      	str	r3, [r2, #0]
			user_pwm_setvalue_1(0);
 80012ae:	2000      	movs	r0, #0
 80012b0:	f001 fab6 	bl	8002820 <user_pwm_setvalue_1>
			user_pwm_setvalue_2(pwm);
 80012b4:	6838      	ldr	r0, [r7, #0]
 80012b6:	f001 fad1 	bl	800285c <user_pwm_setvalue_2>
}
 80012ba:	e020      	b.n	80012fe <motor_control+0x1aa>
		} else if (dir == 0) {
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d11d      	bne.n	80012fe <motor_control+0x1aa>
			OUTPUT_1_State = 0;
 80012c2:	4b12      	ldr	r3, [pc, #72]	; (800130c <motor_control+0x1b8>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
			OUTPUT_2_State = 0;
 80012c8:	4b11      	ldr	r3, [pc, #68]	; (8001310 <motor_control+0x1bc>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
			PWM1 = 0;
 80012ce:	4b12      	ldr	r3, [pc, #72]	; (8001318 <motor_control+0x1c4>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
			PWM2 = 0;
 80012d4:	4b11      	ldr	r3, [pc, #68]	; (800131c <motor_control+0x1c8>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(OUTPUT_M1_GPIO_Port, OUTPUT_M1_Pin, 0);
 80012da:	2200      	movs	r2, #0
 80012dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012e0:	480c      	ldr	r0, [pc, #48]	; (8001314 <motor_control+0x1c0>)
 80012e2:	f003 f8ea 	bl	80044ba <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUTPUT_M2_GPIO_Port, OUTPUT_M2_Pin, 0);
 80012e6:	2200      	movs	r2, #0
 80012e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012ec:	4809      	ldr	r0, [pc, #36]	; (8001314 <motor_control+0x1c0>)
 80012ee:	f003 f8e4 	bl	80044ba <HAL_GPIO_WritePin>
			user_pwm_setvalue_1(0);
 80012f2:	2000      	movs	r0, #0
 80012f4:	f001 fa94 	bl	8002820 <user_pwm_setvalue_1>
			user_pwm_setvalue_2(0);
 80012f8:	2000      	movs	r0, #0
 80012fa:	f001 faaf 	bl	800285c <user_pwm_setvalue_2>
}
 80012fe:	bf00      	nop
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	20000264 	.word	0x20000264
 800130c:	20000250 	.word	0x20000250
 8001310:	20000254 	.word	0x20000254
 8001314:	40010800 	.word	0x40010800
 8001318:	20000248 	.word	0x20000248
 800131c:	2000024c 	.word	0x2000024c

08001320 <WriteSet>:

void WriteSet(int dataInt1, int dataInt2, int dataInt3, int dataInt4,
		int dataInt5, int dataInt6) {
 8001320:	b580      	push	{r7, lr}
 8001322:	b088      	sub	sp, #32
 8001324:	af04      	add	r7, sp, #16
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
 800132c:	603b      	str	r3, [r7, #0]
	//sprintf(*tempString,"%s%s%s%s%s",dataInt1,dataInt2,dataInt3,dataInt4,dataInt5);
	sprintf(tempString, "%4d%4d%4d%4d%4d%4d", dataInt1, dataInt2, dataInt3,
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	9303      	str	r3, [sp, #12]
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	9302      	str	r3, [sp, #8]
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	9301      	str	r3, [sp, #4]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	9300      	str	r3, [sp, #0]
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	68fa      	ldr	r2, [r7, #12]
 8001342:	4906      	ldr	r1, [pc, #24]	; (800135c <WriteSet+0x3c>)
 8001344:	4806      	ldr	r0, [pc, #24]	; (8001360 <WriteSet+0x40>)
 8001346:	f006 fbfb 	bl	8007b40 <siprintf>
			dataInt4, dataInt5, dataInt6);
	Flash_Write_Data(0x0801FBF8, tempString);
 800134a:	4905      	ldr	r1, [pc, #20]	; (8001360 <WriteSet+0x40>)
 800134c:	4805      	ldr	r0, [pc, #20]	; (8001364 <WriteSet+0x44>)
 800134e:	f7ff fc35 	bl	8000bbc <Flash_Write_Data>
}
 8001352:	bf00      	nop
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	0800a98c 	.word	0x0800a98c
 8001360:	20000974 	.word	0x20000974
 8001364:	0801fbf8 	.word	0x0801fbf8

08001368 <KeepSet>:
void KeepSet() {
 8001368:	b5b0      	push	{r4, r5, r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af02      	add	r7, sp, #8
	WriteSet(nowPosition, stayPositionUp, stayPositionDown, sensitivity,
 800136e:	4b0b      	ldr	r3, [pc, #44]	; (800139c <KeepSet+0x34>)
 8001370:	6818      	ldr	r0, [r3, #0]
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <KeepSet+0x38>)
 8001374:	6819      	ldr	r1, [r3, #0]
 8001376:	4b0b      	ldr	r3, [pc, #44]	; (80013a4 <KeepSet+0x3c>)
 8001378:	681c      	ldr	r4, [r3, #0]
 800137a:	4b0b      	ldr	r3, [pc, #44]	; (80013a8 <KeepSet+0x40>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	461d      	mov	r5, r3
 8001380:	4b0a      	ldr	r3, [pc, #40]	; (80013ac <KeepSet+0x44>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a0a      	ldr	r2, [pc, #40]	; (80013b0 <KeepSet+0x48>)
 8001386:	6812      	ldr	r2, [r2, #0]
 8001388:	9201      	str	r2, [sp, #4]
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	462b      	mov	r3, r5
 800138e:	4622      	mov	r2, r4
 8001390:	f7ff ffc6 	bl	8001320 <WriteSet>
			slowValue, setDir_flag);
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	bdb0      	pop	{r4, r5, r7, pc}
 800139a:	bf00      	nop
 800139c:	20000238 	.word	0x20000238
 80013a0:	2000023c 	.word	0x2000023c
 80013a4:	20000008 	.word	0x20000008
 80013a8:	20000004 	.word	0x20000004
 80013ac:	2000000c 	.word	0x2000000c
 80013b0:	20000264 	.word	0x20000264

080013b4 <ReadSet>:
void ReadSet() {
 80013b4:	b590      	push	{r4, r7, lr}
 80013b6:	b08b      	sub	sp, #44	; 0x2c
 80013b8:	af00      	add	r7, sp, #0
	Flash_Read_Data(0x0801FBF8, Rx_Data);
 80013ba:	492d      	ldr	r1, [pc, #180]	; (8001470 <ReadSet+0xbc>)
 80013bc:	482d      	ldr	r0, [pc, #180]	; (8001474 <ReadSet+0xc0>)
 80013be:	f7ff fc69 	bl	8000c94 <Flash_Read_Data>
	Convert_To_Str(Rx_Data, string);
 80013c2:	492d      	ldr	r1, [pc, #180]	; (8001478 <ReadSet+0xc4>)
 80013c4:	482a      	ldr	r0, [pc, #168]	; (8001470 <ReadSet+0xbc>)
 80013c6:	f7ff fc83 	bl	8000cd0 <Convert_To_Str>
	int xx[6] = { 0 };
 80013ca:	f107 0308 	add.w	r3, r7, #8
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	605a      	str	r2, [r3, #4]
 80013d4:	609a      	str	r2, [r3, #8]
 80013d6:	60da      	str	r2, [r3, #12]
 80013d8:	611a      	str	r2, [r3, #16]
 80013da:	615a      	str	r2, [r3, #20]
	int xflag = 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	627b      	str	r3, [r7, #36]	; 0x24
	for (int x = 0; x < 23; x = x + 4) {
 80013e0:	2300      	movs	r3, #0
 80013e2:	623b      	str	r3, [r7, #32]
 80013e4:	e029      	b.n	800143a <ReadSet+0x86>
		char temp[5];
		temp[0] = string[x];
 80013e6:	4a24      	ldr	r2, [pc, #144]	; (8001478 <ReadSet+0xc4>)
 80013e8:	6a3b      	ldr	r3, [r7, #32]
 80013ea:	4413      	add	r3, r2
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	703b      	strb	r3, [r7, #0]
		temp[1] = string[x + 1];
 80013f0:	6a3b      	ldr	r3, [r7, #32]
 80013f2:	3301      	adds	r3, #1
 80013f4:	4a20      	ldr	r2, [pc, #128]	; (8001478 <ReadSet+0xc4>)
 80013f6:	5cd3      	ldrb	r3, [r2, r3]
 80013f8:	707b      	strb	r3, [r7, #1]
		temp[2] = string[x + 2];
 80013fa:	6a3b      	ldr	r3, [r7, #32]
 80013fc:	3302      	adds	r3, #2
 80013fe:	4a1e      	ldr	r2, [pc, #120]	; (8001478 <ReadSet+0xc4>)
 8001400:	5cd3      	ldrb	r3, [r2, r3]
 8001402:	70bb      	strb	r3, [r7, #2]
		temp[3] = string[x + 3];
 8001404:	6a3b      	ldr	r3, [r7, #32]
 8001406:	3303      	adds	r3, #3
 8001408:	4a1b      	ldr	r2, [pc, #108]	; (8001478 <ReadSet+0xc4>)
 800140a:	5cd3      	ldrb	r3, [r2, r3]
 800140c:	70fb      	strb	r3, [r7, #3]
		temp[4] = '\0';
 800140e:	2300      	movs	r3, #0
 8001410:	713b      	strb	r3, [r7, #4]

		xx[xflag++] = atoi(temp);
 8001412:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8001414:	1c63      	adds	r3, r4, #1
 8001416:	627b      	str	r3, [r7, #36]	; 0x24
 8001418:	463b      	mov	r3, r7
 800141a:	4618      	mov	r0, r3
 800141c:	f005 fcce 	bl	8006dbc <atoi>
 8001420:	4602      	mov	r2, r0
 8001422:	00a3      	lsls	r3, r4, #2
 8001424:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001428:	440b      	add	r3, r1
 800142a:	f843 2c20 	str.w	r2, [r3, #-32]
		HAL_Delay(1);
 800142e:	2001      	movs	r0, #1
 8001430:	f001 fd52 	bl	8002ed8 <HAL_Delay>
	for (int x = 0; x < 23; x = x + 4) {
 8001434:	6a3b      	ldr	r3, [r7, #32]
 8001436:	3304      	adds	r3, #4
 8001438:	623b      	str	r3, [r7, #32]
 800143a:	6a3b      	ldr	r3, [r7, #32]
 800143c:	2b16      	cmp	r3, #22
 800143e:	ddd2      	ble.n	80013e6 <ReadSet+0x32>
	}
	nowPosition = xx[0];
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	4a0e      	ldr	r2, [pc, #56]	; (800147c <ReadSet+0xc8>)
 8001444:	6013      	str	r3, [r2, #0]
	stayPositionUp = xx[1];
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	4a0d      	ldr	r2, [pc, #52]	; (8001480 <ReadSet+0xcc>)
 800144a:	6013      	str	r3, [r2, #0]
	stayPositionDown = xx[2];
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	4a0d      	ldr	r2, [pc, #52]	; (8001484 <ReadSet+0xd0>)
 8001450:	6013      	str	r3, [r2, #0]
	sensitivity = xx[3];
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	461a      	mov	r2, r3
 8001456:	4b0c      	ldr	r3, [pc, #48]	; (8001488 <ReadSet+0xd4>)
 8001458:	601a      	str	r2, [r3, #0]
	slowValue = xx[4];
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	4a0b      	ldr	r2, [pc, #44]	; (800148c <ReadSet+0xd8>)
 800145e:	6013      	str	r3, [r2, #0]
	setDir_flag = xx[5];
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	461a      	mov	r2, r3
 8001464:	4b0a      	ldr	r3, [pc, #40]	; (8001490 <ReadSet+0xdc>)
 8001466:	601a      	str	r2, [r3, #0]
	//Convert_To_Str(Rx_Data, string);
}
 8001468:	bf00      	nop
 800146a:	372c      	adds	r7, #44	; 0x2c
 800146c:	46bd      	mov	sp, r7
 800146e:	bd90      	pop	{r4, r7, pc}
 8001470:	20000960 	.word	0x20000960
 8001474:	0801fbf8 	.word	0x0801fbf8
 8001478:	2000079c 	.word	0x2000079c
 800147c:	20000238 	.word	0x20000238
 8001480:	2000023c 	.word	0x2000023c
 8001484:	20000008 	.word	0x20000008
 8001488:	20000004 	.word	0x20000004
 800148c:	2000000c 	.word	0x2000000c
 8001490:	20000264 	.word	0x20000264

08001494 <stepControl>:
		sysinfo_State = 0;
		detection_load(0, 50);
		motor_control(0, 0);
	}
}
void stepControl() {
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
	switch (dir_flag) {
 800149a:	4b76      	ldr	r3, [pc, #472]	; (8001674 <stepControl+0x1e0>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d002      	beq.n	80014a8 <stepControl+0x14>
 80014a2:	2b04      	cmp	r3, #4
 80014a4:	d06f      	beq.n	8001586 <stepControl+0xf2>
		motor_stop(-1);
		dir_flag=0;
		break;
	default:
		//motor_control(0, 0);
		break;
 80014a6:	e0e0      	b.n	800166a <stepControl+0x1d6>
		if (nowPosition > stayPositionUp) {
 80014a8:	4b73      	ldr	r3, [pc, #460]	; (8001678 <stepControl+0x1e4>)
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	4b73      	ldr	r3, [pc, #460]	; (800167c <stepControl+0x1e8>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	429a      	cmp	r2, r3
 80014b2:	dd5b      	ble.n	800156c <stepControl+0xd8>
			motor_control(1, 1500);
 80014b4:	f240 51dc 	movw	r1, #1500	; 0x5dc
 80014b8:	2001      	movs	r0, #1
 80014ba:	f7ff fe4b 	bl	8001154 <motor_control>
			HAL_Delay(slowValue * 100);
 80014be:	4b70      	ldr	r3, [pc, #448]	; (8001680 <stepControl+0x1ec>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	2264      	movs	r2, #100	; 0x64
 80014c4:	fb02 f303 	mul.w	r3, r2, r3
 80014c8:	4618      	mov	r0, r3
 80014ca:	f001 fd05 	bl	8002ed8 <HAL_Delay>
		while (nowPosition > stayPositionUp) {
 80014ce:	e04d      	b.n	800156c <stepControl+0xd8>
			motor_control(1, 4000);
 80014d0:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 80014d4:	2001      	movs	r0, #1
 80014d6:	f7ff fe3d 	bl	8001154 <motor_control>
			HAL_Delay(20);
 80014da:	2014      	movs	r0, #20
 80014dc:	f001 fcfc 	bl	8002ed8 <HAL_Delay>
			detection_load(0, sensitivity);
 80014e0:	4b68      	ldr	r3, [pc, #416]	; (8001684 <stepControl+0x1f0>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4619      	mov	r1, r3
 80014e6:	2000      	movs	r0, #0
 80014e8:	f000 f974 	bl	80017d4 <detection_load>
			nowPosition--;
 80014ec:	4b62      	ldr	r3, [pc, #392]	; (8001678 <stepControl+0x1e4>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	3b01      	subs	r3, #1
 80014f2:	4a61      	ldr	r2, [pc, #388]	; (8001678 <stepControl+0x1e4>)
 80014f4:	6013      	str	r3, [r2, #0]
			for (int timer = 0; timer < 5; timer++) {
 80014f6:	2300      	movs	r3, #0
 80014f8:	607b      	str	r3, [r7, #4]
 80014fa:	e01f      	b.n	800153c <stepControl+0xa8>
				HAL_Delay(1);
 80014fc:	2001      	movs	r0, #1
 80014fe:	f001 fceb 	bl	8002ed8 <HAL_Delay>
				Display(settingMode);
 8001502:	4b61      	ldr	r3, [pc, #388]	; (8001688 <stepControl+0x1f4>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4618      	mov	r0, r3
 8001508:	f000 f9a2 	bl	8001850 <Display>
				if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET
 800150c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001510:	485e      	ldr	r0, [pc, #376]	; (800168c <stepControl+0x1f8>)
 8001512:	f002 ffbb 	bl	800448c <HAL_GPIO_ReadPin>
 8001516:	4603      	mov	r3, r0
 8001518:	2b01      	cmp	r3, #1
 800151a:	d008      	beq.n	800152e <stepControl+0x9a>
						|| detection_load(1, sensitivity)) {
 800151c:	4b59      	ldr	r3, [pc, #356]	; (8001684 <stepControl+0x1f0>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4619      	mov	r1, r3
 8001522:	2001      	movs	r0, #1
 8001524:	f000 f956 	bl	80017d4 <detection_load>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d003      	beq.n	8001536 <stepControl+0xa2>
					dir_flag = 0;
 800152e:	4b51      	ldr	r3, [pc, #324]	; (8001674 <stepControl+0x1e0>)
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
					break;
 8001534:	e005      	b.n	8001542 <stepControl+0xae>
			for (int timer = 0; timer < 5; timer++) {
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	3301      	adds	r3, #1
 800153a:	607b      	str	r3, [r7, #4]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2b04      	cmp	r3, #4
 8001540:	dddc      	ble.n	80014fc <stepControl+0x68>
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET
 8001542:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001546:	4851      	ldr	r0, [pc, #324]	; (800168c <stepControl+0x1f8>)
 8001548:	f002 ffa0 	bl	800448c <HAL_GPIO_ReadPin>
 800154c:	4603      	mov	r3, r0
 800154e:	2b01      	cmp	r3, #1
 8001550:	d008      	beq.n	8001564 <stepControl+0xd0>
					|| detection_load(1, sensitivity)) {
 8001552:	4b4c      	ldr	r3, [pc, #304]	; (8001684 <stepControl+0x1f0>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4619      	mov	r1, r3
 8001558:	2001      	movs	r0, #1
 800155a:	f000 f93b 	bl	80017d4 <detection_load>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d003      	beq.n	800156c <stepControl+0xd8>
				dir_flag = 0;
 8001564:	4b43      	ldr	r3, [pc, #268]	; (8001674 <stepControl+0x1e0>)
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
				break;
 800156a:	e005      	b.n	8001578 <stepControl+0xe4>
		while (nowPosition > stayPositionUp) {
 800156c:	4b42      	ldr	r3, [pc, #264]	; (8001678 <stepControl+0x1e4>)
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	4b42      	ldr	r3, [pc, #264]	; (800167c <stepControl+0x1e8>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	429a      	cmp	r2, r3
 8001576:	dcab      	bgt.n	80014d0 <stepControl+0x3c>
		motor_stop(1);
 8001578:	2001      	movs	r0, #1
 800157a:	f7ff fd8b 	bl	8001094 <motor_stop>
		dir_flag=0;
 800157e:	4b3d      	ldr	r3, [pc, #244]	; (8001674 <stepControl+0x1e0>)
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
		break;
 8001584:	e071      	b.n	800166a <stepControl+0x1d6>
		if (nowPosition < stayPositionDown) {
 8001586:	4b3c      	ldr	r3, [pc, #240]	; (8001678 <stepControl+0x1e4>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	4b41      	ldr	r3, [pc, #260]	; (8001690 <stepControl+0x1fc>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	429a      	cmp	r2, r3
 8001590:	da5d      	bge.n	800164e <stepControl+0x1ba>
			motor_control(-1, 1500);
 8001592:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8001596:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800159a:	f7ff fddb 	bl	8001154 <motor_control>
			HAL_Delay(slowValue * 100);
 800159e:	4b38      	ldr	r3, [pc, #224]	; (8001680 <stepControl+0x1ec>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2264      	movs	r2, #100	; 0x64
 80015a4:	fb02 f303 	mul.w	r3, r2, r3
 80015a8:	4618      	mov	r0, r3
 80015aa:	f001 fc95 	bl	8002ed8 <HAL_Delay>
		while (nowPosition < stayPositionDown) {
 80015ae:	e04e      	b.n	800164e <stepControl+0x1ba>
			motor_control(-1, 4000);
 80015b0:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 80015b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80015b8:	f7ff fdcc 	bl	8001154 <motor_control>
			HAL_Delay(20);
 80015bc:	2014      	movs	r0, #20
 80015be:	f001 fc8b 	bl	8002ed8 <HAL_Delay>
			detection_load(0, sensitivity);
 80015c2:	4b30      	ldr	r3, [pc, #192]	; (8001684 <stepControl+0x1f0>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4619      	mov	r1, r3
 80015c8:	2000      	movs	r0, #0
 80015ca:	f000 f903 	bl	80017d4 <detection_load>
			nowPosition++;
 80015ce:	4b2a      	ldr	r3, [pc, #168]	; (8001678 <stepControl+0x1e4>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	3301      	adds	r3, #1
 80015d4:	4a28      	ldr	r2, [pc, #160]	; (8001678 <stepControl+0x1e4>)
 80015d6:	6013      	str	r3, [r2, #0]
			for (int timer = 0; timer < 5; timer++) {
 80015d8:	2300      	movs	r3, #0
 80015da:	603b      	str	r3, [r7, #0]
 80015dc:	e01f      	b.n	800161e <stepControl+0x18a>
				HAL_Delay(1);
 80015de:	2001      	movs	r0, #1
 80015e0:	f001 fc7a 	bl	8002ed8 <HAL_Delay>
				Display(settingMode);
 80015e4:	4b28      	ldr	r3, [pc, #160]	; (8001688 <stepControl+0x1f4>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f000 f931 	bl	8001850 <Display>
				if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET
 80015ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015f2:	4826      	ldr	r0, [pc, #152]	; (800168c <stepControl+0x1f8>)
 80015f4:	f002 ff4a 	bl	800448c <HAL_GPIO_ReadPin>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d008      	beq.n	8001610 <stepControl+0x17c>
						|| detection_load(1, sensitivity)) {
 80015fe:	4b21      	ldr	r3, [pc, #132]	; (8001684 <stepControl+0x1f0>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4619      	mov	r1, r3
 8001604:	2001      	movs	r0, #1
 8001606:	f000 f8e5 	bl	80017d4 <detection_load>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d003      	beq.n	8001618 <stepControl+0x184>
					dir_flag = 0;
 8001610:	4b18      	ldr	r3, [pc, #96]	; (8001674 <stepControl+0x1e0>)
 8001612:	2200      	movs	r2, #0
 8001614:	601a      	str	r2, [r3, #0]
					break;
 8001616:	e005      	b.n	8001624 <stepControl+0x190>
			for (int timer = 0; timer < 5; timer++) {
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	3301      	adds	r3, #1
 800161c:	603b      	str	r3, [r7, #0]
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	2b04      	cmp	r3, #4
 8001622:	dddc      	ble.n	80015de <stepControl+0x14a>
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET
 8001624:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001628:	4818      	ldr	r0, [pc, #96]	; (800168c <stepControl+0x1f8>)
 800162a:	f002 ff2f 	bl	800448c <HAL_GPIO_ReadPin>
 800162e:	4603      	mov	r3, r0
 8001630:	2b01      	cmp	r3, #1
 8001632:	d008      	beq.n	8001646 <stepControl+0x1b2>
					|| detection_load(1, sensitivity)) {
 8001634:	4b13      	ldr	r3, [pc, #76]	; (8001684 <stepControl+0x1f0>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4619      	mov	r1, r3
 800163a:	2001      	movs	r0, #1
 800163c:	f000 f8ca 	bl	80017d4 <detection_load>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d003      	beq.n	800164e <stepControl+0x1ba>
				dir_flag = 0;
 8001646:	4b0b      	ldr	r3, [pc, #44]	; (8001674 <stepControl+0x1e0>)
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
				break;
 800164c:	e005      	b.n	800165a <stepControl+0x1c6>
		while (nowPosition < stayPositionDown) {
 800164e:	4b0a      	ldr	r3, [pc, #40]	; (8001678 <stepControl+0x1e4>)
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	4b0f      	ldr	r3, [pc, #60]	; (8001690 <stepControl+0x1fc>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	429a      	cmp	r2, r3
 8001658:	dbaa      	blt.n	80015b0 <stepControl+0x11c>
		motor_stop(-1);
 800165a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800165e:	f7ff fd19 	bl	8001094 <motor_stop>
		dir_flag=0;
 8001662:	4b04      	ldr	r3, [pc, #16]	; (8001674 <stepControl+0x1e0>)
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
		break;
 8001668:	bf00      	nop
	}
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	20000260 	.word	0x20000260
 8001678:	20000238 	.word	0x20000238
 800167c:	2000023c 	.word	0x2000023c
 8001680:	2000000c 	.word	0x2000000c
 8001684:	20000004 	.word	0x20000004
 8001688:	20000230 	.word	0x20000230
 800168c:	40010c00 	.word	0x40010c00
 8001690:	20000008 	.word	0x20000008

08001694 <buzzerTimes>:
void buzzerTimes(int times) {
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
	for (int x = 0; x < times; x++) {
 800169c:	2300      	movs	r3, #0
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	e014      	b.n	80016cc <buzzerTimes+0x38>
		HAL_GPIO_WritePin(GPIOA, OUTPUT_BUZZER_Pin, 1);
 80016a2:	2201      	movs	r2, #1
 80016a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016a8:	480c      	ldr	r0, [pc, #48]	; (80016dc <buzzerTimes+0x48>)
 80016aa:	f002 ff06 	bl	80044ba <HAL_GPIO_WritePin>
		HAL_Delay(100);
 80016ae:	2064      	movs	r0, #100	; 0x64
 80016b0:	f001 fc12 	bl	8002ed8 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, OUTPUT_BUZZER_Pin, 0);
 80016b4:	2200      	movs	r2, #0
 80016b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016ba:	4808      	ldr	r0, [pc, #32]	; (80016dc <buzzerTimes+0x48>)
 80016bc:	f002 fefd 	bl	80044ba <HAL_GPIO_WritePin>
		HAL_Delay(100);
 80016c0:	2064      	movs	r0, #100	; 0x64
 80016c2:	f001 fc09 	bl	8002ed8 <HAL_Delay>
	for (int x = 0; x < times; x++) {
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	3301      	adds	r3, #1
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	68fa      	ldr	r2, [r7, #12]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	dbe6      	blt.n	80016a2 <buzzerTimes+0xe>
	}

}
 80016d4:	bf00      	nop
 80016d6:	3710      	adds	r7, #16
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	40010800 	.word	0x40010800

080016e0 <clean_button_flag>:
void clean_button_flag(void) {
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
	//Usart2DmaPrintf("clena\n");
	for (i = 0; i <= 5; i++) { //clean flag
 80016e4:	4b0b      	ldr	r3, [pc, #44]	; (8001714 <clean_button_flag+0x34>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	e00a      	b.n	8001702 <clean_button_flag+0x22>
		button_flag[i] = 0;
 80016ec:	4b09      	ldr	r3, [pc, #36]	; (8001714 <clean_button_flag+0x34>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a09      	ldr	r2, [pc, #36]	; (8001718 <clean_button_flag+0x38>)
 80016f2:	2100      	movs	r1, #0
 80016f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (i = 0; i <= 5; i++) { //clean flag
 80016f8:	4b06      	ldr	r3, [pc, #24]	; (8001714 <clean_button_flag+0x34>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	3301      	adds	r3, #1
 80016fe:	4a05      	ldr	r2, [pc, #20]	; (8001714 <clean_button_flag+0x34>)
 8001700:	6013      	str	r3, [r2, #0]
 8001702:	4b04      	ldr	r3, [pc, #16]	; (8001714 <clean_button_flag+0x34>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	2b05      	cmp	r3, #5
 8001708:	ddf0      	ble.n	80016ec <clean_button_flag+0xc>
		//HAL_Delay(1);
	}
}
 800170a:	bf00      	nop
 800170c:	46bd      	mov	sp, r7
 800170e:	bc80      	pop	{r7}
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	20000954 	.word	0x20000954
 8001718:	20000268 	.word	0x20000268

0800171c <read_ADC>:
int read_ADC() {
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
	int times = 50; //
 8001722:	2332      	movs	r3, #50	; 0x32
 8001724:	607b      	str	r3, [r7, #4]
	for (i = 0, ad1 = 0, ad2 = 0; i < times;) {
 8001726:	4b25      	ldr	r3, [pc, #148]	; (80017bc <read_ADC+0xa0>)
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	4b24      	ldr	r3, [pc, #144]	; (80017c0 <read_ADC+0xa4>)
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	4b24      	ldr	r3, [pc, #144]	; (80017c4 <read_ADC+0xa8>)
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	e019      	b.n	800176e <read_ADC+0x52>
		ad1 += ADC_Value[i++];
 800173a:	4b20      	ldr	r3, [pc, #128]	; (80017bc <read_ADC+0xa0>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	1c5a      	adds	r2, r3, #1
 8001740:	491e      	ldr	r1, [pc, #120]	; (80017bc <read_ADC+0xa0>)
 8001742:	600a      	str	r2, [r1, #0]
 8001744:	4a20      	ldr	r2, [pc, #128]	; (80017c8 <read_ADC+0xac>)
 8001746:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800174a:	4b1d      	ldr	r3, [pc, #116]	; (80017c0 <read_ADC+0xa4>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4413      	add	r3, r2
 8001750:	4a1b      	ldr	r2, [pc, #108]	; (80017c0 <read_ADC+0xa4>)
 8001752:	6013      	str	r3, [r2, #0]
		ad2 += ADC_Value[i++];
 8001754:	4b19      	ldr	r3, [pc, #100]	; (80017bc <read_ADC+0xa0>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	1c5a      	adds	r2, r3, #1
 800175a:	4918      	ldr	r1, [pc, #96]	; (80017bc <read_ADC+0xa0>)
 800175c:	600a      	str	r2, [r1, #0]
 800175e:	4a1a      	ldr	r2, [pc, #104]	; (80017c8 <read_ADC+0xac>)
 8001760:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001764:	4b17      	ldr	r3, [pc, #92]	; (80017c4 <read_ADC+0xa8>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4413      	add	r3, r2
 800176a:	4a16      	ldr	r2, [pc, #88]	; (80017c4 <read_ADC+0xa8>)
 800176c:	6013      	str	r3, [r2, #0]
	for (i = 0, ad1 = 0, ad2 = 0; i < times;) {
 800176e:	4b13      	ldr	r3, [pc, #76]	; (80017bc <read_ADC+0xa0>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	429a      	cmp	r2, r3
 8001776:	dce0      	bgt.n	800173a <read_ADC+0x1e>
		//HAL_Delay(1);
	}

	real_adc1 = ad1 / (times / 2);
 8001778:	4b11      	ldr	r3, [pc, #68]	; (80017c0 <read_ADC+0xa4>)
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	0fd9      	lsrs	r1, r3, #31
 8001780:	440b      	add	r3, r1
 8001782:	105b      	asrs	r3, r3, #1
 8001784:	fbb2 f3f3 	udiv	r3, r2, r3
 8001788:	4a10      	ldr	r2, [pc, #64]	; (80017cc <read_ADC+0xb0>)
 800178a:	6013      	str	r3, [r2, #0]
	real_adc2 = ad2 / (times / 2);
 800178c:	4b0d      	ldr	r3, [pc, #52]	; (80017c4 <read_ADC+0xa8>)
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	0fd9      	lsrs	r1, r3, #31
 8001794:	440b      	add	r3, r1
 8001796:	105b      	asrs	r3, r3, #1
 8001798:	fbb2 f3f3 	udiv	r3, r2, r3
 800179c:	4a0c      	ldr	r2, [pc, #48]	; (80017d0 <read_ADC+0xb4>)
 800179e:	6013      	str	r3, [r2, #0]
	//sensitivity = real_adc2;
	if (real_adc1 <= real_adc2) {
 80017a0:	4b0a      	ldr	r3, [pc, #40]	; (80017cc <read_ADC+0xb0>)
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <read_ADC+0xb4>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d801      	bhi.n	80017b0 <read_ADC+0x94>
		return 1;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e000      	b.n	80017b2 <read_ADC+0x96>
	} else {
		return 0;
 80017b0:	2300      	movs	r3, #0
	}
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr
 80017bc:	20000954 	.word	0x20000954
 80017c0:	20000950 	.word	0x20000950
 80017c4:	20000958 	.word	0x20000958
 80017c8:	200007c0 	.word	0x200007c0
 80017cc:	2000095c 	.word	0x2000095c
 80017d0:	200007bc 	.word	0x200007bc

080017d4 <detection_load>:
//
//int time =0 ;
int detection_load(int times, uint32_t th) {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
	read_ADC();
 80017de:	f7ff ff9d 	bl	800171c <read_ADC>
	int setCount = 3;
 80017e2:	2303      	movs	r3, #3
 80017e4:	60fb      	str	r3, [r7, #12]
	if (times == 0) {
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d106      	bne.n	80017fa <detection_load+0x26>
		//keep_adc1 = real_adc1;
		maxLoad = 0;
 80017ec:	4b15      	ldr	r3, [pc, #84]	; (8001844 <detection_load+0x70>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	601a      	str	r2, [r3, #0]
		maxLoadCount = 0;
 80017f2:	4b15      	ldr	r3, [pc, #84]	; (8001848 <detection_load+0x74>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	e01e      	b.n	8001838 <detection_load+0x64>
	} else {
		maxLoadCount++;
 80017fa:	4b13      	ldr	r3, [pc, #76]	; (8001848 <detection_load+0x74>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	3301      	adds	r3, #1
 8001800:	4a11      	ldr	r2, [pc, #68]	; (8001848 <detection_load+0x74>)
 8001802:	6013      	str	r3, [r2, #0]
		if (maxLoadCount < setCount) {
 8001804:	4b10      	ldr	r3, [pc, #64]	; (8001848 <detection_load+0x74>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	68fa      	ldr	r2, [r7, #12]
 800180a:	429a      	cmp	r2, r3
 800180c:	dd0c      	ble.n	8001828 <detection_load+0x54>
			if (real_adc1 > maxLoad) {
 800180e:	4b0f      	ldr	r3, [pc, #60]	; (800184c <detection_load+0x78>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	4b0c      	ldr	r3, [pc, #48]	; (8001844 <detection_load+0x70>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	429a      	cmp	r2, r3
 8001818:	d90e      	bls.n	8001838 <detection_load+0x64>
				maxLoad = real_adc1 + th;
 800181a:	4b0c      	ldr	r3, [pc, #48]	; (800184c <detection_load+0x78>)
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	4413      	add	r3, r2
 8001822:	4a08      	ldr	r2, [pc, #32]	; (8001844 <detection_load+0x70>)
 8001824:	6013      	str	r3, [r2, #0]
 8001826:	e007      	b.n	8001838 <detection_load+0x64>
			}
		} else {
			if (real_adc1 > (maxLoad)) {
 8001828:	4b08      	ldr	r3, [pc, #32]	; (800184c <detection_load+0x78>)
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	4b05      	ldr	r3, [pc, #20]	; (8001844 <detection_load+0x70>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	429a      	cmp	r2, r3
 8001832:	d901      	bls.n	8001838 <detection_load+0x64>
				//maxLoad = real_adc1;
				return 1;
 8001834:	2301      	movs	r3, #1
 8001836:	e000      	b.n	800183a <detection_load+0x66>
			}
		}
	}
	return 0;
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000244 	.word	0x20000244
 8001848:	20000240 	.word	0x20000240
 800184c:	2000095c 	.word	0x2000095c

08001850 <Display>:

void Display(int mode) {
 8001850:	b590      	push	{r4, r7, lr}
 8001852:	b089      	sub	sp, #36	; 0x24
 8001854:	af04      	add	r7, sp, #16
 8001856:	6078      	str	r0, [r7, #4]
	ssd1306_Fill(Black);
 8001858:	2000      	movs	r0, #0
 800185a:	f001 f92d 	bl	8002ab8 <ssd1306_Fill>
	ssd1306_SetCursor(2, 0);
 800185e:	2100      	movs	r1, #0
 8001860:	2002      	movs	r0, #2
 8001862:	f001 fa7f 	bl	8002d64 <ssd1306_SetCursor>
	int line_count = 1;
 8001866:	2301      	movs	r3, #1
 8001868:	60fb      	str	r3, [r7, #12]
	if (mode == 0) {
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2b00      	cmp	r3, #0
 800186e:	f040 810f 	bne.w	8001a90 <Display+0x240>
		//snprintf(buff, sizeof(buff), "%s,", string);
		//ssd1306_WriteString(buff, Font_6x8, White);

		snprintf(buff, sizeof(buff), "%s,%s", __DATE__, __TIME__);
 8001872:	4b6c      	ldr	r3, [pc, #432]	; (8001a24 <Display+0x1d4>)
 8001874:	9300      	str	r3, [sp, #0]
 8001876:	4b6c      	ldr	r3, [pc, #432]	; (8001a28 <Display+0x1d8>)
 8001878:	4a6c      	ldr	r2, [pc, #432]	; (8001a2c <Display+0x1dc>)
 800187a:	2140      	movs	r1, #64	; 0x40
 800187c:	486c      	ldr	r0, [pc, #432]	; (8001a30 <Display+0x1e0>)
 800187e:	f006 f92b 	bl	8007ad8 <sniprintf>
		ssd1306_WriteString(buff, Font_6x8, White);
 8001882:	4a6c      	ldr	r2, [pc, #432]	; (8001a34 <Display+0x1e4>)
 8001884:	2301      	movs	r3, #1
 8001886:	ca06      	ldmia	r2, {r1, r2}
 8001888:	4869      	ldr	r0, [pc, #420]	; (8001a30 <Display+0x1e0>)
 800188a:	f001 fa45 	bl	8002d18 <ssd1306_WriteString>

		ssd1306_SetCursor(2, 8 * line_count++);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	1c5a      	adds	r2, r3, #1
 8001892:	60fa      	str	r2, [r7, #12]
 8001894:	b2db      	uxtb	r3, r3
 8001896:	00db      	lsls	r3, r3, #3
 8001898:	b2db      	uxtb	r3, r3
 800189a:	4619      	mov	r1, r3
 800189c:	2002      	movs	r0, #2
 800189e:	f001 fa61 	bl	8002d64 <ssd1306_SetCursor>
		snprintf(buff, sizeof(buff), "state:%d,%d nowP:%d", sysinfo_State,
 80018a2:	4b65      	ldr	r3, [pc, #404]	; (8001a38 <Display+0x1e8>)
 80018a4:	6819      	ldr	r1, [r3, #0]
 80018a6:	4b65      	ldr	r3, [pc, #404]	; (8001a3c <Display+0x1ec>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a65      	ldr	r2, [pc, #404]	; (8001a40 <Display+0x1f0>)
 80018ac:	6812      	ldr	r2, [r2, #0]
 80018ae:	9201      	str	r2, [sp, #4]
 80018b0:	9300      	str	r3, [sp, #0]
 80018b2:	460b      	mov	r3, r1
 80018b4:	4a63      	ldr	r2, [pc, #396]	; (8001a44 <Display+0x1f4>)
 80018b6:	2140      	movs	r1, #64	; 0x40
 80018b8:	485d      	ldr	r0, [pc, #372]	; (8001a30 <Display+0x1e0>)
 80018ba:	f006 f90d 	bl	8007ad8 <sniprintf>
				stage, nowPosition);
		ssd1306_WriteString(buff, Font_6x8, White);
 80018be:	4a5d      	ldr	r2, [pc, #372]	; (8001a34 <Display+0x1e4>)
 80018c0:	2301      	movs	r3, #1
 80018c2:	ca06      	ldmia	r2, {r1, r2}
 80018c4:	485a      	ldr	r0, [pc, #360]	; (8001a30 <Display+0x1e0>)
 80018c6:	f001 fa27 	bl	8002d18 <ssd1306_WriteString>

		snprintf(buff, sizeof(buff), "[B0]:%d,Sent:%d", real_adc1, sensitivity);
 80018ca:	4b5f      	ldr	r3, [pc, #380]	; (8001a48 <Display+0x1f8>)
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	4b5f      	ldr	r3, [pc, #380]	; (8001a4c <Display+0x1fc>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	9300      	str	r3, [sp, #0]
 80018d4:	4613      	mov	r3, r2
 80018d6:	4a5e      	ldr	r2, [pc, #376]	; (8001a50 <Display+0x200>)
 80018d8:	2140      	movs	r1, #64	; 0x40
 80018da:	4855      	ldr	r0, [pc, #340]	; (8001a30 <Display+0x1e0>)
 80018dc:	f006 f8fc 	bl	8007ad8 <sniprintf>
		ssd1306_SetCursor(2, 8 * line_count++);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	1c5a      	adds	r2, r3, #1
 80018e4:	60fa      	str	r2, [r7, #12]
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	00db      	lsls	r3, r3, #3
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	4619      	mov	r1, r3
 80018ee:	2002      	movs	r0, #2
 80018f0:	f001 fa38 	bl	8002d64 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 80018f4:	4a4f      	ldr	r2, [pc, #316]	; (8001a34 <Display+0x1e4>)
 80018f6:	2301      	movs	r3, #1
 80018f8:	ca06      	ldmia	r2, {r1, r2}
 80018fa:	484d      	ldr	r0, [pc, #308]	; (8001a30 <Display+0x1e0>)
 80018fc:	f001 fa0c 	bl	8002d18 <ssd1306_WriteString>

		snprintf(buff, sizeof(buff), "mLoad:%d count:%d", maxLoad,
 8001900:	4b54      	ldr	r3, [pc, #336]	; (8001a54 <Display+0x204>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	4b54      	ldr	r3, [pc, #336]	; (8001a58 <Display+0x208>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	9300      	str	r3, [sp, #0]
 800190a:	4613      	mov	r3, r2
 800190c:	4a53      	ldr	r2, [pc, #332]	; (8001a5c <Display+0x20c>)
 800190e:	2140      	movs	r1, #64	; 0x40
 8001910:	4847      	ldr	r0, [pc, #284]	; (8001a30 <Display+0x1e0>)
 8001912:	f006 f8e1 	bl	8007ad8 <sniprintf>
				maxLoadCount);
		ssd1306_SetCursor(2, 8 * line_count++);
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	1c5a      	adds	r2, r3, #1
 800191a:	60fa      	str	r2, [r7, #12]
 800191c:	b2db      	uxtb	r3, r3
 800191e:	00db      	lsls	r3, r3, #3
 8001920:	b2db      	uxtb	r3, r3
 8001922:	4619      	mov	r1, r3
 8001924:	2002      	movs	r0, #2
 8001926:	f001 fa1d 	bl	8002d64 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 800192a:	4a42      	ldr	r2, [pc, #264]	; (8001a34 <Display+0x1e4>)
 800192c:	2301      	movs	r3, #1
 800192e:	ca06      	ldmia	r2, {r1, r2}
 8001930:	483f      	ldr	r0, [pc, #252]	; (8001a30 <Display+0x1e0>)
 8001932:	f001 f9f1 	bl	8002d18 <ssd1306_WriteString>

		snprintf(buff, sizeof(buff), "PWM1:%d, GPIO1:%d", PWM1, OUTPUT_1_State);
 8001936:	4b4a      	ldr	r3, [pc, #296]	; (8001a60 <Display+0x210>)
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	4b4a      	ldr	r3, [pc, #296]	; (8001a64 <Display+0x214>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	9300      	str	r3, [sp, #0]
 8001940:	4613      	mov	r3, r2
 8001942:	4a49      	ldr	r2, [pc, #292]	; (8001a68 <Display+0x218>)
 8001944:	2140      	movs	r1, #64	; 0x40
 8001946:	483a      	ldr	r0, [pc, #232]	; (8001a30 <Display+0x1e0>)
 8001948:	f006 f8c6 	bl	8007ad8 <sniprintf>
		ssd1306_SetCursor(2, 8 * line_count++);
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	1c5a      	adds	r2, r3, #1
 8001950:	60fa      	str	r2, [r7, #12]
 8001952:	b2db      	uxtb	r3, r3
 8001954:	00db      	lsls	r3, r3, #3
 8001956:	b2db      	uxtb	r3, r3
 8001958:	4619      	mov	r1, r3
 800195a:	2002      	movs	r0, #2
 800195c:	f001 fa02 	bl	8002d64 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 8001960:	4a34      	ldr	r2, [pc, #208]	; (8001a34 <Display+0x1e4>)
 8001962:	2301      	movs	r3, #1
 8001964:	ca06      	ldmia	r2, {r1, r2}
 8001966:	4832      	ldr	r0, [pc, #200]	; (8001a30 <Display+0x1e0>)
 8001968:	f001 f9d6 	bl	8002d18 <ssd1306_WriteString>

		snprintf(buff, sizeof(buff), "PWM2:%d, GPIO2:%d", PWM2, OUTPUT_2_State);
 800196c:	4b3f      	ldr	r3, [pc, #252]	; (8001a6c <Display+0x21c>)
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	4b3f      	ldr	r3, [pc, #252]	; (8001a70 <Display+0x220>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	9300      	str	r3, [sp, #0]
 8001976:	4613      	mov	r3, r2
 8001978:	4a3e      	ldr	r2, [pc, #248]	; (8001a74 <Display+0x224>)
 800197a:	2140      	movs	r1, #64	; 0x40
 800197c:	482c      	ldr	r0, [pc, #176]	; (8001a30 <Display+0x1e0>)
 800197e:	f006 f8ab 	bl	8007ad8 <sniprintf>
		ssd1306_SetCursor(2, 8 * line_count++);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	1c5a      	adds	r2, r3, #1
 8001986:	60fa      	str	r2, [r7, #12]
 8001988:	b2db      	uxtb	r3, r3
 800198a:	00db      	lsls	r3, r3, #3
 800198c:	b2db      	uxtb	r3, r3
 800198e:	4619      	mov	r1, r3
 8001990:	2002      	movs	r0, #2
 8001992:	f001 f9e7 	bl	8002d64 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 8001996:	4a27      	ldr	r2, [pc, #156]	; (8001a34 <Display+0x1e4>)
 8001998:	2301      	movs	r3, #1
 800199a:	ca06      	ldmia	r2, {r1, r2}
 800199c:	4824      	ldr	r0, [pc, #144]	; (8001a30 <Display+0x1e0>)
 800199e:	f001 f9bb 	bl	8002d18 <ssd1306_WriteString>

		snprintf(buff, sizeof(buff), "button[%d]:%d,%d,%d,%d", button_State,
 80019a2:	4b35      	ldr	r3, [pc, #212]	; (8001a78 <Display+0x228>)
 80019a4:	681c      	ldr	r4, [r3, #0]
 80019a6:	4b35      	ldr	r3, [pc, #212]	; (8001a7c <Display+0x22c>)
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	4a34      	ldr	r2, [pc, #208]	; (8001a7c <Display+0x22c>)
 80019ac:	6892      	ldr	r2, [r2, #8]
 80019ae:	4933      	ldr	r1, [pc, #204]	; (8001a7c <Display+0x22c>)
 80019b0:	68c9      	ldr	r1, [r1, #12]
 80019b2:	4832      	ldr	r0, [pc, #200]	; (8001a7c <Display+0x22c>)
 80019b4:	6900      	ldr	r0, [r0, #16]
 80019b6:	9003      	str	r0, [sp, #12]
 80019b8:	9102      	str	r1, [sp, #8]
 80019ba:	9201      	str	r2, [sp, #4]
 80019bc:	9300      	str	r3, [sp, #0]
 80019be:	4623      	mov	r3, r4
 80019c0:	4a2f      	ldr	r2, [pc, #188]	; (8001a80 <Display+0x230>)
 80019c2:	2140      	movs	r1, #64	; 0x40
 80019c4:	481a      	ldr	r0, [pc, #104]	; (8001a30 <Display+0x1e0>)
 80019c6:	f006 f887 	bl	8007ad8 <sniprintf>
				button_flag[1], button_flag[2], button_flag[3], button_flag[4]);
		ssd1306_SetCursor(2, 8 * line_count++);
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	1c5a      	adds	r2, r3, #1
 80019ce:	60fa      	str	r2, [r7, #12]
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	4619      	mov	r1, r3
 80019d8:	2002      	movs	r0, #2
 80019da:	f001 f9c3 	bl	8002d64 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 80019de:	4a15      	ldr	r2, [pc, #84]	; (8001a34 <Display+0x1e4>)
 80019e0:	2301      	movs	r3, #1
 80019e2:	ca06      	ldmia	r2, {r1, r2}
 80019e4:	4812      	ldr	r0, [pc, #72]	; (8001a30 <Display+0x1e0>)
 80019e6:	f001 f997 	bl	8002d18 <ssd1306_WriteString>

		//snprintf(buff, sizeof(buff), "time:%d,%d", end, start);
		//ssd1306_SetCursor(2, 8*7);
		//ssd1306_WriteString(buff, Font_6x8, White);
		if (end > start) {
 80019ea:	4b26      	ldr	r3, [pc, #152]	; (8001a84 <Display+0x234>)
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	4b26      	ldr	r3, [pc, #152]	; (8001a88 <Display+0x238>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	429a      	cmp	r2, r3
 80019f4:	f240 815a 	bls.w	8001cac <Display+0x45c>
			snprintf(buff, sizeof(buff), "time:%d", end - start);
 80019f8:	4b22      	ldr	r3, [pc, #136]	; (8001a84 <Display+0x234>)
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	4b22      	ldr	r3, [pc, #136]	; (8001a88 <Display+0x238>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	4a22      	ldr	r2, [pc, #136]	; (8001a8c <Display+0x23c>)
 8001a04:	2140      	movs	r1, #64	; 0x40
 8001a06:	480a      	ldr	r0, [pc, #40]	; (8001a30 <Display+0x1e0>)
 8001a08:	f006 f866 	bl	8007ad8 <sniprintf>
			ssd1306_SetCursor(2, 8 * 7);
 8001a0c:	2138      	movs	r1, #56	; 0x38
 8001a0e:	2002      	movs	r0, #2
 8001a10:	f001 f9a8 	bl	8002d64 <ssd1306_SetCursor>
			ssd1306_WriteString(buff, Font_6x8, White);
 8001a14:	4a07      	ldr	r2, [pc, #28]	; (8001a34 <Display+0x1e4>)
 8001a16:	2301      	movs	r3, #1
 8001a18:	ca06      	ldmia	r2, {r1, r2}
 8001a1a:	4805      	ldr	r0, [pc, #20]	; (8001a30 <Display+0x1e0>)
 8001a1c:	f001 f97c 	bl	8002d18 <ssd1306_WriteString>
 8001a20:	e144      	b.n	8001cac <Display+0x45c>
 8001a22:	bf00      	nop
 8001a24:	0800a9b4 	.word	0x0800a9b4
 8001a28:	0800a9a0 	.word	0x0800a9a0
 8001a2c:	0800a9ac 	.word	0x0800a9ac
 8001a30:	2000075c 	.word	0x2000075c
 8001a34:	2000001c 	.word	0x2000001c
 8001a38:	20000258 	.word	0x20000258
 8001a3c:	20000224 	.word	0x20000224
 8001a40:	20000238 	.word	0x20000238
 8001a44:	0800a9c0 	.word	0x0800a9c0
 8001a48:	2000095c 	.word	0x2000095c
 8001a4c:	20000004 	.word	0x20000004
 8001a50:	0800a9d4 	.word	0x0800a9d4
 8001a54:	20000244 	.word	0x20000244
 8001a58:	20000240 	.word	0x20000240
 8001a5c:	0800a9e4 	.word	0x0800a9e4
 8001a60:	20000248 	.word	0x20000248
 8001a64:	20000250 	.word	0x20000250
 8001a68:	0800a9f8 	.word	0x0800a9f8
 8001a6c:	2000024c 	.word	0x2000024c
 8001a70:	20000254 	.word	0x20000254
 8001a74:	0800aa0c 	.word	0x0800aa0c
 8001a78:	2000025c 	.word	0x2000025c
 8001a7c:	20000268 	.word	0x20000268
 8001a80:	0800aa20 	.word	0x0800aa20
 8001a84:	2000022c 	.word	0x2000022c
 8001a88:	20000228 	.word	0x20000228
 8001a8c:	0800aa38 	.word	0x0800aa38
		}
	} else if (mode == 1) {		//setting mode
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	f040 80d2 	bne.w	8001c3c <Display+0x3ec>
		snprintf(buff, sizeof(buff), "Setting mode:%d", settingMode);
 8001a98:	4b87      	ldr	r3, [pc, #540]	; (8001cb8 <Display+0x468>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a87      	ldr	r2, [pc, #540]	; (8001cbc <Display+0x46c>)
 8001a9e:	2140      	movs	r1, #64	; 0x40
 8001aa0:	4887      	ldr	r0, [pc, #540]	; (8001cc0 <Display+0x470>)
 8001aa2:	f006 f819 	bl	8007ad8 <sniprintf>
		ssd1306_WriteString(buff, Font_6x8, White);
 8001aa6:	4a87      	ldr	r2, [pc, #540]	; (8001cc4 <Display+0x474>)
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	ca06      	ldmia	r2, {r1, r2}
 8001aac:	4884      	ldr	r0, [pc, #528]	; (8001cc0 <Display+0x470>)
 8001aae:	f001 f933 	bl	8002d18 <ssd1306_WriteString>

		ssd1306_SetCursor(2, 8 * line_count++);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	1c5a      	adds	r2, r3, #1
 8001ab6:	60fa      	str	r2, [r7, #12]
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	00db      	lsls	r3, r3, #3
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	4619      	mov	r1, r3
 8001ac0:	2002      	movs	r0, #2
 8001ac2:	f001 f94f 	bl	8002d64 <ssd1306_SetCursor>
		snprintf(buff, sizeof(buff), "button[%d]:%d,%d,%d,%d", button_State,
 8001ac6:	4b80      	ldr	r3, [pc, #512]	; (8001cc8 <Display+0x478>)
 8001ac8:	681c      	ldr	r4, [r3, #0]
 8001aca:	4b80      	ldr	r3, [pc, #512]	; (8001ccc <Display+0x47c>)
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	4a7f      	ldr	r2, [pc, #508]	; (8001ccc <Display+0x47c>)
 8001ad0:	6892      	ldr	r2, [r2, #8]
 8001ad2:	497e      	ldr	r1, [pc, #504]	; (8001ccc <Display+0x47c>)
 8001ad4:	68c9      	ldr	r1, [r1, #12]
 8001ad6:	487d      	ldr	r0, [pc, #500]	; (8001ccc <Display+0x47c>)
 8001ad8:	6900      	ldr	r0, [r0, #16]
 8001ada:	9003      	str	r0, [sp, #12]
 8001adc:	9102      	str	r1, [sp, #8]
 8001ade:	9201      	str	r2, [sp, #4]
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	4623      	mov	r3, r4
 8001ae4:	4a7a      	ldr	r2, [pc, #488]	; (8001cd0 <Display+0x480>)
 8001ae6:	2140      	movs	r1, #64	; 0x40
 8001ae8:	4875      	ldr	r0, [pc, #468]	; (8001cc0 <Display+0x470>)
 8001aea:	f005 fff5 	bl	8007ad8 <sniprintf>
				button_flag[1], button_flag[2], button_flag[3], button_flag[4]);
		ssd1306_WriteString(buff, Font_6x8, White);
 8001aee:	4a75      	ldr	r2, [pc, #468]	; (8001cc4 <Display+0x474>)
 8001af0:	2301      	movs	r3, #1
 8001af2:	ca06      	ldmia	r2, {r1, r2}
 8001af4:	4872      	ldr	r0, [pc, #456]	; (8001cc0 <Display+0x470>)
 8001af6:	f001 f90f 	bl	8002d18 <ssd1306_WriteString>
		/*
		 snprintf(buff, sizeof(buff), "[B0]:%d,KA1:%d", real_adc1, keep_adc1);
		 ssd1306_SetCursor(2, 8 * line_count++);
		 ssd1306_WriteString(buff, Font_6x8, White);
		 */
		snprintf(buff, sizeof(buff), "now:%d,up:%d,down:%d", nowPosition,
 8001afa:	4b76      	ldr	r3, [pc, #472]	; (8001cd4 <Display+0x484>)
 8001afc:	6819      	ldr	r1, [r3, #0]
 8001afe:	4b76      	ldr	r3, [pc, #472]	; (8001cd8 <Display+0x488>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a76      	ldr	r2, [pc, #472]	; (8001cdc <Display+0x48c>)
 8001b04:	6812      	ldr	r2, [r2, #0]
 8001b06:	9201      	str	r2, [sp, #4]
 8001b08:	9300      	str	r3, [sp, #0]
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	4a74      	ldr	r2, [pc, #464]	; (8001ce0 <Display+0x490>)
 8001b0e:	2140      	movs	r1, #64	; 0x40
 8001b10:	486b      	ldr	r0, [pc, #428]	; (8001cc0 <Display+0x470>)
 8001b12:	f005 ffe1 	bl	8007ad8 <sniprintf>
				stayPositionUp, stayPositionDown);
		ssd1306_SetCursor(2, 8 * line_count++);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	1c5a      	adds	r2, r3, #1
 8001b1a:	60fa      	str	r2, [r7, #12]
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	00db      	lsls	r3, r3, #3
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	4619      	mov	r1, r3
 8001b24:	2002      	movs	r0, #2
 8001b26:	f001 f91d 	bl	8002d64 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 8001b2a:	4a66      	ldr	r2, [pc, #408]	; (8001cc4 <Display+0x474>)
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	ca06      	ldmia	r2, {r1, r2}
 8001b30:	4863      	ldr	r0, [pc, #396]	; (8001cc0 <Display+0x470>)
 8001b32:	f001 f8f1 	bl	8002d18 <ssd1306_WriteString>

		snprintf(buff, sizeof(buff), "LongPress:%d", pressTimer);
 8001b36:	4b6b      	ldr	r3, [pc, #428]	; (8001ce4 <Display+0x494>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a6b      	ldr	r2, [pc, #428]	; (8001ce8 <Display+0x498>)
 8001b3c:	2140      	movs	r1, #64	; 0x40
 8001b3e:	4860      	ldr	r0, [pc, #384]	; (8001cc0 <Display+0x470>)
 8001b40:	f005 ffca 	bl	8007ad8 <sniprintf>
		ssd1306_SetCursor(2, 8 * line_count++);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	1c5a      	adds	r2, r3, #1
 8001b48:	60fa      	str	r2, [r7, #12]
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	00db      	lsls	r3, r3, #3
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	4619      	mov	r1, r3
 8001b52:	2002      	movs	r0, #2
 8001b54:	f001 f906 	bl	8002d64 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 8001b58:	4a5a      	ldr	r2, [pc, #360]	; (8001cc4 <Display+0x474>)
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	ca06      	ldmia	r2, {r1, r2}
 8001b5e:	4858      	ldr	r0, [pc, #352]	; (8001cc0 <Display+0x470>)
 8001b60:	f001 f8da 	bl	8002d18 <ssd1306_WriteString>

		snprintf(buff, sizeof(buff), "DIR:%d,nowP:%d", setDir_flag,
 8001b64:	4b61      	ldr	r3, [pc, #388]	; (8001cec <Display+0x49c>)
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	4b5a      	ldr	r3, [pc, #360]	; (8001cd4 <Display+0x484>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	4613      	mov	r3, r2
 8001b70:	4a5f      	ldr	r2, [pc, #380]	; (8001cf0 <Display+0x4a0>)
 8001b72:	2140      	movs	r1, #64	; 0x40
 8001b74:	4852      	ldr	r0, [pc, #328]	; (8001cc0 <Display+0x470>)
 8001b76:	f005 ffaf 	bl	8007ad8 <sniprintf>
				nowPosition);
		ssd1306_SetCursor(2, 8 * line_count++);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	1c5a      	adds	r2, r3, #1
 8001b7e:	60fa      	str	r2, [r7, #12]
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	00db      	lsls	r3, r3, #3
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	4619      	mov	r1, r3
 8001b88:	2002      	movs	r0, #2
 8001b8a:	f001 f8eb 	bl	8002d64 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 8001b8e:	4a4d      	ldr	r2, [pc, #308]	; (8001cc4 <Display+0x474>)
 8001b90:	2301      	movs	r3, #1
 8001b92:	ca06      	ldmia	r2, {r1, r2}
 8001b94:	484a      	ldr	r0, [pc, #296]	; (8001cc0 <Display+0x470>)
 8001b96:	f001 f8bf 	bl	8002d18 <ssd1306_WriteString>

		snprintf(buff, sizeof(buff), "PWM1:%d, GPIO1:%d", PWM1, OUTPUT_1_State);
 8001b9a:	4b56      	ldr	r3, [pc, #344]	; (8001cf4 <Display+0x4a4>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	4b56      	ldr	r3, [pc, #344]	; (8001cf8 <Display+0x4a8>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	9300      	str	r3, [sp, #0]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	4a55      	ldr	r2, [pc, #340]	; (8001cfc <Display+0x4ac>)
 8001ba8:	2140      	movs	r1, #64	; 0x40
 8001baa:	4845      	ldr	r0, [pc, #276]	; (8001cc0 <Display+0x470>)
 8001bac:	f005 ff94 	bl	8007ad8 <sniprintf>
		ssd1306_SetCursor(2, 8 * line_count++);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	1c5a      	adds	r2, r3, #1
 8001bb4:	60fa      	str	r2, [r7, #12]
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	00db      	lsls	r3, r3, #3
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	2002      	movs	r0, #2
 8001bc0:	f001 f8d0 	bl	8002d64 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 8001bc4:	4a3f      	ldr	r2, [pc, #252]	; (8001cc4 <Display+0x474>)
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	ca06      	ldmia	r2, {r1, r2}
 8001bca:	483d      	ldr	r0, [pc, #244]	; (8001cc0 <Display+0x470>)
 8001bcc:	f001 f8a4 	bl	8002d18 <ssd1306_WriteString>

		snprintf(buff, sizeof(buff), "PWM2:%d, GPIO2:%d", PWM2, OUTPUT_2_State);
 8001bd0:	4b4b      	ldr	r3, [pc, #300]	; (8001d00 <Display+0x4b0>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	4b4b      	ldr	r3, [pc, #300]	; (8001d04 <Display+0x4b4>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	4a4a      	ldr	r2, [pc, #296]	; (8001d08 <Display+0x4b8>)
 8001bde:	2140      	movs	r1, #64	; 0x40
 8001be0:	4837      	ldr	r0, [pc, #220]	; (8001cc0 <Display+0x470>)
 8001be2:	f005 ff79 	bl	8007ad8 <sniprintf>
		ssd1306_SetCursor(2, 8 * line_count++);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	1c5a      	adds	r2, r3, #1
 8001bea:	60fa      	str	r2, [r7, #12]
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	00db      	lsls	r3, r3, #3
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	2002      	movs	r0, #2
 8001bf6:	f001 f8b5 	bl	8002d64 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 8001bfa:	4a32      	ldr	r2, [pc, #200]	; (8001cc4 <Display+0x474>)
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	ca06      	ldmia	r2, {r1, r2}
 8001c00:	482f      	ldr	r0, [pc, #188]	; (8001cc0 <Display+0x470>)
 8001c02:	f001 f889 	bl	8002d18 <ssd1306_WriteString>

		if (end > start) {
 8001c06:	4b41      	ldr	r3, [pc, #260]	; (8001d0c <Display+0x4bc>)
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	4b41      	ldr	r3, [pc, #260]	; (8001d10 <Display+0x4c0>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d94c      	bls.n	8001cac <Display+0x45c>
			snprintf(buff, sizeof(buff), "time:%d", end - start);
 8001c12:	4b3e      	ldr	r3, [pc, #248]	; (8001d0c <Display+0x4bc>)
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	4b3e      	ldr	r3, [pc, #248]	; (8001d10 <Display+0x4c0>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	4a3d      	ldr	r2, [pc, #244]	; (8001d14 <Display+0x4c4>)
 8001c1e:	2140      	movs	r1, #64	; 0x40
 8001c20:	4827      	ldr	r0, [pc, #156]	; (8001cc0 <Display+0x470>)
 8001c22:	f005 ff59 	bl	8007ad8 <sniprintf>
			ssd1306_SetCursor(2, 8 * 7);
 8001c26:	2138      	movs	r1, #56	; 0x38
 8001c28:	2002      	movs	r0, #2
 8001c2a:	f001 f89b 	bl	8002d64 <ssd1306_SetCursor>
			ssd1306_WriteString(buff, Font_6x8, White);
 8001c2e:	4a25      	ldr	r2, [pc, #148]	; (8001cc4 <Display+0x474>)
 8001c30:	2301      	movs	r3, #1
 8001c32:	ca06      	ldmia	r2, {r1, r2}
 8001c34:	4822      	ldr	r0, [pc, #136]	; (8001cc0 <Display+0x470>)
 8001c36:	f001 f86f 	bl	8002d18 <ssd1306_WriteString>
 8001c3a:	e037      	b.n	8001cac <Display+0x45c>
		}

	} else if (mode == 2) {		//setting mode
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d117      	bne.n	8001c72 <Display+0x422>
		snprintf(buff, sizeof(buff), "s_Value:%d", sensitivityValue);
 8001c42:	4b35      	ldr	r3, [pc, #212]	; (8001d18 <Display+0x4c8>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a35      	ldr	r2, [pc, #212]	; (8001d1c <Display+0x4cc>)
 8001c48:	2140      	movs	r1, #64	; 0x40
 8001c4a:	481d      	ldr	r0, [pc, #116]	; (8001cc0 <Display+0x470>)
 8001c4c:	f005 ff44 	bl	8007ad8 <sniprintf>
		ssd1306_SetCursor(2, 8 * line_count++);
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	1c5a      	adds	r2, r3, #1
 8001c54:	60fa      	str	r2, [r7, #12]
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	00db      	lsls	r3, r3, #3
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	2002      	movs	r0, #2
 8001c60:	f001 f880 	bl	8002d64 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 8001c64:	4a17      	ldr	r2, [pc, #92]	; (8001cc4 <Display+0x474>)
 8001c66:	2301      	movs	r3, #1
 8001c68:	ca06      	ldmia	r2, {r1, r2}
 8001c6a:	4815      	ldr	r0, [pc, #84]	; (8001cc0 <Display+0x470>)
 8001c6c:	f001 f854 	bl	8002d18 <ssd1306_WriteString>
 8001c70:	e01c      	b.n	8001cac <Display+0x45c>

	} else if (mode == 3) {		//setting mode
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2b03      	cmp	r3, #3
 8001c76:	d119      	bne.n	8001cac <Display+0x45c>
		snprintf(buff, sizeof(buff), "slowValue:%dms", slowValue * 100);
 8001c78:	4b29      	ldr	r3, [pc, #164]	; (8001d20 <Display+0x4d0>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2264      	movs	r2, #100	; 0x64
 8001c7e:	fb02 f303 	mul.w	r3, r2, r3
 8001c82:	4a28      	ldr	r2, [pc, #160]	; (8001d24 <Display+0x4d4>)
 8001c84:	2140      	movs	r1, #64	; 0x40
 8001c86:	480e      	ldr	r0, [pc, #56]	; (8001cc0 <Display+0x470>)
 8001c88:	f005 ff26 	bl	8007ad8 <sniprintf>
		ssd1306_SetCursor(2, 8 * line_count++);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	1c5a      	adds	r2, r3, #1
 8001c90:	60fa      	str	r2, [r7, #12]
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	00db      	lsls	r3, r3, #3
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	4619      	mov	r1, r3
 8001c9a:	2002      	movs	r0, #2
 8001c9c:	f001 f862 	bl	8002d64 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 8001ca0:	4a08      	ldr	r2, [pc, #32]	; (8001cc4 <Display+0x474>)
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	ca06      	ldmia	r2, {r1, r2}
 8001ca6:	4806      	ldr	r0, [pc, #24]	; (8001cc0 <Display+0x470>)
 8001ca8:	f001 f836 	bl	8002d18 <ssd1306_WriteString>

	}
	ssd1306_UpdateScreen();
 8001cac:	f000 ff26 	bl	8002afc <ssd1306_UpdateScreen>

}
 8001cb0:	bf00      	nop
 8001cb2:	3714      	adds	r7, #20
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd90      	pop	{r4, r7, pc}
 8001cb8:	20000230 	.word	0x20000230
 8001cbc:	0800aa40 	.word	0x0800aa40
 8001cc0:	2000075c 	.word	0x2000075c
 8001cc4:	2000001c 	.word	0x2000001c
 8001cc8:	2000025c 	.word	0x2000025c
 8001ccc:	20000268 	.word	0x20000268
 8001cd0:	0800aa20 	.word	0x0800aa20
 8001cd4:	20000238 	.word	0x20000238
 8001cd8:	2000023c 	.word	0x2000023c
 8001cdc:	20000008 	.word	0x20000008
 8001ce0:	0800aa50 	.word	0x0800aa50
 8001ce4:	20000234 	.word	0x20000234
 8001ce8:	0800aa68 	.word	0x0800aa68
 8001cec:	20000264 	.word	0x20000264
 8001cf0:	0800aa78 	.word	0x0800aa78
 8001cf4:	20000248 	.word	0x20000248
 8001cf8:	20000250 	.word	0x20000250
 8001cfc:	0800a9f8 	.word	0x0800a9f8
 8001d00:	2000024c 	.word	0x2000024c
 8001d04:	20000254 	.word	0x20000254
 8001d08:	0800aa0c 	.word	0x0800aa0c
 8001d0c:	2000022c 	.word	0x2000022c
 8001d10:	20000228 	.word	0x20000228
 8001d14:	0800aa38 	.word	0x0800aa38
 8001d18:	20000010 	.word	0x20000010
 8001d1c:	0800aa88 	.word	0x0800aa88
 8001d20:	2000000c 	.word	0x2000000c
 8001d24:	0800aa94 	.word	0x0800aa94

08001d28 <read_GPIO>:
	if (!i) {
		str[i++] = '0';
	}
	str[i] = 0;
}
int read_GPIO(int th) {
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
	int state = 0;
 8001d30:	2300      	movs	r3, #0
 8001d32:	60fb      	str	r3, [r7, #12]
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_SET) {
 8001d34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d38:	482d      	ldr	r0, [pc, #180]	; (8001df0 <read_GPIO+0xc8>)
 8001d3a:	f002 fba7 	bl	800448c <HAL_GPIO_ReadPin>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d104      	bne.n	8001d4e <read_GPIO+0x26>
		button_flag[1]++;
 8001d44:	4b2b      	ldr	r3, [pc, #172]	; (8001df4 <read_GPIO+0xcc>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	4a2a      	ldr	r2, [pc, #168]	; (8001df4 <read_GPIO+0xcc>)
 8001d4c:	6053      	str	r3, [r2, #4]
		//Flash_Write_Data(0x0801FBF8 , "A");
	}
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET) {
 8001d4e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d52:	4827      	ldr	r0, [pc, #156]	; (8001df0 <read_GPIO+0xc8>)
 8001d54:	f002 fb9a 	bl	800448c <HAL_GPIO_ReadPin>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d104      	bne.n	8001d68 <read_GPIO+0x40>
		button_flag[2]++;
 8001d5e:	4b25      	ldr	r3, [pc, #148]	; (8001df4 <read_GPIO+0xcc>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	3301      	adds	r3, #1
 8001d64:	4a23      	ldr	r2, [pc, #140]	; (8001df4 <read_GPIO+0xcc>)
 8001d66:	6093      	str	r3, [r2, #8]
	}
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_SET) {
 8001d68:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d6c:	4820      	ldr	r0, [pc, #128]	; (8001df0 <read_GPIO+0xc8>)
 8001d6e:	f002 fb8d 	bl	800448c <HAL_GPIO_ReadPin>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d104      	bne.n	8001d82 <read_GPIO+0x5a>
		button_flag[3]++;
 8001d78:	4b1e      	ldr	r3, [pc, #120]	; (8001df4 <read_GPIO+0xcc>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	4a1d      	ldr	r2, [pc, #116]	; (8001df4 <read_GPIO+0xcc>)
 8001d80:	60d3      	str	r3, [r2, #12]
	}
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == GPIO_PIN_SET) {
 8001d82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d86:	481a      	ldr	r0, [pc, #104]	; (8001df0 <read_GPIO+0xc8>)
 8001d88:	f002 fb80 	bl	800448c <HAL_GPIO_ReadPin>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d104      	bne.n	8001d9c <read_GPIO+0x74>
		button_flag[4]++;
 8001d92:	4b18      	ldr	r3, [pc, #96]	; (8001df4 <read_GPIO+0xcc>)
 8001d94:	691b      	ldr	r3, [r3, #16]
 8001d96:	3301      	adds	r3, #1
 8001d98:	4a16      	ldr	r2, [pc, #88]	; (8001df4 <read_GPIO+0xcc>)
 8001d9a:	6113      	str	r3, [r2, #16]
		//Flash_Write_Data(0x0801FBF8 , "D");
	}

	if (button_flag[1] >= th)
 8001d9c:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <read_GPIO+0xcc>)
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	dc01      	bgt.n	8001daa <read_GPIO+0x82>
		state = 1;
 8001da6:	2301      	movs	r3, #1
 8001da8:	60fb      	str	r3, [r7, #12]
	if (button_flag[2] >= th)
 8001daa:	4b12      	ldr	r3, [pc, #72]	; (8001df4 <read_GPIO+0xcc>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	dc02      	bgt.n	8001dba <read_GPIO+0x92>
		state = state + 2;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	3302      	adds	r3, #2
 8001db8:	60fb      	str	r3, [r7, #12]
	if (button_flag[3] >= th)
 8001dba:	4b0e      	ldr	r3, [pc, #56]	; (8001df4 <read_GPIO+0xcc>)
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	dc02      	bgt.n	8001dca <read_GPIO+0xa2>
		state = state + 4;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	3304      	adds	r3, #4
 8001dc8:	60fb      	str	r3, [r7, #12]
	if (button_flag[4] >= th)
 8001dca:	4b0a      	ldr	r3, [pc, #40]	; (8001df4 <read_GPIO+0xcc>)
 8001dcc:	691b      	ldr	r3, [r3, #16]
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	dc02      	bgt.n	8001dda <read_GPIO+0xb2>
		state = state + 8;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	3308      	adds	r3, #8
 8001dd8:	60fb      	str	r3, [r7, #12]
	if (state == 0)
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d101      	bne.n	8001de4 <read_GPIO+0xbc>
		clean_button_flag();
 8001de0:	f7ff fc7e 	bl	80016e0 <clean_button_flag>
	return state;
 8001de4:	68fb      	ldr	r3, [r7, #12]
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3710      	adds	r7, #16
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40010c00 	.word	0x40010c00
 8001df4:	20000268 	.word	0x20000268

08001df8 <check_buttom>:
int check_buttom() {
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
	//

	button_State = read_GPIO(1);
 8001dfe:	2001      	movs	r0, #1
 8001e00:	f7ff ff92 	bl	8001d28 <read_GPIO>
 8001e04:	4603      	mov	r3, r0
 8001e06:	461a      	mov	r2, r3
 8001e08:	4b99      	ldr	r3, [pc, #612]	; (8002070 <check_buttom+0x278>)
 8001e0a:	601a      	str	r2, [r3, #0]
	int exitSetTime = 8000;
 8001e0c:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8001e10:	607b      	str	r3, [r7, #4]

	if (settingMode == 0) {
 8001e12:	4b98      	ldr	r3, [pc, #608]	; (8002074 <check_buttom+0x27c>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d14d      	bne.n	8001eb6 <check_buttom+0xbe>
		if (button_State == 1) {
 8001e1a:	4b95      	ldr	r3, [pc, #596]	; (8002070 <check_buttom+0x278>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d10a      	bne.n	8001e38 <check_buttom+0x40>
			//
			end = start + runtime;
 8001e22:	4b95      	ldr	r3, [pc, #596]	; (8002078 <check_buttom+0x280>)
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	4b95      	ldr	r3, [pc, #596]	; (800207c <check_buttom+0x284>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	4a94      	ldr	r2, [pc, #592]	; (8002080 <check_buttom+0x288>)
 8001e2e:	6013      	str	r3, [r2, #0]
			dir_flag = 1;
 8001e30:	4b94      	ldr	r3, [pc, #592]	; (8002084 <check_buttom+0x28c>)
 8001e32:	2201      	movs	r2, #1
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	e1dd      	b.n	80021f4 <check_buttom+0x3fc>
		} else if (button_State == 4) {
 8001e38:	4b8d      	ldr	r3, [pc, #564]	; (8002070 <check_buttom+0x278>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2b04      	cmp	r3, #4
 8001e3e:	d10a      	bne.n	8001e56 <check_buttom+0x5e>
			//
			end = start + runtime;
 8001e40:	4b8d      	ldr	r3, [pc, #564]	; (8002078 <check_buttom+0x280>)
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	4b8d      	ldr	r3, [pc, #564]	; (800207c <check_buttom+0x284>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4413      	add	r3, r2
 8001e4a:	4a8d      	ldr	r2, [pc, #564]	; (8002080 <check_buttom+0x288>)
 8001e4c:	6013      	str	r3, [r2, #0]
			dir_flag = 4;
 8001e4e:	4b8d      	ldr	r3, [pc, #564]	; (8002084 <check_buttom+0x28c>)
 8001e50:	2204      	movs	r2, #4
 8001e52:	601a      	str	r2, [r3, #0]
 8001e54:	e1ce      	b.n	80021f4 <check_buttom+0x3fc>
		} else if (button_State == 2) {
 8001e56:	4b86      	ldr	r3, [pc, #536]	; (8002070 <check_buttom+0x278>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d108      	bne.n	8001e70 <check_buttom+0x78>
			//
			end = start;
 8001e5e:	4b86      	ldr	r3, [pc, #536]	; (8002078 <check_buttom+0x280>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a87      	ldr	r2, [pc, #540]	; (8002080 <check_buttom+0x288>)
 8001e64:	6013      	str	r3, [r2, #0]
			motor_control(0, 0);
 8001e66:	2100      	movs	r1, #0
 8001e68:	2000      	movs	r0, #0
 8001e6a:	f7ff f973 	bl	8001154 <motor_control>
 8001e6e:	e1c1      	b.n	80021f4 <check_buttom+0x3fc>
		} else if (button_State == 5) {
 8001e70:	4b7f      	ldr	r3, [pc, #508]	; (8002070 <check_buttom+0x278>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2b05      	cmp	r3, #5
 8001e76:	d108      	bne.n	8001e8a <check_buttom+0x92>
			// 
			end = start;
 8001e78:	4b7f      	ldr	r3, [pc, #508]	; (8002078 <check_buttom+0x280>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a80      	ldr	r2, [pc, #512]	; (8002080 <check_buttom+0x288>)
 8001e7e:	6013      	str	r3, [r2, #0]
			motor_control(0, 0);
 8001e80:	2100      	movs	r1, #0
 8001e82:	2000      	movs	r0, #0
 8001e84:	f7ff f966 	bl	8001154 <motor_control>
 8001e88:	e1b4      	b.n	80021f4 <check_buttom+0x3fc>
		} else if (button_State == 8) {
 8001e8a:	4b79      	ldr	r3, [pc, #484]	; (8002070 <check_buttom+0x278>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2b08      	cmp	r3, #8
 8001e90:	f040 81b0 	bne.w	80021f4 <check_buttom+0x3fc>
			//
			motor_control(0, 0);
 8001e94:	2100      	movs	r1, #0
 8001e96:	2000      	movs	r0, #0
 8001e98:	f7ff f95c 	bl	8001154 <motor_control>
			end = start + exitSetTime;
 8001e9c:	4b76      	ldr	r3, [pc, #472]	; (8002078 <check_buttom+0x280>)
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4413      	add	r3, r2
 8001ea4:	4a76      	ldr	r2, [pc, #472]	; (8002080 <check_buttom+0x288>)
 8001ea6:	6013      	str	r3, [r2, #0]
			//motor_point(100);
			settingMode = 1;
 8001ea8:	4b72      	ldr	r3, [pc, #456]	; (8002074 <check_buttom+0x27c>)
 8001eaa:	2201      	movs	r2, #1
 8001eac:	601a      	str	r2, [r3, #0]
			buzzerTimes(3);
 8001eae:	2003      	movs	r0, #3
 8001eb0:	f7ff fbf0 	bl	8001694 <buzzerTimes>
 8001eb4:	e19e      	b.n	80021f4 <check_buttom+0x3fc>
		}
	} else {

		if (button_State > 0) {
 8001eb6:	4b6e      	ldr	r3, [pc, #440]	; (8002070 <check_buttom+0x278>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d005      	beq.n	8001eca <check_buttom+0xd2>
			end = start + exitSetTime;
 8001ebe:	4b6e      	ldr	r3, [pc, #440]	; (8002078 <check_buttom+0x280>)
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4413      	add	r3, r2
 8001ec6:	4a6e      	ldr	r2, [pc, #440]	; (8002080 <check_buttom+0x288>)
 8001ec8:	6013      	str	r3, [r2, #0]
		}
		if (button_State == 1) {//shrot press is move ,long press into set adc-power.
 8001eca:	4b69      	ldr	r3, [pc, #420]	; (8002070 <check_buttom+0x278>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	f040 8094 	bne.w	8001ffc <check_buttom+0x204>
			while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_SET) {
 8001ed4:	e009      	b.n	8001eea <check_buttom+0xf2>
				pressTimer++;
 8001ed6:	4b6c      	ldr	r3, [pc, #432]	; (8002088 <check_buttom+0x290>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	3301      	adds	r3, #1
 8001edc:	4a6a      	ldr	r2, [pc, #424]	; (8002088 <check_buttom+0x290>)
 8001ede:	6013      	str	r3, [r2, #0]
				Display(settingMode);
 8001ee0:	4b64      	ldr	r3, [pc, #400]	; (8002074 <check_buttom+0x27c>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff fcb3 	bl	8001850 <Display>
			while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_SET) {
 8001eea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001eee:	4867      	ldr	r0, [pc, #412]	; (800208c <check_buttom+0x294>)
 8001ef0:	f002 facc 	bl	800448c <HAL_GPIO_ReadPin>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d0ed      	beq.n	8001ed6 <check_buttom+0xde>
			}
			//pressTimer++;
			if (pressTimer > 5) {
 8001efa:	4b63      	ldr	r3, [pc, #396]	; (8002088 <check_buttom+0x290>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2b05      	cmp	r3, #5
 8001f00:	dd5f      	ble.n	8001fc2 <check_buttom+0x1ca>
				pressTimer = 0;
 8001f02:	4b61      	ldr	r3, [pc, #388]	; (8002088 <check_buttom+0x290>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
				settingMode = 2;
 8001f08:	4b5a      	ldr	r3, [pc, #360]	; (8002074 <check_buttom+0x27c>)
 8001f0a:	2202      	movs	r2, #2
 8001f0c:	601a      	str	r2, [r3, #0]
				while (settingMode == 2) {
 8001f0e:	e053      	b.n	8001fb8 <check_buttom+0x1c0>
					Display(settingMode);
 8001f10:	4b58      	ldr	r3, [pc, #352]	; (8002074 <check_buttom+0x27c>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7ff fc9b 	bl	8001850 <Display>
					if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_SET) {
 8001f1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f1e:	485b      	ldr	r0, [pc, #364]	; (800208c <check_buttom+0x294>)
 8001f20:	f002 fab4 	bl	800448c <HAL_GPIO_ReadPin>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d10e      	bne.n	8001f48 <check_buttom+0x150>
						if (sensitivityValue <= 1000) {
 8001f2a:	4b59      	ldr	r3, [pc, #356]	; (8002090 <check_buttom+0x298>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f32:	dc05      	bgt.n	8001f40 <check_buttom+0x148>
							sensitivityValue += 20;
 8001f34:	4b56      	ldr	r3, [pc, #344]	; (8002090 <check_buttom+0x298>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	3314      	adds	r3, #20
 8001f3a:	4a55      	ldr	r2, [pc, #340]	; (8002090 <check_buttom+0x298>)
 8001f3c:	6013      	str	r3, [r2, #0]
 8001f3e:	e003      	b.n	8001f48 <check_buttom+0x150>
						} else {
							sensitivityValue = 1000;
 8001f40:	4b53      	ldr	r3, [pc, #332]	; (8002090 <check_buttom+0x298>)
 8001f42:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f46:	601a      	str	r2, [r3, #0]
						}
					}
					if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET) {
 8001f48:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f4c:	484f      	ldr	r0, [pc, #316]	; (800208c <check_buttom+0x294>)
 8001f4e:	f002 fa9d 	bl	800448c <HAL_GPIO_ReadPin>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d10c      	bne.n	8001f72 <check_buttom+0x17a>
						settingMode = 1;
 8001f58:	4b46      	ldr	r3, [pc, #280]	; (8002074 <check_buttom+0x27c>)
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	601a      	str	r2, [r3, #0]
						sensitivity = sensitivityValue;
 8001f5e:	4b4c      	ldr	r3, [pc, #304]	; (8002090 <check_buttom+0x298>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	461a      	mov	r2, r3
 8001f64:	4b4b      	ldr	r3, [pc, #300]	; (8002094 <check_buttom+0x29c>)
 8001f66:	601a      	str	r2, [r3, #0]
						buzzerTimes(3);
 8001f68:	2003      	movs	r0, #3
 8001f6a:	f7ff fb93 	bl	8001694 <buzzerTimes>
						KeepSet();
 8001f6e:	f7ff f9fb 	bl	8001368 <KeepSet>
					}
					if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_SET) {
 8001f72:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f76:	4845      	ldr	r0, [pc, #276]	; (800208c <check_buttom+0x294>)
 8001f78:	f002 fa88 	bl	800448c <HAL_GPIO_ReadPin>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d10c      	bne.n	8001f9c <check_buttom+0x1a4>
						if (sensitivityValue >= 20) {
 8001f82:	4b43      	ldr	r3, [pc, #268]	; (8002090 <check_buttom+0x298>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2b13      	cmp	r3, #19
 8001f88:	dd05      	ble.n	8001f96 <check_buttom+0x19e>
							sensitivityValue -= 20;
 8001f8a:	4b41      	ldr	r3, [pc, #260]	; (8002090 <check_buttom+0x298>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	3b14      	subs	r3, #20
 8001f90:	4a3f      	ldr	r2, [pc, #252]	; (8002090 <check_buttom+0x298>)
 8001f92:	6013      	str	r3, [r2, #0]
 8001f94:	e002      	b.n	8001f9c <check_buttom+0x1a4>
						} else {
							sensitivityValue = 0;
 8001f96:	4b3e      	ldr	r3, [pc, #248]	; (8002090 <check_buttom+0x298>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
						}
					}
					if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == GPIO_PIN_SET) {
 8001f9c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fa0:	483a      	ldr	r0, [pc, #232]	; (800208c <check_buttom+0x294>)
 8001fa2:	f002 fa73 	bl	800448c <HAL_GPIO_ReadPin>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d102      	bne.n	8001fb2 <check_buttom+0x1ba>
						settingMode = 1;
 8001fac:	4b31      	ldr	r3, [pc, #196]	; (8002074 <check_buttom+0x27c>)
 8001fae:	2201      	movs	r2, #1
 8001fb0:	601a      	str	r2, [r3, #0]
					}
					HAL_Delay(250);
 8001fb2:	20fa      	movs	r0, #250	; 0xfa
 8001fb4:	f000 ff90 	bl	8002ed8 <HAL_Delay>
				while (settingMode == 2) {
 8001fb8:	4b2e      	ldr	r3, [pc, #184]	; (8002074 <check_buttom+0x27c>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d0a7      	beq.n	8001f10 <check_buttom+0x118>
 8001fc0:	e118      	b.n	80021f4 <check_buttom+0x3fc>
				}
			} else {
				motor_control(1, 4000);
 8001fc2:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8001fc6:	2001      	movs	r0, #1
 8001fc8:	f7ff f8c4 	bl	8001154 <motor_control>
				HAL_Delay(500);
 8001fcc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001fd0:	f000 ff82 	bl	8002ed8 <HAL_Delay>
				motor_control(0, 0);
 8001fd4:	2100      	movs	r1, #0
 8001fd6:	2000      	movs	r0, #0
 8001fd8:	f7ff f8bc 	bl	8001154 <motor_control>
				if (nowPosition >= 1000) {
 8001fdc:	4b2e      	ldr	r3, [pc, #184]	; (8002098 <check_buttom+0x2a0>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001fe4:	db04      	blt.n	8001ff0 <check_buttom+0x1f8>
					nowPosition = 1000;
 8001fe6:	4b2c      	ldr	r3, [pc, #176]	; (8002098 <check_buttom+0x2a0>)
 8001fe8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fec:	601a      	str	r2, [r3, #0]
 8001fee:	e101      	b.n	80021f4 <check_buttom+0x3fc>
				} else {
					nowPosition++;
 8001ff0:	4b29      	ldr	r3, [pc, #164]	; (8002098 <check_buttom+0x2a0>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	4a28      	ldr	r2, [pc, #160]	; (8002098 <check_buttom+0x2a0>)
 8001ff8:	6013      	str	r3, [r2, #0]
 8001ffa:	e0fb      	b.n	80021f4 <check_buttom+0x3fc>
				}

			}

		} else if (button_State == 4) {	//shrot press is move ,long press into set slow-val.
 8001ffc:	4b1c      	ldr	r3, [pc, #112]	; (8002070 <check_buttom+0x278>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2b04      	cmp	r3, #4
 8002002:	f040 80a4 	bne.w	800214e <check_buttom+0x356>
			while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_SET) {
 8002006:	e009      	b.n	800201c <check_buttom+0x224>
				pressTimer++;
 8002008:	4b1f      	ldr	r3, [pc, #124]	; (8002088 <check_buttom+0x290>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	3301      	adds	r3, #1
 800200e:	4a1e      	ldr	r2, [pc, #120]	; (8002088 <check_buttom+0x290>)
 8002010:	6013      	str	r3, [r2, #0]
				Display(settingMode);
 8002012:	4b18      	ldr	r3, [pc, #96]	; (8002074 <check_buttom+0x27c>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff fc1a 	bl	8001850 <Display>
			while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_SET) {
 800201c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002020:	481a      	ldr	r0, [pc, #104]	; (800208c <check_buttom+0x294>)
 8002022:	f002 fa33 	bl	800448c <HAL_GPIO_ReadPin>
 8002026:	4603      	mov	r3, r0
 8002028:	2b01      	cmp	r3, #1
 800202a:	d0ed      	beq.n	8002008 <check_buttom+0x210>
			}
			//pressTimer++;
			if (pressTimer > 5) {
 800202c:	4b16      	ldr	r3, [pc, #88]	; (8002088 <check_buttom+0x290>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2b05      	cmp	r3, #5
 8002032:	dd70      	ble.n	8002116 <check_buttom+0x31e>
				pressTimer = 0;
 8002034:	4b14      	ldr	r3, [pc, #80]	; (8002088 <check_buttom+0x290>)
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
				settingMode = 3;
 800203a:	4b0e      	ldr	r3, [pc, #56]	; (8002074 <check_buttom+0x27c>)
 800203c:	2203      	movs	r2, #3
 800203e:	601a      	str	r2, [r3, #0]
				while (settingMode == 3) {
 8002040:	e064      	b.n	800210c <check_buttom+0x314>
					Display(settingMode);
 8002042:	4b0c      	ldr	r3, [pc, #48]	; (8002074 <check_buttom+0x27c>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff fc02 	bl	8001850 <Display>
					if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_SET) {
 800204c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002050:	480e      	ldr	r0, [pc, #56]	; (800208c <check_buttom+0x294>)
 8002052:	f002 fa1b 	bl	800448c <HAL_GPIO_ReadPin>
 8002056:	4603      	mov	r3, r0
 8002058:	2b01      	cmp	r3, #1
 800205a:	d124      	bne.n	80020a6 <check_buttom+0x2ae>
						if (slowValue <= 100) {
 800205c:	4b0f      	ldr	r3, [pc, #60]	; (800209c <check_buttom+0x2a4>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2b64      	cmp	r3, #100	; 0x64
 8002062:	dc1d      	bgt.n	80020a0 <check_buttom+0x2a8>
							slowValue += 1;
 8002064:	4b0d      	ldr	r3, [pc, #52]	; (800209c <check_buttom+0x2a4>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	3301      	adds	r3, #1
 800206a:	4a0c      	ldr	r2, [pc, #48]	; (800209c <check_buttom+0x2a4>)
 800206c:	6013      	str	r3, [r2, #0]
 800206e:	e01a      	b.n	80020a6 <check_buttom+0x2ae>
 8002070:	2000025c 	.word	0x2000025c
 8002074:	20000230 	.word	0x20000230
 8002078:	20000228 	.word	0x20000228
 800207c:	20000000 	.word	0x20000000
 8002080:	2000022c 	.word	0x2000022c
 8002084:	20000260 	.word	0x20000260
 8002088:	20000234 	.word	0x20000234
 800208c:	40010c00 	.word	0x40010c00
 8002090:	20000010 	.word	0x20000010
 8002094:	20000004 	.word	0x20000004
 8002098:	20000238 	.word	0x20000238
 800209c:	2000000c 	.word	0x2000000c
						} else {
							slowValue = 100;
 80020a0:	4b57      	ldr	r3, [pc, #348]	; (8002200 <check_buttom+0x408>)
 80020a2:	2264      	movs	r2, #100	; 0x64
 80020a4:	601a      	str	r2, [r3, #0]
						}
					}
					if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET) {
 80020a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020aa:	4856      	ldr	r0, [pc, #344]	; (8002204 <check_buttom+0x40c>)
 80020ac:	f002 f9ee 	bl	800448c <HAL_GPIO_ReadPin>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d107      	bne.n	80020c6 <check_buttom+0x2ce>
						settingMode = 1;
 80020b6:	4b54      	ldr	r3, [pc, #336]	; (8002208 <check_buttom+0x410>)
 80020b8:	2201      	movs	r2, #1
 80020ba:	601a      	str	r2, [r3, #0]
						buzzerTimes(3);
 80020bc:	2003      	movs	r0, #3
 80020be:	f7ff fae9 	bl	8001694 <buzzerTimes>
						KeepSet();
 80020c2:	f7ff f951 	bl	8001368 <KeepSet>
					}
					if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_SET) {
 80020c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020ca:	484e      	ldr	r0, [pc, #312]	; (8002204 <check_buttom+0x40c>)
 80020cc:	f002 f9de 	bl	800448c <HAL_GPIO_ReadPin>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d10c      	bne.n	80020f0 <check_buttom+0x2f8>
						if (slowValue >= 1) {
 80020d6:	4b4a      	ldr	r3, [pc, #296]	; (8002200 <check_buttom+0x408>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	dd05      	ble.n	80020ea <check_buttom+0x2f2>
							slowValue -= 1;
 80020de:	4b48      	ldr	r3, [pc, #288]	; (8002200 <check_buttom+0x408>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	3b01      	subs	r3, #1
 80020e4:	4a46      	ldr	r2, [pc, #280]	; (8002200 <check_buttom+0x408>)
 80020e6:	6013      	str	r3, [r2, #0]
 80020e8:	e002      	b.n	80020f0 <check_buttom+0x2f8>
						} else {
							slowValue = 0;
 80020ea:	4b45      	ldr	r3, [pc, #276]	; (8002200 <check_buttom+0x408>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
						}
					}
					if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == GPIO_PIN_SET) {
 80020f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020f4:	4843      	ldr	r0, [pc, #268]	; (8002204 <check_buttom+0x40c>)
 80020f6:	f002 f9c9 	bl	800448c <HAL_GPIO_ReadPin>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d102      	bne.n	8002106 <check_buttom+0x30e>
						settingMode = 1;
 8002100:	4b41      	ldr	r3, [pc, #260]	; (8002208 <check_buttom+0x410>)
 8002102:	2201      	movs	r2, #1
 8002104:	601a      	str	r2, [r3, #0]
					}
					HAL_Delay(250);
 8002106:	20fa      	movs	r0, #250	; 0xfa
 8002108:	f000 fee6 	bl	8002ed8 <HAL_Delay>
				while (settingMode == 3) {
 800210c:	4b3e      	ldr	r3, [pc, #248]	; (8002208 <check_buttom+0x410>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2b03      	cmp	r3, #3
 8002112:	d096      	beq.n	8002042 <check_buttom+0x24a>
 8002114:	e06e      	b.n	80021f4 <check_buttom+0x3fc>
				}
			} else {
				motor_control(-1, 4000);
 8002116:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 800211a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800211e:	f7ff f819 	bl	8001154 <motor_control>
				HAL_Delay(500);
 8002122:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002126:	f000 fed7 	bl	8002ed8 <HAL_Delay>
				motor_control(0, 0);
 800212a:	2100      	movs	r1, #0
 800212c:	2000      	movs	r0, #0
 800212e:	f7ff f811 	bl	8001154 <motor_control>
				if (nowPosition < 1) {
 8002132:	4b36      	ldr	r3, [pc, #216]	; (800220c <check_buttom+0x414>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2b00      	cmp	r3, #0
 8002138:	dc03      	bgt.n	8002142 <check_buttom+0x34a>
					nowPosition = 0;
 800213a:	4b34      	ldr	r3, [pc, #208]	; (800220c <check_buttom+0x414>)
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	e058      	b.n	80021f4 <check_buttom+0x3fc>
				} else {
					nowPosition--;
 8002142:	4b32      	ldr	r3, [pc, #200]	; (800220c <check_buttom+0x414>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	3b01      	subs	r3, #1
 8002148:	4a30      	ldr	r2, [pc, #192]	; (800220c <check_buttom+0x414>)
 800214a:	6013      	str	r3, [r2, #0]
 800214c:	e052      	b.n	80021f4 <check_buttom+0x3fc>
				}
			}
		} else if (button_State == 2) {		//set favorite-point
 800214e:	4b30      	ldr	r3, [pc, #192]	; (8002210 <check_buttom+0x418>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	2b02      	cmp	r3, #2
 8002154:	d04e      	beq.n	80021f4 <check_buttom+0x3fc>

		} else if (button_State == 5) {		//change motor dir
 8002156:	4b2e      	ldr	r3, [pc, #184]	; (8002210 <check_buttom+0x418>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2b05      	cmp	r3, #5
 800215c:	d119      	bne.n	8002192 <check_buttom+0x39a>
			ReadSet();
 800215e:	f7ff f929 	bl	80013b4 <ReadSet>
			buzzerTimes(3);
 8002162:	2003      	movs	r0, #3
 8002164:	f7ff fa96 	bl	8001694 <buzzerTimes>
			settingMode = 1;
 8002168:	4b27      	ldr	r3, [pc, #156]	; (8002208 <check_buttom+0x410>)
 800216a:	2201      	movs	r2, #1
 800216c:	601a      	str	r2, [r3, #0]
			if (setDir_flag == 1) {
 800216e:	4b29      	ldr	r3, [pc, #164]	; (8002214 <check_buttom+0x41c>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2b01      	cmp	r3, #1
 8002174:	d103      	bne.n	800217e <check_buttom+0x386>
				setDir_flag = 0;
 8002176:	4b27      	ldr	r3, [pc, #156]	; (8002214 <check_buttom+0x41c>)
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	e002      	b.n	8002184 <check_buttom+0x38c>
			} else {
				setDir_flag = 1;
 800217e:	4b25      	ldr	r3, [pc, #148]	; (8002214 <check_buttom+0x41c>)
 8002180:	2201      	movs	r2, #1
 8002182:	601a      	str	r2, [r3, #0]
			}
			KeepSet();
 8002184:	f7ff f8f0 	bl	8001368 <KeepSet>
			HAL_Delay(500);
 8002188:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800218c:	f000 fea4 	bl	8002ed8 <HAL_Delay>
 8002190:	e030      	b.n	80021f4 <check_buttom+0x3fc>

		} else if (button_State == 3) {		//set up-point
 8002192:	4b1f      	ldr	r3, [pc, #124]	; (8002210 <check_buttom+0x418>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	2b03      	cmp	r3, #3
 8002198:	d10c      	bne.n	80021b4 <check_buttom+0x3bc>
			settingMode = 1;
 800219a:	4b1b      	ldr	r3, [pc, #108]	; (8002208 <check_buttom+0x410>)
 800219c:	2201      	movs	r2, #1
 800219e:	601a      	str	r2, [r3, #0]
			stayPositionUp = nowPosition;
 80021a0:	4b1a      	ldr	r3, [pc, #104]	; (800220c <check_buttom+0x414>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a1c      	ldr	r2, [pc, #112]	; (8002218 <check_buttom+0x420>)
 80021a6:	6013      	str	r3, [r2, #0]
			buzzerTimes(3);
 80021a8:	2003      	movs	r0, #3
 80021aa:	f7ff fa73 	bl	8001694 <buzzerTimes>
			KeepSet();
 80021ae:	f7ff f8db 	bl	8001368 <KeepSet>
 80021b2:	e01f      	b.n	80021f4 <check_buttom+0x3fc>
		} else if (button_State == 6) {		//set donw-point
 80021b4:	4b16      	ldr	r3, [pc, #88]	; (8002210 <check_buttom+0x418>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	2b06      	cmp	r3, #6
 80021ba:	d10c      	bne.n	80021d6 <check_buttom+0x3de>
			settingMode = 1;
 80021bc:	4b12      	ldr	r3, [pc, #72]	; (8002208 <check_buttom+0x410>)
 80021be:	2201      	movs	r2, #1
 80021c0:	601a      	str	r2, [r3, #0]
			stayPositionDown = nowPosition;
 80021c2:	4b12      	ldr	r3, [pc, #72]	; (800220c <check_buttom+0x414>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a15      	ldr	r2, [pc, #84]	; (800221c <check_buttom+0x424>)
 80021c8:	6013      	str	r3, [r2, #0]
			buzzerTimes(3);
 80021ca:	2003      	movs	r0, #3
 80021cc:	f7ff fa62 	bl	8001694 <buzzerTimes>
			KeepSet();
 80021d0:	f7ff f8ca 	bl	8001368 <KeepSet>
 80021d4:	e00e      	b.n	80021f4 <check_buttom+0x3fc>

		} else if (button_State == 8) {
 80021d6:	4b0e      	ldr	r3, [pc, #56]	; (8002210 <check_buttom+0x418>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2b08      	cmp	r3, #8
 80021dc:	d103      	bne.n	80021e6 <check_buttom+0x3ee>
			settingMode = 1;
 80021de:	4b0a      	ldr	r3, [pc, #40]	; (8002208 <check_buttom+0x410>)
 80021e0:	2201      	movs	r2, #1
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	e006      	b.n	80021f4 <check_buttom+0x3fc>
		} else if (button_State == 0) {
 80021e6:	4b0a      	ldr	r3, [pc, #40]	; (8002210 <check_buttom+0x418>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d102      	bne.n	80021f4 <check_buttom+0x3fc>
			pressTimer = 0;
 80021ee:	4b0c      	ldr	r3, [pc, #48]	; (8002220 <check_buttom+0x428>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
		}
	}
}
 80021f4:	bf00      	nop
 80021f6:	4618      	mov	r0, r3
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	2000000c 	.word	0x2000000c
 8002204:	40010c00 	.word	0x40010c00
 8002208:	20000230 	.word	0x20000230
 800220c:	20000238 	.word	0x20000238
 8002210:	2000025c 	.word	0x2000025c
 8002214:	20000264 	.word	0x20000264
 8002218:	2000023c 	.word	0x2000023c
 800221c:	20000008 	.word	0x20000008
 8002220:	20000234 	.word	0x20000234

08002224 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	4603      	mov	r3, r0
 800222c:	80fb      	strh	r3, [r7, #6]
	 HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //PC13 Led
	 button_flag[4]++;
	 break;
	 }
	 */
}
 800222e:	bf00      	nop
 8002230:	370c      	adds	r7, #12
 8002232:	46bd      	mov	sp, r7
 8002234:	bc80      	pop	{r7}
 8002236:	4770      	bx	lr

08002238 <main>:
/* USER CODE END 0 */

int main(void) {
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800223c:	f000 fe02 	bl	8002e44 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002240:	f000 f850 	bl	80022e4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002244:	f7fe fe58 	bl	8000ef8 <MX_GPIO_Init>
	MX_DMA_Init();
 8002248:	f7fe fe38 	bl	8000ebc <MX_DMA_Init>
	MX_I2C1_Init();
 800224c:	f7fe fec4 	bl	8000fd8 <MX_I2C1_Init>
	MX_ADC1_Init();
 8002250:	f7fe fd7e 	bl	8000d50 <MX_ADC1_Init>
	MX_TIM2_Init();
 8002254:	f000 fa3e 	bl	80026d4 <MX_TIM2_Init>
	MX_RTC_Init();
 8002258:	f000 f8b2 	bl	80023c0 <MX_RTC_Init>
	MX_USART2_UART_Init();
 800225c:	f000 fb1c 	bl	8002898 <MX_USART2_UART_Init>

	/* USER CODE BEGIN 2 */
	//ssd1306_Reset();
	ssd1306_Init();
 8002260:	f000 fbc0 	bl	80029e4 <ssd1306_Init>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADC_Value, 100);
 8002264:	2264      	movs	r2, #100	; 0x64
 8002266:	4919      	ldr	r1, [pc, #100]	; (80022cc <main+0x94>)
 8002268:	4819      	ldr	r0, [pc, #100]	; (80022d0 <main+0x98>)
 800226a:	f000 ff2b 	bl	80030c4 <HAL_ADC_Start_DMA>
	//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
	motor_control(0, 0);
 800226e:	2100      	movs	r1, #0
 8002270:	2000      	movs	r0, #0
 8002272:	f7fe ff6f 	bl	8001154 <motor_control>
	 5.slowValue
	 6.dir_flag

	 */
	//WriteSet(5,1,20,100,5,1);
	ReadSet();
 8002276:	f7ff f89d 	bl	80013b4 <ReadSet>
	buzzerTimes(1);
 800227a:	2001      	movs	r0, #1
 800227c:	f7ff fa0a 	bl	8001694 <buzzerTimes>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		//
		start = HAL_GetTick();
 8002280:	f000 fe20 	bl	8002ec4 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	4b13      	ldr	r3, [pc, #76]	; (80022d4 <main+0x9c>)
 8002288:	601a      	str	r2, [r3, #0]
		if (settingMode == 0) {	//
 800228a:	4b13      	ldr	r3, [pc, #76]	; (80022d8 <main+0xa0>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d102      	bne.n	8002298 <main+0x60>
			//timerControl();
			stepControl();
 8002292:	f7ff f8ff 	bl	8001494 <stepControl>
 8002296:	e008      	b.n	80022aa <main+0x72>
		} else {	//
			if (start < end) {	//
 8002298:	4b0e      	ldr	r3, [pc, #56]	; (80022d4 <main+0x9c>)
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	4b0f      	ldr	r3, [pc, #60]	; (80022dc <main+0xa4>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d302      	bcc.n	80022aa <main+0x72>

			} else {
				settingMode = 0;
 80022a4:	4b0c      	ldr	r3, [pc, #48]	; (80022d8 <main+0xa0>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	601a      	str	r2, [r3, #0]
			}
		}
		//1
		//sysinfo_State = read_ADC();
		read_ADC();
 80022aa:	f7ff fa37 	bl	800171c <read_ADC>

		check_buttom();
 80022ae:	f7ff fda3 	bl	8001df8 <check_buttom>

		//LCD
		if (i2c_working == 1)
 80022b2:	4b0b      	ldr	r3, [pc, #44]	; (80022e0 <main+0xa8>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d104      	bne.n	80022c4 <main+0x8c>
			Display(settingMode);
 80022ba:	4b07      	ldr	r3, [pc, #28]	; (80022d8 <main+0xa0>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4618      	mov	r0, r3
 80022c0:	f7ff fac6 	bl	8001850 <Display>

		//LED PC13
		//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);

		//button flag
		clean_button_flag();
 80022c4:	f7ff fa0c 	bl	80016e0 <clean_button_flag>
		start = HAL_GetTick();
 80022c8:	e7da      	b.n	8002280 <main+0x48>
 80022ca:	bf00      	nop
 80022cc:	200007c0 	.word	0x200007c0
 80022d0:	20000690 	.word	0x20000690
 80022d4:	20000228 	.word	0x20000228
 80022d8:	20000230 	.word	0x20000230
 80022dc:	2000022c 	.word	0x2000022c
 80022e0:	20000014 	.word	0x20000014

080022e4 <SystemClock_Config>:

}

/** System Clock Configuration
 */
void SystemClock_Config(void) {
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b094      	sub	sp, #80	; 0x50
 80022e8:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInit;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 80022ea:	230a      	movs	r3, #10
 80022ec:	62bb      	str	r3, [r7, #40]	; 0x28
			| RCC_OSCILLATORTYPE_LSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022ee:	2301      	movs	r3, #1
 80022f0:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.HSICalibrationValue = 16;
 80022f2:	2310      	movs	r3, #16
 80022f4:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80022f6:	2301      	movs	r3, #1
 80022f8:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022fa:	2302      	movs	r3, #2
 80022fc:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80022fe:	2300      	movs	r3, #0
 8002300:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002302:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002306:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002308:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800230c:	4618      	mov	r0, r3
 800230e:	f002 fcef 	bl	8004cf0 <HAL_RCC_OscConfig>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d004      	beq.n	8002322 <SystemClock_Config+0x3e>
		_Error_Handler(__FILE__, __LINE__);
 8002318:	f240 318e 	movw	r1, #910	; 0x38e
 800231c:	4823      	ldr	r0, [pc, #140]	; (80023ac <SystemClock_Config+0xc8>)
 800231e:	f000 f849 	bl	80023b4 <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002322:	230f      	movs	r3, #15
 8002324:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002326:	2302      	movs	r3, #2
 8002328:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800232a:	2300      	movs	r3, #0
 800232c:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800232e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002332:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8002334:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002338:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800233a:	f107 0314 	add.w	r3, r7, #20
 800233e:	2102      	movs	r1, #2
 8002340:	4618      	mov	r0, r3
 8002342:	f002 ff39 	bl	80051b8 <HAL_RCC_ClockConfig>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d004      	beq.n	8002356 <SystemClock_Config+0x72>
		_Error_Handler(__FILE__, __LINE__);
 800234c:	f240 319b 	movw	r1, #923	; 0x39b
 8002350:	4816      	ldr	r0, [pc, #88]	; (80023ac <SystemClock_Config+0xc8>)
 8002352:	f000 f82f 	bl	80023b4 <_Error_Handler>
	}

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_ADC;
 8002356:	2303      	movs	r3, #3
 8002358:	607b      	str	r3, [r7, #4]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800235a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800235e:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8002360:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002364:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8002366:	1d3b      	adds	r3, r7, #4
 8002368:	4618      	mov	r0, r3
 800236a:	f003 f8cb 	bl	8005504 <HAL_RCCEx_PeriphCLKConfig>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d004      	beq.n	800237e <SystemClock_Config+0x9a>
		_Error_Handler(__FILE__, __LINE__);
 8002374:	f240 31a2 	movw	r1, #930	; 0x3a2
 8002378:	480c      	ldr	r0, [pc, #48]	; (80023ac <SystemClock_Config+0xc8>)
 800237a:	f000 f81b 	bl	80023b4 <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 800237e:	f003 f871 	bl	8005464 <HAL_RCC_GetHCLKFreq>
 8002382:	4602      	mov	r2, r0
 8002384:	4b0a      	ldr	r3, [pc, #40]	; (80023b0 <SystemClock_Config+0xcc>)
 8002386:	fba3 2302 	umull	r2, r3, r3, r2
 800238a:	099b      	lsrs	r3, r3, #6
 800238c:	4618      	mov	r0, r3
 800238e:	f001 fa7a 	bl	8003886 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002392:	2004      	movs	r0, #4
 8002394:	f001 fa84 	bl	80038a0 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002398:	2200      	movs	r2, #0
 800239a:	2100      	movs	r1, #0
 800239c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80023a0:	f001 fa47 	bl	8003832 <HAL_NVIC_SetPriority>
}
 80023a4:	bf00      	nop
 80023a6:	3750      	adds	r7, #80	; 0x50
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	0800aaa4 	.word	0x0800aaa4
 80023b0:	10624dd3 	.word	0x10624dd3

080023b4 <_Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
void _Error_Handler(char *file, int line) {
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
 80023be:	e7fe      	b.n	80023be <_Error_Handler+0xa>

080023c0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime;
  RTC_DateTypeDef DateToUpdate;

    /**Initialize RTC Only
    */
  hrtc.Instance = RTC;
 80023c6:	4b27      	ldr	r3, [pc, #156]	; (8002464 <MX_RTC_Init+0xa4>)
 80023c8:	4a27      	ldr	r2, [pc, #156]	; (8002468 <MX_RTC_Init+0xa8>)
 80023ca:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80023cc:	4b25      	ldr	r3, [pc, #148]	; (8002464 <MX_RTC_Init+0xa4>)
 80023ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80023d2:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_CALIBCLOCK;
 80023d4:	4b23      	ldr	r3, [pc, #140]	; (8002464 <MX_RTC_Init+0xa4>)
 80023d6:	2280      	movs	r2, #128	; 0x80
 80023d8:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80023da:	4822      	ldr	r0, [pc, #136]	; (8002464 <MX_RTC_Init+0xa4>)
 80023dc:	f003 fa08 	bl	80057f0 <HAL_RTC_Init>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d003      	beq.n	80023ee <MX_RTC_Init+0x2e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80023e6:	213e      	movs	r1, #62	; 0x3e
 80023e8:	4820      	ldr	r0, [pc, #128]	; (800246c <MX_RTC_Init+0xac>)
 80023ea:	f7ff ffe3 	bl	80023b4 <_Error_Handler>
  }

    /**Initialize RTC and set the Time and Date
    */
  if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2){
 80023ee:	2101      	movs	r1, #1
 80023f0:	481c      	ldr	r0, [pc, #112]	; (8002464 <MX_RTC_Init+0xa4>)
 80023f2:	f003 fda5 	bl	8005f40 <HAL_RTCEx_BKUPRead>
 80023f6:	4602      	mov	r2, r0
 80023f8:	f243 23f2 	movw	r3, #13042	; 0x32f2
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d02d      	beq.n	800245c <MX_RTC_Init+0x9c>
  sTime.Hours = 0x1;
 8002400:	2301      	movs	r3, #1
 8002402:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002404:	2300      	movs	r3, #0
 8002406:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002408:	2300      	movs	r3, #0
 800240a:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800240c:	1d3b      	adds	r3, r7, #4
 800240e:	2201      	movs	r2, #1
 8002410:	4619      	mov	r1, r3
 8002412:	4814      	ldr	r0, [pc, #80]	; (8002464 <MX_RTC_Init+0xa4>)
 8002414:	f003 fa82 	bl	800591c <HAL_RTC_SetTime>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <MX_RTC_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800241e:	214a      	movs	r1, #74	; 0x4a
 8002420:	4812      	ldr	r0, [pc, #72]	; (800246c <MX_RTC_Init+0xac>)
 8002422:	f7ff ffc7 	bl	80023b4 <_Error_Handler>
  }

  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002426:	2301      	movs	r3, #1
 8002428:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 800242a:	2301      	movs	r3, #1
 800242c:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 800242e:	2301      	movs	r3, #1
 8002430:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8002432:	2300      	movs	r3, #0
 8002434:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8002436:	463b      	mov	r3, r7
 8002438:	2201      	movs	r2, #1
 800243a:	4619      	mov	r1, r3
 800243c:	4809      	ldr	r0, [pc, #36]	; (8002464 <MX_RTC_Init+0xa4>)
 800243e:	f003 fb05 	bl	8005a4c <HAL_RTC_SetDate>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d003      	beq.n	8002450 <MX_RTC_Init+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002448:	2154      	movs	r1, #84	; 0x54
 800244a:	4808      	ldr	r0, [pc, #32]	; (800246c <MX_RTC_Init+0xac>)
 800244c:	f7ff ffb2 	bl	80023b4 <_Error_Handler>
  }

    HAL_RTCEx_BKUPWrite(&hrtc,RTC_BKP_DR1,0x32F2);
 8002450:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8002454:	2101      	movs	r1, #1
 8002456:	4803      	ldr	r0, [pc, #12]	; (8002464 <MX_RTC_Init+0xa4>)
 8002458:	f003 fd58 	bl	8005f0c <HAL_RTCEx_BKUPWrite>
  }

}
 800245c:	bf00      	nop
 800245e:	3708      	adds	r7, #8
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	20000994 	.word	0x20000994
 8002468:	40002800 	.word	0x40002800
 800246c:	0800aab8 	.word	0x0800aab8

08002470 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a0b      	ldr	r2, [pc, #44]	; (80024ac <HAL_RTC_MspInit+0x3c>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d110      	bne.n	80024a4 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8002482:	f002 fc29 	bl	8004cd8 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8002486:	4b0a      	ldr	r3, [pc, #40]	; (80024b0 <HAL_RTC_MspInit+0x40>)
 8002488:	69db      	ldr	r3, [r3, #28]
 800248a:	4a09      	ldr	r2, [pc, #36]	; (80024b0 <HAL_RTC_MspInit+0x40>)
 800248c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002490:	61d3      	str	r3, [r2, #28]
 8002492:	4b07      	ldr	r3, [pc, #28]	; (80024b0 <HAL_RTC_MspInit+0x40>)
 8002494:	69db      	ldr	r3, [r3, #28]
 8002496:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800249a:	60fb      	str	r3, [r7, #12]
 800249c:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800249e:	4b05      	ldr	r3, [pc, #20]	; (80024b4 <HAL_RTC_MspInit+0x44>)
 80024a0:	2201      	movs	r2, #1
 80024a2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80024a4:	bf00      	nop
 80024a6:	3710      	adds	r7, #16
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40002800 	.word	0x40002800
 80024b0:	40021000 	.word	0x40021000
 80024b4:	4242043c 	.word	0x4242043c

080024b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80024be:	4b24      	ldr	r3, [pc, #144]	; (8002550 <HAL_MspInit+0x98>)
 80024c0:	699b      	ldr	r3, [r3, #24]
 80024c2:	4a23      	ldr	r2, [pc, #140]	; (8002550 <HAL_MspInit+0x98>)
 80024c4:	f043 0301 	orr.w	r3, r3, #1
 80024c8:	6193      	str	r3, [r2, #24]
 80024ca:	4b21      	ldr	r3, [pc, #132]	; (8002550 <HAL_MspInit+0x98>)
 80024cc:	699b      	ldr	r3, [r3, #24]
 80024ce:	f003 0301 	and.w	r3, r3, #1
 80024d2:	607b      	str	r3, [r7, #4]
 80024d4:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024d6:	2003      	movs	r0, #3
 80024d8:	f001 f9a0 	bl	800381c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80024dc:	2200      	movs	r2, #0
 80024de:	2100      	movs	r1, #0
 80024e0:	f06f 000b 	mvn.w	r0, #11
 80024e4:	f001 f9a5 	bl	8003832 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80024e8:	2200      	movs	r2, #0
 80024ea:	2100      	movs	r1, #0
 80024ec:	f06f 000a 	mvn.w	r0, #10
 80024f0:	f001 f99f 	bl	8003832 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80024f4:	2200      	movs	r2, #0
 80024f6:	2100      	movs	r1, #0
 80024f8:	f06f 0009 	mvn.w	r0, #9
 80024fc:	f001 f999 	bl	8003832 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002500:	2200      	movs	r2, #0
 8002502:	2100      	movs	r1, #0
 8002504:	f06f 0004 	mvn.w	r0, #4
 8002508:	f001 f993 	bl	8003832 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800250c:	2200      	movs	r2, #0
 800250e:	2100      	movs	r1, #0
 8002510:	f06f 0003 	mvn.w	r0, #3
 8002514:	f001 f98d 	bl	8003832 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002518:	2200      	movs	r2, #0
 800251a:	2100      	movs	r1, #0
 800251c:	f06f 0001 	mvn.w	r0, #1
 8002520:	f001 f987 	bl	8003832 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002524:	2200      	movs	r2, #0
 8002526:	2100      	movs	r1, #0
 8002528:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800252c:	f001 f981 	bl	8003832 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002530:	4b08      	ldr	r3, [pc, #32]	; (8002554 <HAL_MspInit+0x9c>)
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	4a07      	ldr	r2, [pc, #28]	; (8002554 <HAL_MspInit+0x9c>)
 8002536:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800253a:	6053      	str	r3, [r2, #4]
 800253c:	4b05      	ldr	r3, [pc, #20]	; (8002554 <HAL_MspInit+0x9c>)
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	4a04      	ldr	r2, [pc, #16]	; (8002554 <HAL_MspInit+0x9c>)
 8002542:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002546:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002548:	bf00      	nop
 800254a:	3708      	adds	r7, #8
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	40021000 	.word	0x40021000
 8002554:	40010000 	.word	0x40010000

08002558 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800255c:	bf00      	nop
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr

08002564 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002568:	e7fe      	b.n	8002568 <HardFault_Handler+0x4>

0800256a <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800256a:	b480      	push	{r7}
 800256c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800256e:	e7fe      	b.n	800256e <MemManage_Handler+0x4>

08002570 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002574:	e7fe      	b.n	8002574 <BusFault_Handler+0x4>

08002576 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002576:	b480      	push	{r7}
 8002578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800257a:	e7fe      	b.n	800257a <UsageFault_Handler+0x4>

0800257c <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002580:	bf00      	nop
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr

08002588 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800258c:	bf00      	nop
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr

08002594 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002598:	bf00      	nop
 800259a:	46bd      	mov	sp, r7
 800259c:	bc80      	pop	{r7}
 800259e:	4770      	bx	lr

080025a0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025a4:	f000 fc80 	bl	8002ea8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80025a8:	f001 f996 	bl	80038d8 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025ac:	bf00      	nop
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel1 global interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80025b4:	4802      	ldr	r0, [pc, #8]	; (80025c0 <DMA1_Channel1_IRQHandler+0x10>)
 80025b6:	f001 fad7 	bl	8003b68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80025ba:	bf00      	nop
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	200006c0 	.word	0x200006c0

080025c4 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80025c8:	4802      	ldr	r0, [pc, #8]	; (80025d4 <USART2_IRQHandler+0x10>)
 80025ca:	f004 f8a9 	bl	8006720 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80025ce:	bf00      	nop
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	200009e8 	.word	0x200009e8

080025d8 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80025dc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80025e0:	f001 ff84 	bl	80044ec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80025e4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80025e8:	f001 ff80 	bl	80044ec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80025ec:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80025f0:	f001 ff7c 	bl	80044ec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80025f4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80025f8:	f001 ff78 	bl	80044ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80025fc:	bf00      	nop
 80025fe:	bd80      	pop	{r7, pc}

08002600 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b086      	sub	sp, #24
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002608:	4a14      	ldr	r2, [pc, #80]	; (800265c <_sbrk+0x5c>)
 800260a:	4b15      	ldr	r3, [pc, #84]	; (8002660 <_sbrk+0x60>)
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002614:	4b13      	ldr	r3, [pc, #76]	; (8002664 <_sbrk+0x64>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d102      	bne.n	8002622 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800261c:	4b11      	ldr	r3, [pc, #68]	; (8002664 <_sbrk+0x64>)
 800261e:	4a12      	ldr	r2, [pc, #72]	; (8002668 <_sbrk+0x68>)
 8002620:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002622:	4b10      	ldr	r3, [pc, #64]	; (8002664 <_sbrk+0x64>)
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4413      	add	r3, r2
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	429a      	cmp	r2, r3
 800262e:	d207      	bcs.n	8002640 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002630:	f004 fbc8 	bl	8006dc4 <__errno>
 8002634:	4602      	mov	r2, r0
 8002636:	230c      	movs	r3, #12
 8002638:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800263a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800263e:	e009      	b.n	8002654 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002640:	4b08      	ldr	r3, [pc, #32]	; (8002664 <_sbrk+0x64>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002646:	4b07      	ldr	r3, [pc, #28]	; (8002664 <_sbrk+0x64>)
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4413      	add	r3, r2
 800264e:	4a05      	ldr	r2, [pc, #20]	; (8002664 <_sbrk+0x64>)
 8002650:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002652:	68fb      	ldr	r3, [r7, #12]
}
 8002654:	4618      	mov	r0, r3
 8002656:	3718      	adds	r7, #24
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	20005000 	.word	0x20005000
 8002660:	00000400 	.word	0x00000400
 8002664:	2000027c 	.word	0x2000027c
 8002668:	20000a58 	.word	0x20000a58

0800266c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002670:	4b15      	ldr	r3, [pc, #84]	; (80026c8 <SystemInit+0x5c>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a14      	ldr	r2, [pc, #80]	; (80026c8 <SystemInit+0x5c>)
 8002676:	f043 0301 	orr.w	r3, r3, #1
 800267a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800267c:	4b12      	ldr	r3, [pc, #72]	; (80026c8 <SystemInit+0x5c>)
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	4911      	ldr	r1, [pc, #68]	; (80026c8 <SystemInit+0x5c>)
 8002682:	4b12      	ldr	r3, [pc, #72]	; (80026cc <SystemInit+0x60>)
 8002684:	4013      	ands	r3, r2
 8002686:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002688:	4b0f      	ldr	r3, [pc, #60]	; (80026c8 <SystemInit+0x5c>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a0e      	ldr	r2, [pc, #56]	; (80026c8 <SystemInit+0x5c>)
 800268e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002692:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002696:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002698:	4b0b      	ldr	r3, [pc, #44]	; (80026c8 <SystemInit+0x5c>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a0a      	ldr	r2, [pc, #40]	; (80026c8 <SystemInit+0x5c>)
 800269e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026a2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80026a4:	4b08      	ldr	r3, [pc, #32]	; (80026c8 <SystemInit+0x5c>)
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	4a07      	ldr	r2, [pc, #28]	; (80026c8 <SystemInit+0x5c>)
 80026aa:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80026ae:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80026b0:	4b05      	ldr	r3, [pc, #20]	; (80026c8 <SystemInit+0x5c>)
 80026b2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80026b6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80026b8:	4b05      	ldr	r3, [pc, #20]	; (80026d0 <SystemInit+0x64>)
 80026ba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026be:	609a      	str	r2, [r3, #8]
#endif 
}
 80026c0:	bf00      	nop
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bc80      	pop	{r7}
 80026c6:	4770      	bx	lr
 80026c8:	40021000 	.word	0x40021000
 80026cc:	f8ff0000 	.word	0xf8ff0000
 80026d0:	e000ed00 	.word	0xe000ed00

080026d4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b08a      	sub	sp, #40	; 0x28
 80026d8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
 80026da:	4b2c      	ldr	r3, [pc, #176]	; (800278c <MX_TIM2_Init+0xb8>)
 80026dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80026e0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80026e2:	4b2a      	ldr	r3, [pc, #168]	; (800278c <MX_TIM2_Init+0xb8>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026e8:	4b28      	ldr	r3, [pc, #160]	; (800278c <MX_TIM2_Init+0xb8>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 80026ee:	4b27      	ldr	r3, [pc, #156]	; (800278c <MX_TIM2_Init+0xb8>)
 80026f0:	f242 720f 	movw	r2, #9999	; 0x270f
 80026f4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026f6:	4b25      	ldr	r3, [pc, #148]	; (800278c <MX_TIM2_Init+0xb8>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026fc:	4b23      	ldr	r3, [pc, #140]	; (800278c <MX_TIM2_Init+0xb8>)
 80026fe:	2200      	movs	r2, #0
 8002700:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002702:	4822      	ldr	r0, [pc, #136]	; (800278c <MX_TIM2_Init+0xb8>)
 8002704:	f003 fc38 	bl	8005f78 <HAL_TIM_PWM_Init>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d003      	beq.n	8002716 <MX_TIM2_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 800270e:	213f      	movs	r1, #63	; 0x3f
 8002710:	481f      	ldr	r0, [pc, #124]	; (8002790 <MX_TIM2_Init+0xbc>)
 8002712:	f7ff fe4f 	bl	80023b4 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002716:	2300      	movs	r3, #0
 8002718:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800271a:	2300      	movs	r3, #0
 800271c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800271e:	f107 0320 	add.w	r3, r7, #32
 8002722:	4619      	mov	r1, r3
 8002724:	4819      	ldr	r0, [pc, #100]	; (800278c <MX_TIM2_Init+0xb8>)
 8002726:	f003 ff69 	bl	80065fc <HAL_TIMEx_MasterConfigSynchronization>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d003      	beq.n	8002738 <MX_TIM2_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002730:	2146      	movs	r1, #70	; 0x46
 8002732:	4817      	ldr	r0, [pc, #92]	; (8002790 <MX_TIM2_Init+0xbc>)
 8002734:	f7ff fe3e 	bl	80023b4 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002738:	2360      	movs	r3, #96	; 0x60
 800273a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800273c:	2300      	movs	r3, #0
 800273e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002740:	2300      	movs	r3, #0
 8002742:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002744:	2300      	movs	r3, #0
 8002746:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002748:	1d3b      	adds	r3, r7, #4
 800274a:	2208      	movs	r2, #8
 800274c:	4619      	mov	r1, r3
 800274e:	480f      	ldr	r0, [pc, #60]	; (800278c <MX_TIM2_Init+0xb8>)
 8002750:	f003 fc66 	bl	8006020 <HAL_TIM_PWM_ConfigChannel>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d003      	beq.n	8002762 <MX_TIM2_Init+0x8e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800275a:	214f      	movs	r1, #79	; 0x4f
 800275c:	480c      	ldr	r0, [pc, #48]	; (8002790 <MX_TIM2_Init+0xbc>)
 800275e:	f7ff fe29 	bl	80023b4 <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002762:	1d3b      	adds	r3, r7, #4
 8002764:	220c      	movs	r2, #12
 8002766:	4619      	mov	r1, r3
 8002768:	4808      	ldr	r0, [pc, #32]	; (800278c <MX_TIM2_Init+0xb8>)
 800276a:	f003 fc59 	bl	8006020 <HAL_TIM_PWM_ConfigChannel>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d003      	beq.n	800277c <MX_TIM2_Init+0xa8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002774:	2154      	movs	r1, #84	; 0x54
 8002776:	4806      	ldr	r0, [pc, #24]	; (8002790 <MX_TIM2_Init+0xbc>)
 8002778:	f7ff fe1c 	bl	80023b4 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim2);
 800277c:	4803      	ldr	r0, [pc, #12]	; (800278c <MX_TIM2_Init+0xb8>)
 800277e:	f000 f825 	bl	80027cc <HAL_TIM_MspPostInit>

}
 8002782:	bf00      	nop
 8002784:	3728      	adds	r7, #40	; 0x28
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	200009a8 	.word	0x200009a8
 8002790:	0800aacc 	.word	0x0800aacc

08002794 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002794:	b480      	push	{r7}
 8002796:	b085      	sub	sp, #20
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027a4:	d10b      	bne.n	80027be <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027a6:	4b08      	ldr	r3, [pc, #32]	; (80027c8 <HAL_TIM_PWM_MspInit+0x34>)
 80027a8:	69db      	ldr	r3, [r3, #28]
 80027aa:	4a07      	ldr	r2, [pc, #28]	; (80027c8 <HAL_TIM_PWM_MspInit+0x34>)
 80027ac:	f043 0301 	orr.w	r3, r3, #1
 80027b0:	61d3      	str	r3, [r2, #28]
 80027b2:	4b05      	ldr	r3, [pc, #20]	; (80027c8 <HAL_TIM_PWM_MspInit+0x34>)
 80027b4:	69db      	ldr	r3, [r3, #28]
 80027b6:	f003 0301 	and.w	r3, r3, #1
 80027ba:	60fb      	str	r3, [r7, #12]
 80027bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80027be:	bf00      	nop
 80027c0:	3714      	adds	r7, #20
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bc80      	pop	{r7}
 80027c6:	4770      	bx	lr
 80027c8:	40021000 	.word	0x40021000

080027cc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b086      	sub	sp, #24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027dc:	d118      	bne.n	8002810 <HAL_TIM_MspPostInit+0x44>

    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_M1_Pin|PWM_M2_Pin;
 80027de:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80027e2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e4:	2302      	movs	r3, #2
 80027e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e8:	2302      	movs	r3, #2
 80027ea:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ec:	f107 0308 	add.w	r3, r7, #8
 80027f0:	4619      	mov	r1, r3
 80027f2:	4809      	ldr	r0, [pc, #36]	; (8002818 <HAL_TIM_MspPostInit+0x4c>)
 80027f4:	f001 fcec 	bl	80041d0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 80027f8:	4b08      	ldr	r3, [pc, #32]	; (800281c <HAL_TIM_MspPostInit+0x50>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	4a07      	ldr	r2, [pc, #28]	; (800281c <HAL_TIM_MspPostInit+0x50>)
 80027fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002802:	6053      	str	r3, [r2, #4]
 8002804:	4b05      	ldr	r3, [pc, #20]	; (800281c <HAL_TIM_MspPostInit+0x50>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	4a04      	ldr	r2, [pc, #16]	; (800281c <HAL_TIM_MspPostInit+0x50>)
 800280a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800280e:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002810:	bf00      	nop
 8002812:	3718      	adds	r7, #24
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	40010c00 	.word	0x40010c00
 800281c:	40010000 	.word	0x40010000

08002820 <user_pwm_setvalue_1>:

/* USER CODE BEGIN 1 */


void user_pwm_setvalue_1(uint16_t value)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b08a      	sub	sp, #40	; 0x28
 8002824:	af00      	add	r7, sp, #0
 8002826:	4603      	mov	r3, r0
 8002828:	80fb      	strh	r3, [r7, #6]
    TIM_OC_InitTypeDef sConfigOC;

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800282a:	2360      	movs	r3, #96	; 0x60
 800282c:	60fb      	str	r3, [r7, #12]
    sConfigOC.Pulse = value;
 800282e:	88fb      	ldrh	r3, [r7, #6]
 8002830:	613b      	str	r3, [r7, #16]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002836:	2300      	movs	r3, #0
 8002838:	61fb      	str	r3, [r7, #28]
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 800283a:	f107 030c 	add.w	r3, r7, #12
 800283e:	2208      	movs	r2, #8
 8002840:	4619      	mov	r1, r3
 8002842:	4805      	ldr	r0, [pc, #20]	; (8002858 <user_pwm_setvalue_1+0x38>)
 8002844:	f003 fbec 	bl	8006020 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002848:	2108      	movs	r1, #8
 800284a:	4803      	ldr	r0, [pc, #12]	; (8002858 <user_pwm_setvalue_1+0x38>)
 800284c:	f003 fbc0 	bl	8005fd0 <HAL_TIM_PWM_Start>
    //HAL_TIM_MspPostInit(&htim2);
}
 8002850:	bf00      	nop
 8002852:	3728      	adds	r7, #40	; 0x28
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	200009a8 	.word	0x200009a8

0800285c <user_pwm_setvalue_2>:
void user_pwm_setvalue_2(uint16_t value)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b08a      	sub	sp, #40	; 0x28
 8002860:	af00      	add	r7, sp, #0
 8002862:	4603      	mov	r3, r0
 8002864:	80fb      	strh	r3, [r7, #6]
    TIM_OC_InitTypeDef sConfigOC;

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002866:	2360      	movs	r3, #96	; 0x60
 8002868:	60fb      	str	r3, [r7, #12]
    sConfigOC.Pulse = value;
 800286a:	88fb      	ldrh	r3, [r7, #6]
 800286c:	613b      	str	r3, [r7, #16]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800286e:	2300      	movs	r3, #0
 8002870:	617b      	str	r3, [r7, #20]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002872:	2300      	movs	r3, #0
 8002874:	61fb      	str	r3, [r7, #28]
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 8002876:	f107 030c 	add.w	r3, r7, #12
 800287a:	220c      	movs	r2, #12
 800287c:	4619      	mov	r1, r3
 800287e:	4805      	ldr	r0, [pc, #20]	; (8002894 <user_pwm_setvalue_2+0x38>)
 8002880:	f003 fbce 	bl	8006020 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002884:	210c      	movs	r1, #12
 8002886:	4803      	ldr	r0, [pc, #12]	; (8002894 <user_pwm_setvalue_2+0x38>)
 8002888:	f003 fba2 	bl	8005fd0 <HAL_TIM_PWM_Start>
   // HAL_TIM_MspPostInit(&htim2);
}
 800288c:	bf00      	nop
 800288e:	3728      	adds	r7, #40	; 0x28
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	200009a8 	.word	0x200009a8

08002898 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800289c:	4b12      	ldr	r3, [pc, #72]	; (80028e8 <MX_USART2_UART_Init+0x50>)
 800289e:	4a13      	ldr	r2, [pc, #76]	; (80028ec <MX_USART2_UART_Init+0x54>)
 80028a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80028a2:	4b11      	ldr	r3, [pc, #68]	; (80028e8 <MX_USART2_UART_Init+0x50>)
 80028a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80028a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80028aa:	4b0f      	ldr	r3, [pc, #60]	; (80028e8 <MX_USART2_UART_Init+0x50>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028b0:	4b0d      	ldr	r3, [pc, #52]	; (80028e8 <MX_USART2_UART_Init+0x50>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028b6:	4b0c      	ldr	r3, [pc, #48]	; (80028e8 <MX_USART2_UART_Init+0x50>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028bc:	4b0a      	ldr	r3, [pc, #40]	; (80028e8 <MX_USART2_UART_Init+0x50>)
 80028be:	220c      	movs	r2, #12
 80028c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028c2:	4b09      	ldr	r3, [pc, #36]	; (80028e8 <MX_USART2_UART_Init+0x50>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028c8:	4b07      	ldr	r3, [pc, #28]	; (80028e8 <MX_USART2_UART_Init+0x50>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028ce:	4806      	ldr	r0, [pc, #24]	; (80028e8 <MX_USART2_UART_Init+0x50>)
 80028d0:	f003 fed8 	bl	8006684 <HAL_UART_Init>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <MX_USART2_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80028da:	2142      	movs	r1, #66	; 0x42
 80028dc:	4804      	ldr	r0, [pc, #16]	; (80028f0 <MX_USART2_UART_Init+0x58>)
 80028de:	f7ff fd69 	bl	80023b4 <_Error_Handler>
  }

}
 80028e2:	bf00      	nop
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	200009e8 	.word	0x200009e8
 80028ec:	40004400 	.word	0x40004400
 80028f0:	0800aae0 	.word	0x0800aae0

080028f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b088      	sub	sp, #32
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART2)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a19      	ldr	r2, [pc, #100]	; (8002968 <HAL_UART_MspInit+0x74>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d12b      	bne.n	800295e <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002906:	4b19      	ldr	r3, [pc, #100]	; (800296c <HAL_UART_MspInit+0x78>)
 8002908:	69db      	ldr	r3, [r3, #28]
 800290a:	4a18      	ldr	r2, [pc, #96]	; (800296c <HAL_UART_MspInit+0x78>)
 800290c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002910:	61d3      	str	r3, [r2, #28]
 8002912:	4b16      	ldr	r3, [pc, #88]	; (800296c <HAL_UART_MspInit+0x78>)
 8002914:	69db      	ldr	r3, [r3, #28]
 8002916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800291a:	60fb      	str	r3, [r7, #12]
 800291c:	68fb      	ldr	r3, [r7, #12]

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800291e:	2304      	movs	r3, #4
 8002920:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002922:	2302      	movs	r3, #2
 8002924:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002926:	2303      	movs	r3, #3
 8002928:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800292a:	f107 0310 	add.w	r3, r7, #16
 800292e:	4619      	mov	r1, r3
 8002930:	480f      	ldr	r0, [pc, #60]	; (8002970 <HAL_UART_MspInit+0x7c>)
 8002932:	f001 fc4d 	bl	80041d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002936:	2308      	movs	r3, #8
 8002938:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800293a:	2300      	movs	r3, #0
 800293c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293e:	2300      	movs	r3, #0
 8002940:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002942:	f107 0310 	add.w	r3, r7, #16
 8002946:	4619      	mov	r1, r3
 8002948:	4809      	ldr	r0, [pc, #36]	; (8002970 <HAL_UART_MspInit+0x7c>)
 800294a:	f001 fc41 	bl	80041d0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800294e:	2200      	movs	r2, #0
 8002950:	2100      	movs	r1, #0
 8002952:	2026      	movs	r0, #38	; 0x26
 8002954:	f000 ff6d 	bl	8003832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002958:	2026      	movs	r0, #38	; 0x26
 800295a:	f000 ff86 	bl	800386a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800295e:	bf00      	nop
 8002960:	3720      	adds	r7, #32
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40004400 	.word	0x40004400
 800296c:	40021000 	.word	0x40021000
 8002970:	40010800 	.word	0x40010800

08002974 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002978:	bf00      	nop
 800297a:	46bd      	mov	sp, r7
 800297c:	bc80      	pop	{r7}
 800297e:	4770      	bx	lr

08002980 <ssd1306_WriteCommand>:


// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af04      	add	r7, sp, #16
 8002986:	4603      	mov	r3, r0
 8002988:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800298a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800298e:	9302      	str	r3, [sp, #8]
 8002990:	2301      	movs	r3, #1
 8002992:	9301      	str	r3, [sp, #4]
 8002994:	1dfb      	adds	r3, r7, #7
 8002996:	9300      	str	r3, [sp, #0]
 8002998:	2301      	movs	r3, #1
 800299a:	2200      	movs	r2, #0
 800299c:	2178      	movs	r1, #120	; 0x78
 800299e:	4803      	ldr	r0, [pc, #12]	; (80029ac <ssd1306_WriteCommand+0x2c>)
 80029a0:	f001 fe9c 	bl	80046dc <HAL_I2C_Mem_Write>
}
 80029a4:	bf00      	nop
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	20000704 	.word	0x20000704

080029b0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b086      	sub	sp, #24
 80029b4:	af04      	add	r7, sp, #16
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	b29b      	uxth	r3, r3
 80029be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80029c2:	9202      	str	r2, [sp, #8]
 80029c4:	9301      	str	r3, [sp, #4]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	9300      	str	r3, [sp, #0]
 80029ca:	2301      	movs	r3, #1
 80029cc:	2240      	movs	r2, #64	; 0x40
 80029ce:	2178      	movs	r1, #120	; 0x78
 80029d0:	4803      	ldr	r0, [pc, #12]	; (80029e0 <ssd1306_WriteData+0x30>)
 80029d2:	f001 fe83 	bl	80046dc <HAL_I2C_Mem_Write>
}
 80029d6:	bf00      	nop
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	20000704 	.word	0x20000704

080029e4 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80029e8:	f7ff ffc4 	bl	8002974 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80029ec:	2064      	movs	r0, #100	; 0x64
 80029ee:	f000 fa73 	bl	8002ed8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80029f2:	2000      	movs	r0, #0
 80029f4:	f000 f9e2 	bl	8002dbc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80029f8:	2020      	movs	r0, #32
 80029fa:	f7ff ffc1 	bl	8002980 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80029fe:	2000      	movs	r0, #0
 8002a00:	f7ff ffbe 	bl	8002980 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002a04:	20b0      	movs	r0, #176	; 0xb0
 8002a06:	f7ff ffbb 	bl	8002980 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002a0a:	20c8      	movs	r0, #200	; 0xc8
 8002a0c:	f7ff ffb8 	bl	8002980 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002a10:	2000      	movs	r0, #0
 8002a12:	f7ff ffb5 	bl	8002980 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002a16:	2010      	movs	r0, #16
 8002a18:	f7ff ffb2 	bl	8002980 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002a1c:	2040      	movs	r0, #64	; 0x40
 8002a1e:	f7ff ffaf 	bl	8002980 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002a22:	20ff      	movs	r0, #255	; 0xff
 8002a24:	f000 f9b6 	bl	8002d94 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002a28:	20a1      	movs	r0, #161	; 0xa1
 8002a2a:	f7ff ffa9 	bl	8002980 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002a2e:	20a6      	movs	r0, #166	; 0xa6
 8002a30:	f7ff ffa6 	bl	8002980 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002a34:	20a8      	movs	r0, #168	; 0xa8
 8002a36:	f7ff ffa3 	bl	8002980 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002a3a:	203f      	movs	r0, #63	; 0x3f
 8002a3c:	f7ff ffa0 	bl	8002980 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002a40:	20a4      	movs	r0, #164	; 0xa4
 8002a42:	f7ff ff9d 	bl	8002980 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002a46:	20d3      	movs	r0, #211	; 0xd3
 8002a48:	f7ff ff9a 	bl	8002980 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002a4c:	2000      	movs	r0, #0
 8002a4e:	f7ff ff97 	bl	8002980 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002a52:	20d5      	movs	r0, #213	; 0xd5
 8002a54:	f7ff ff94 	bl	8002980 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002a58:	20f0      	movs	r0, #240	; 0xf0
 8002a5a:	f7ff ff91 	bl	8002980 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002a5e:	20d9      	movs	r0, #217	; 0xd9
 8002a60:	f7ff ff8e 	bl	8002980 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002a64:	2022      	movs	r0, #34	; 0x22
 8002a66:	f7ff ff8b 	bl	8002980 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002a6a:	20da      	movs	r0, #218	; 0xda
 8002a6c:	f7ff ff88 	bl	8002980 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002a70:	2012      	movs	r0, #18
 8002a72:	f7ff ff85 	bl	8002980 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002a76:	20db      	movs	r0, #219	; 0xdb
 8002a78:	f7ff ff82 	bl	8002980 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002a7c:	2020      	movs	r0, #32
 8002a7e:	f7ff ff7f 	bl	8002980 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002a82:	208d      	movs	r0, #141	; 0x8d
 8002a84:	f7ff ff7c 	bl	8002980 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002a88:	2014      	movs	r0, #20
 8002a8a:	f7ff ff79 	bl	8002980 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002a8e:	2001      	movs	r0, #1
 8002a90:	f000 f994 	bl	8002dbc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002a94:	2000      	movs	r0, #0
 8002a96:	f000 f80f 	bl	8002ab8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002a9a:	f000 f82f 	bl	8002afc <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002a9e:	4b05      	ldr	r3, [pc, #20]	; (8002ab4 <ssd1306_Init+0xd0>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002aa4:	4b03      	ldr	r3, [pc, #12]	; (8002ab4 <ssd1306_Init+0xd0>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002aaa:	4b02      	ldr	r3, [pc, #8]	; (8002ab4 <ssd1306_Init+0xd0>)
 8002aac:	2201      	movs	r2, #1
 8002aae:	715a      	strb	r2, [r3, #5]
}
 8002ab0:	bf00      	nop
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	20000680 	.word	0x20000680

08002ab8 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	4603      	mov	r3, r0
 8002ac0:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	60fb      	str	r3, [r7, #12]
 8002ac6:	e00d      	b.n	8002ae4 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002ac8:	79fb      	ldrb	r3, [r7, #7]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d101      	bne.n	8002ad2 <ssd1306_Fill+0x1a>
 8002ace:	2100      	movs	r1, #0
 8002ad0:	e000      	b.n	8002ad4 <ssd1306_Fill+0x1c>
 8002ad2:	21ff      	movs	r1, #255	; 0xff
 8002ad4:	4a08      	ldr	r2, [pc, #32]	; (8002af8 <ssd1306_Fill+0x40>)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	4413      	add	r3, r2
 8002ada:	460a      	mov	r2, r1
 8002adc:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	60fb      	str	r3, [r7, #12]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002aea:	d3ed      	bcc.n	8002ac8 <ssd1306_Fill+0x10>
    }
}
 8002aec:	bf00      	nop
 8002aee:	3714      	adds	r7, #20
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bc80      	pop	{r7}
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	20000280 	.word	0x20000280

08002afc <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002b02:	2300      	movs	r3, #0
 8002b04:	71fb      	strb	r3, [r7, #7]
 8002b06:	e016      	b.n	8002b36 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002b08:	79fb      	ldrb	r3, [r7, #7]
 8002b0a:	3b50      	subs	r3, #80	; 0x50
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff ff36 	bl	8002980 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8002b14:	2000      	movs	r0, #0
 8002b16:	f7ff ff33 	bl	8002980 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8002b1a:	2010      	movs	r0, #16
 8002b1c:	f7ff ff30 	bl	8002980 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002b20:	79fb      	ldrb	r3, [r7, #7]
 8002b22:	01db      	lsls	r3, r3, #7
 8002b24:	4a07      	ldr	r2, [pc, #28]	; (8002b44 <ssd1306_UpdateScreen+0x48>)
 8002b26:	4413      	add	r3, r2
 8002b28:	2180      	movs	r1, #128	; 0x80
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7ff ff40 	bl	80029b0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002b30:	79fb      	ldrb	r3, [r7, #7]
 8002b32:	3301      	adds	r3, #1
 8002b34:	71fb      	strb	r3, [r7, #7]
 8002b36:	79fb      	ldrb	r3, [r7, #7]
 8002b38:	2b07      	cmp	r3, #7
 8002b3a:	d9e5      	bls.n	8002b08 <ssd1306_UpdateScreen+0xc>
    }
}
 8002b3c:	bf00      	nop
 8002b3e:	3708      	adds	r7, #8
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	20000280 	.word	0x20000280

08002b48 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	4603      	mov	r3, r0
 8002b50:	71fb      	strb	r3, [r7, #7]
 8002b52:	460b      	mov	r3, r1
 8002b54:	71bb      	strb	r3, [r7, #6]
 8002b56:	4613      	mov	r3, r2
 8002b58:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	db48      	blt.n	8002bf4 <ssd1306_DrawPixel+0xac>
 8002b62:	79bb      	ldrb	r3, [r7, #6]
 8002b64:	2b3f      	cmp	r3, #63	; 0x3f
 8002b66:	d845      	bhi.n	8002bf4 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8002b68:	4b25      	ldr	r3, [pc, #148]	; (8002c00 <ssd1306_DrawPixel+0xb8>)
 8002b6a:	791b      	ldrb	r3, [r3, #4]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d006      	beq.n	8002b7e <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 8002b70:	797b      	ldrb	r3, [r7, #5]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	bf0c      	ite	eq
 8002b76:	2301      	moveq	r3, #1
 8002b78:	2300      	movne	r3, #0
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 8002b7e:	797b      	ldrb	r3, [r7, #5]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d11a      	bne.n	8002bba <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002b84:	79fa      	ldrb	r2, [r7, #7]
 8002b86:	79bb      	ldrb	r3, [r7, #6]
 8002b88:	08db      	lsrs	r3, r3, #3
 8002b8a:	b2d8      	uxtb	r0, r3
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	01db      	lsls	r3, r3, #7
 8002b90:	4413      	add	r3, r2
 8002b92:	4a1c      	ldr	r2, [pc, #112]	; (8002c04 <ssd1306_DrawPixel+0xbc>)
 8002b94:	5cd3      	ldrb	r3, [r2, r3]
 8002b96:	b25a      	sxtb	r2, r3
 8002b98:	79bb      	ldrb	r3, [r7, #6]
 8002b9a:	f003 0307 	and.w	r3, r3, #7
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba4:	b25b      	sxtb	r3, r3
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	b259      	sxtb	r1, r3
 8002baa:	79fa      	ldrb	r2, [r7, #7]
 8002bac:	4603      	mov	r3, r0
 8002bae:	01db      	lsls	r3, r3, #7
 8002bb0:	4413      	add	r3, r2
 8002bb2:	b2c9      	uxtb	r1, r1
 8002bb4:	4a13      	ldr	r2, [pc, #76]	; (8002c04 <ssd1306_DrawPixel+0xbc>)
 8002bb6:	54d1      	strb	r1, [r2, r3]
 8002bb8:	e01d      	b.n	8002bf6 <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002bba:	79fa      	ldrb	r2, [r7, #7]
 8002bbc:	79bb      	ldrb	r3, [r7, #6]
 8002bbe:	08db      	lsrs	r3, r3, #3
 8002bc0:	b2d8      	uxtb	r0, r3
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	01db      	lsls	r3, r3, #7
 8002bc6:	4413      	add	r3, r2
 8002bc8:	4a0e      	ldr	r2, [pc, #56]	; (8002c04 <ssd1306_DrawPixel+0xbc>)
 8002bca:	5cd3      	ldrb	r3, [r2, r3]
 8002bcc:	b25a      	sxtb	r2, r3
 8002bce:	79bb      	ldrb	r3, [r7, #6]
 8002bd0:	f003 0307 	and.w	r3, r3, #7
 8002bd4:	2101      	movs	r1, #1
 8002bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bda:	b25b      	sxtb	r3, r3
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	b25b      	sxtb	r3, r3
 8002be0:	4013      	ands	r3, r2
 8002be2:	b259      	sxtb	r1, r3
 8002be4:	79fa      	ldrb	r2, [r7, #7]
 8002be6:	4603      	mov	r3, r0
 8002be8:	01db      	lsls	r3, r3, #7
 8002bea:	4413      	add	r3, r2
 8002bec:	b2c9      	uxtb	r1, r1
 8002bee:	4a05      	ldr	r2, [pc, #20]	; (8002c04 <ssd1306_DrawPixel+0xbc>)
 8002bf0:	54d1      	strb	r1, [r2, r3]
 8002bf2:	e000      	b.n	8002bf6 <ssd1306_DrawPixel+0xae>
        return;
 8002bf4:	bf00      	nop
    }
}
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	20000680 	.word	0x20000680
 8002c04:	20000280 	.word	0x20000280

08002c08 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002c08:	b590      	push	{r4, r7, lr}
 8002c0a:	b089      	sub	sp, #36	; 0x24
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4604      	mov	r4, r0
 8002c10:	1d38      	adds	r0, r7, #4
 8002c12:	e880 0006 	stmia.w	r0, {r1, r2}
 8002c16:	461a      	mov	r2, r3
 8002c18:	4623      	mov	r3, r4
 8002c1a:	73fb      	strb	r3, [r7, #15]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002c20:	7bfb      	ldrb	r3, [r7, #15]
 8002c22:	2b1f      	cmp	r3, #31
 8002c24:	d902      	bls.n	8002c2c <ssd1306_WriteChar+0x24>
 8002c26:	7bfb      	ldrb	r3, [r7, #15]
 8002c28:	2b7e      	cmp	r3, #126	; 0x7e
 8002c2a:	d901      	bls.n	8002c30 <ssd1306_WriteChar+0x28>
        return 0;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	e06d      	b.n	8002d0c <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002c30:	4b38      	ldr	r3, [pc, #224]	; (8002d14 <ssd1306_WriteChar+0x10c>)
 8002c32:	881b      	ldrh	r3, [r3, #0]
 8002c34:	461a      	mov	r2, r3
 8002c36:	793b      	ldrb	r3, [r7, #4]
 8002c38:	4413      	add	r3, r2
 8002c3a:	2b80      	cmp	r3, #128	; 0x80
 8002c3c:	dc06      	bgt.n	8002c4c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002c3e:	4b35      	ldr	r3, [pc, #212]	; (8002d14 <ssd1306_WriteChar+0x10c>)
 8002c40:	885b      	ldrh	r3, [r3, #2]
 8002c42:	461a      	mov	r2, r3
 8002c44:	797b      	ldrb	r3, [r7, #5]
 8002c46:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002c48:	2b40      	cmp	r3, #64	; 0x40
 8002c4a:	dd01      	ble.n	8002c50 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	e05d      	b.n	8002d0c <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002c50:	2300      	movs	r3, #0
 8002c52:	61fb      	str	r3, [r7, #28]
 8002c54:	e04c      	b.n	8002cf0 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002c56:	68ba      	ldr	r2, [r7, #8]
 8002c58:	7bfb      	ldrb	r3, [r7, #15]
 8002c5a:	3b20      	subs	r3, #32
 8002c5c:	7979      	ldrb	r1, [r7, #5]
 8002c5e:	fb01 f303 	mul.w	r3, r1, r3
 8002c62:	4619      	mov	r1, r3
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	440b      	add	r3, r1
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	4413      	add	r3, r2
 8002c6c:	881b      	ldrh	r3, [r3, #0]
 8002c6e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002c70:	2300      	movs	r3, #0
 8002c72:	61bb      	str	r3, [r7, #24]
 8002c74:	e034      	b.n	8002ce0 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002c76:	697a      	ldr	r2, [r7, #20]
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d012      	beq.n	8002cac <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002c86:	4b23      	ldr	r3, [pc, #140]	; (8002d14 <ssd1306_WriteChar+0x10c>)
 8002c88:	881b      	ldrh	r3, [r3, #0]
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	4413      	add	r3, r2
 8002c92:	b2d8      	uxtb	r0, r3
 8002c94:	4b1f      	ldr	r3, [pc, #124]	; (8002d14 <ssd1306_WriteChar+0x10c>)
 8002c96:	885b      	ldrh	r3, [r3, #2]
 8002c98:	b2da      	uxtb	r2, r3
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	4413      	add	r3, r2
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	7bba      	ldrb	r2, [r7, #14]
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	f7ff ff4f 	bl	8002b48 <ssd1306_DrawPixel>
 8002caa:	e016      	b.n	8002cda <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002cac:	4b19      	ldr	r3, [pc, #100]	; (8002d14 <ssd1306_WriteChar+0x10c>)
 8002cae:	881b      	ldrh	r3, [r3, #0]
 8002cb0:	b2da      	uxtb	r2, r3
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	4413      	add	r3, r2
 8002cb8:	b2d8      	uxtb	r0, r3
 8002cba:	4b16      	ldr	r3, [pc, #88]	; (8002d14 <ssd1306_WriteChar+0x10c>)
 8002cbc:	885b      	ldrh	r3, [r3, #2]
 8002cbe:	b2da      	uxtb	r2, r3
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	4413      	add	r3, r2
 8002cc6:	b2d9      	uxtb	r1, r3
 8002cc8:	7bbb      	ldrb	r3, [r7, #14]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	bf0c      	ite	eq
 8002cce:	2301      	moveq	r3, #1
 8002cd0:	2300      	movne	r3, #0
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	f7ff ff37 	bl	8002b48 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002cda:	69bb      	ldr	r3, [r7, #24]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	61bb      	str	r3, [r7, #24]
 8002ce0:	793b      	ldrb	r3, [r7, #4]
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	69bb      	ldr	r3, [r7, #24]
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d3c5      	bcc.n	8002c76 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	3301      	adds	r3, #1
 8002cee:	61fb      	str	r3, [r7, #28]
 8002cf0:	797b      	ldrb	r3, [r7, #5]
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d3ad      	bcc.n	8002c56 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002cfa:	4b06      	ldr	r3, [pc, #24]	; (8002d14 <ssd1306_WriteChar+0x10c>)
 8002cfc:	881a      	ldrh	r2, [r3, #0]
 8002cfe:	793b      	ldrb	r3, [r7, #4]
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	4413      	add	r3, r2
 8002d04:	b29a      	uxth	r2, r3
 8002d06:	4b03      	ldr	r3, [pc, #12]	; (8002d14 <ssd1306_WriteChar+0x10c>)
 8002d08:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002d0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3724      	adds	r7, #36	; 0x24
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd90      	pop	{r4, r7, pc}
 8002d14:	20000680 	.word	0x20000680

08002d18 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b084      	sub	sp, #16
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	1d38      	adds	r0, r7, #4
 8002d22:	e880 0006 	stmia.w	r0, {r1, r2}
 8002d26:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8002d28:	e012      	b.n	8002d50 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	7818      	ldrb	r0, [r3, #0]
 8002d2e:	78fb      	ldrb	r3, [r7, #3]
 8002d30:	1d3a      	adds	r2, r7, #4
 8002d32:	ca06      	ldmia	r2, {r1, r2}
 8002d34:	f7ff ff68 	bl	8002c08 <ssd1306_WriteChar>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d002      	beq.n	8002d4a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	e008      	b.n	8002d5c <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d1e8      	bne.n	8002d2a <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	781b      	ldrb	r3, [r3, #0]
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3710      	adds	r7, #16
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	460a      	mov	r2, r1
 8002d6e:	71fb      	strb	r3, [r7, #7]
 8002d70:	4613      	mov	r3, r2
 8002d72:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	4b05      	ldr	r3, [pc, #20]	; (8002d90 <ssd1306_SetCursor+0x2c>)
 8002d7a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002d7c:	79bb      	ldrb	r3, [r7, #6]
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	4b03      	ldr	r3, [pc, #12]	; (8002d90 <ssd1306_SetCursor+0x2c>)
 8002d82:	805a      	strh	r2, [r3, #2]
}
 8002d84:	bf00      	nop
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bc80      	pop	{r7}
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	20000680 	.word	0x20000680

08002d94 <ssd1306_SetContrast>:
  ssd1306_Line(x1,y2,x1,y1,color);

  return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002d9e:	2381      	movs	r3, #129	; 0x81
 8002da0:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002da2:	7bfb      	ldrb	r3, [r7, #15]
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff fdeb 	bl	8002980 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002daa:	79fb      	ldrb	r3, [r7, #7]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7ff fde7 	bl	8002980 <ssd1306_WriteCommand>
}
 8002db2:	bf00      	nop
 8002db4:	3710      	adds	r7, #16
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
	...

08002dbc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002dc6:	79fb      	ldrb	r3, [r7, #7]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d005      	beq.n	8002dd8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002dcc:	23af      	movs	r3, #175	; 0xaf
 8002dce:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002dd0:	4b08      	ldr	r3, [pc, #32]	; (8002df4 <ssd1306_SetDisplayOn+0x38>)
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	719a      	strb	r2, [r3, #6]
 8002dd6:	e004      	b.n	8002de2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002dd8:	23ae      	movs	r3, #174	; 0xae
 8002dda:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002ddc:	4b05      	ldr	r3, [pc, #20]	; (8002df4 <ssd1306_SetDisplayOn+0x38>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 8002de2:	7bfb      	ldrb	r3, [r7, #15]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7ff fdcb 	bl	8002980 <ssd1306_WriteCommand>
}
 8002dea:	bf00      	nop
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	20000680 	.word	0x20000680

08002df8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002df8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002dfa:	e003      	b.n	8002e04 <LoopCopyDataInit>

08002dfc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002dfc:	4b0b      	ldr	r3, [pc, #44]	; (8002e2c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002dfe:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002e00:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002e02:	3104      	adds	r1, #4

08002e04 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002e04:	480a      	ldr	r0, [pc, #40]	; (8002e30 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002e06:	4b0b      	ldr	r3, [pc, #44]	; (8002e34 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002e08:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002e0a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002e0c:	d3f6      	bcc.n	8002dfc <CopyDataInit>
  ldr r2, =_sbss
 8002e0e:	4a0a      	ldr	r2, [pc, #40]	; (8002e38 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002e10:	e002      	b.n	8002e18 <LoopFillZerobss>

08002e12 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002e12:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002e14:	f842 3b04 	str.w	r3, [r2], #4

08002e18 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002e18:	4b08      	ldr	r3, [pc, #32]	; (8002e3c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002e1a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002e1c:	d3f9      	bcc.n	8002e12 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002e1e:	f7ff fc25 	bl	800266c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e22:	f003 ffd5 	bl	8006dd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e26:	f7ff fa07 	bl	8002238 <main>
  bx lr
 8002e2a:	4770      	bx	lr
  ldr r3, =_sidata
 8002e2c:	0800b3e0 	.word	0x0800b3e0
  ldr r0, =_sdata
 8002e30:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002e34:	200001f4 	.word	0x200001f4
  ldr r2, =_sbss
 8002e38:	200001f8 	.word	0x200001f8
  ldr r3, = _ebss
 8002e3c:	20000a54 	.word	0x20000a54

08002e40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e40:	e7fe      	b.n	8002e40 <ADC1_2_IRQHandler>
	...

08002e44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e48:	4b08      	ldr	r3, [pc, #32]	; (8002e6c <HAL_Init+0x28>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a07      	ldr	r2, [pc, #28]	; (8002e6c <HAL_Init+0x28>)
 8002e4e:	f043 0310 	orr.w	r3, r3, #16
 8002e52:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e54:	2003      	movs	r0, #3
 8002e56:	f000 fce1 	bl	800381c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e5a:	2000      	movs	r0, #0
 8002e5c:	f000 f808 	bl	8002e70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e60:	f7ff fb2a 	bl	80024b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	40022000 	.word	0x40022000

08002e70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8002e78:	4b09      	ldr	r3, [pc, #36]	; (8002ea0 <HAL_InitTick+0x30>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a09      	ldr	r2, [pc, #36]	; (8002ea4 <HAL_InitTick+0x34>)
 8002e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e82:	099b      	lsrs	r3, r3, #6
 8002e84:	4618      	mov	r0, r3
 8002e86:	f000 fcfe 	bl	8003886 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	6879      	ldr	r1, [r7, #4]
 8002e8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e92:	f000 fcce 	bl	8003832 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8002e96:	2300      	movs	r3, #0
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3708      	adds	r7, #8
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	20000018 	.word	0x20000018
 8002ea4:	10624dd3 	.word	0x10624dd3

08002ea8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	af00      	add	r7, sp, #0
  uwTick++;
 8002eac:	4b04      	ldr	r3, [pc, #16]	; (8002ec0 <HAL_IncTick+0x18>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	4a03      	ldr	r2, [pc, #12]	; (8002ec0 <HAL_IncTick+0x18>)
 8002eb4:	6013      	str	r3, [r2, #0]
}
 8002eb6:	bf00      	nop
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bc80      	pop	{r7}
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	20000a28 	.word	0x20000a28

08002ec4 <HAL_GetTick>:
  * @note  This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ec8:	4b02      	ldr	r3, [pc, #8]	; (8002ed4 <HAL_GetTick+0x10>)
 8002eca:	681b      	ldr	r3, [r3, #0]
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bc80      	pop	{r7}
 8002ed2:	4770      	bx	lr
 8002ed4:	20000a28 	.word	0x20000a28

08002ed8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ee0:	f7ff fff0 	bl	8002ec4 <HAL_GetTick>
 8002ee4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ef0:	d002      	beq.n	8002ef8 <HAL_Delay+0x20>
  {
     wait++;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002ef8:	bf00      	nop
 8002efa:	f7ff ffe3 	bl	8002ec4 <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	68fa      	ldr	r2, [r7, #12]
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d8f7      	bhi.n	8002efa <HAL_Delay+0x22>
  {
  }
}
 8002f0a:	bf00      	nop
 8002f0c:	3710      	adds	r7, #16
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
	...

08002f14 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002f20:	2300      	movs	r3, #0
 8002f22:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002f24:	2300      	movs	r3, #0
 8002f26:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d101      	bne.n	8002f36 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e0be      	b.n	80030b4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d109      	bne.n	8002f58 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f7fd ff4c 	bl	8000df0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f000 faf7 	bl	800354c <ADC_ConversionStop_Disable>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f66:	f003 0310 	and.w	r3, r3, #16
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	f040 8099 	bne.w	80030a2 <HAL_ADC_Init+0x18e>
 8002f70:	7dfb      	ldrb	r3, [r7, #23]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f040 8095 	bne.w	80030a2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f7c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f80:	f023 0302 	bic.w	r3, r3, #2
 8002f84:	f043 0202 	orr.w	r2, r3, #2
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002f94:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002f9c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002f9e:	68ba      	ldr	r2, [r7, #8]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fac:	d003      	beq.n	8002fb6 <HAL_ADC_Init+0xa2>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d102      	bne.n	8002fbc <HAL_ADC_Init+0xa8>
 8002fb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fba:	e000      	b.n	8002fbe <HAL_ADC_Init+0xaa>
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	693a      	ldr	r2, [r7, #16]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	695b      	ldr	r3, [r3, #20]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d119      	bne.n	8003000 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d109      	bne.n	8002fe8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	035a      	lsls	r2, r3, #13
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002fe4:	613b      	str	r3, [r7, #16]
 8002fe6:	e00b      	b.n	8003000 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fec:	f043 0220 	orr.w	r2, r3, #32
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff8:	f043 0201 	orr.w	r2, r3, #1
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	430a      	orrs	r2, r1
 8003012:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689a      	ldr	r2, [r3, #8]
 800301a:	4b28      	ldr	r3, [pc, #160]	; (80030bc <HAL_ADC_Init+0x1a8>)
 800301c:	4013      	ands	r3, r2
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	6812      	ldr	r2, [r2, #0]
 8003022:	68b9      	ldr	r1, [r7, #8]
 8003024:	430b      	orrs	r3, r1
 8003026:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003030:	d003      	beq.n	800303a <HAL_ADC_Init+0x126>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d104      	bne.n	8003044 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	3b01      	subs	r3, #1
 8003040:	051b      	lsls	r3, r3, #20
 8003042:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800304a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	430a      	orrs	r2, r1
 8003056:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689a      	ldr	r2, [r3, #8]
 800305e:	4b18      	ldr	r3, [pc, #96]	; (80030c0 <HAL_ADC_Init+0x1ac>)
 8003060:	4013      	ands	r3, r2
 8003062:	68ba      	ldr	r2, [r7, #8]
 8003064:	429a      	cmp	r2, r3
 8003066:	d10b      	bne.n	8003080 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003072:	f023 0303 	bic.w	r3, r3, #3
 8003076:	f043 0201 	orr.w	r2, r3, #1
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800307e:	e018      	b.n	80030b2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003084:	f023 0312 	bic.w	r3, r3, #18
 8003088:	f043 0210 	orr.w	r2, r3, #16
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003094:	f043 0201 	orr.w	r2, r3, #1
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80030a0:	e007      	b.n	80030b2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a6:	f043 0210 	orr.w	r2, r3, #16
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80030b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3718      	adds	r7, #24
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	ffe1f7fd 	.word	0xffe1f7fd
 80030c0:	ff1f0efe 	.word	0xff1f0efe

080030c4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b086      	sub	sp, #24
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	60b9      	str	r1, [r7, #8]
 80030ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030d0:	2300      	movs	r3, #0
 80030d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a64      	ldr	r2, [pc, #400]	; (800326c <HAL_ADC_Start_DMA+0x1a8>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d004      	beq.n	80030e8 <HAL_ADC_Start_DMA+0x24>
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a63      	ldr	r2, [pc, #396]	; (8003270 <HAL_ADC_Start_DMA+0x1ac>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d106      	bne.n	80030f6 <HAL_ADC_Start_DMA+0x32>
 80030e8:	4b60      	ldr	r3, [pc, #384]	; (800326c <HAL_ADC_Start_DMA+0x1a8>)
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f040 80b3 	bne.w	800325c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d101      	bne.n	8003104 <HAL_ADC_Start_DMA+0x40>
 8003100:	2302      	movs	r3, #2
 8003102:	e0ae      	b.n	8003262 <HAL_ADC_Start_DMA+0x19e>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800310c:	68f8      	ldr	r0, [r7, #12]
 800310e:	f000 f9cb 	bl	80034a8 <ADC_Enable>
 8003112:	4603      	mov	r3, r0
 8003114:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003116:	7dfb      	ldrb	r3, [r7, #23]
 8003118:	2b00      	cmp	r3, #0
 800311a:	f040 809a 	bne.w	8003252 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003122:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003126:	f023 0301 	bic.w	r3, r3, #1
 800312a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a4e      	ldr	r2, [pc, #312]	; (8003270 <HAL_ADC_Start_DMA+0x1ac>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d105      	bne.n	8003148 <HAL_ADC_Start_DMA+0x84>
 800313c:	4b4b      	ldr	r3, [pc, #300]	; (800326c <HAL_ADC_Start_DMA+0x1a8>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d115      	bne.n	8003174 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800314c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800315e:	2b00      	cmp	r3, #0
 8003160:	d026      	beq.n	80031b0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003166:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800316a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003172:	e01d      	b.n	80031b0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003178:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a39      	ldr	r2, [pc, #228]	; (800326c <HAL_ADC_Start_DMA+0x1a8>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d004      	beq.n	8003194 <HAL_ADC_Start_DMA+0xd0>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a38      	ldr	r2, [pc, #224]	; (8003270 <HAL_ADC_Start_DMA+0x1ac>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d10d      	bne.n	80031b0 <HAL_ADC_Start_DMA+0xec>
 8003194:	4b35      	ldr	r3, [pc, #212]	; (800326c <HAL_ADC_Start_DMA+0x1a8>)
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800319c:	2b00      	cmp	r3, #0
 800319e:	d007      	beq.n	80031b0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031a8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d006      	beq.n	80031ca <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031c0:	f023 0206 	bic.w	r2, r3, #6
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	62da      	str	r2, [r3, #44]	; 0x2c
 80031c8:	e002      	b.n	80031d0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2200      	movs	r2, #0
 80031ce:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6a1b      	ldr	r3, [r3, #32]
 80031dc:	4a25      	ldr	r2, [pc, #148]	; (8003274 <HAL_ADC_Start_DMA+0x1b0>)
 80031de:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6a1b      	ldr	r3, [r3, #32]
 80031e4:	4a24      	ldr	r2, [pc, #144]	; (8003278 <HAL_ADC_Start_DMA+0x1b4>)
 80031e6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6a1b      	ldr	r3, [r3, #32]
 80031ec:	4a23      	ldr	r2, [pc, #140]	; (800327c <HAL_ADC_Start_DMA+0x1b8>)
 80031ee:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f06f 0202 	mvn.w	r2, #2
 80031f8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003208:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6a18      	ldr	r0, [r3, #32]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	334c      	adds	r3, #76	; 0x4c
 8003214:	4619      	mov	r1, r3
 8003216:	68ba      	ldr	r2, [r7, #8]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f000 fbcf 	bl	80039bc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003228:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800322c:	d108      	bne.n	8003240 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689a      	ldr	r2, [r3, #8]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800323c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800323e:	e00f      	b.n	8003260 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	689a      	ldr	r2, [r3, #8]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800324e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003250:	e006      	b.n	8003260 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800325a:	e001      	b.n	8003260 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003260:	7dfb      	ldrb	r3, [r7, #23]
}
 8003262:	4618      	mov	r0, r3
 8003264:	3718      	adds	r7, #24
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	40012400 	.word	0x40012400
 8003270:	40012800 	.word	0x40012800
 8003274:	080035c1 	.word	0x080035c1
 8003278:	0800363d 	.word	0x0800363d
 800327c:	08003659 	.word	0x08003659

08003280 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	bc80      	pop	{r7}
 8003290:	4770      	bx	lr

08003292 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003292:	b480      	push	{r7}
 8003294:	b083      	sub	sp, #12
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	bc80      	pop	{r7}
 80032a2:	4770      	bx	lr

080032a4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bc80      	pop	{r7}
 80032b4:	4770      	bx	lr
	...

080032b8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032c2:	2300      	movs	r3, #0
 80032c4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80032c6:	2300      	movs	r3, #0
 80032c8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d101      	bne.n	80032d8 <HAL_ADC_ConfigChannel+0x20>
 80032d4:	2302      	movs	r3, #2
 80032d6:	e0dc      	b.n	8003492 <HAL_ADC_ConfigChannel+0x1da>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	2b06      	cmp	r3, #6
 80032e6:	d81c      	bhi.n	8003322 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	685a      	ldr	r2, [r3, #4]
 80032f2:	4613      	mov	r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	4413      	add	r3, r2
 80032f8:	3b05      	subs	r3, #5
 80032fa:	221f      	movs	r2, #31
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	43db      	mvns	r3, r3
 8003302:	4019      	ands	r1, r3
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	6818      	ldr	r0, [r3, #0]
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	685a      	ldr	r2, [r3, #4]
 800330c:	4613      	mov	r3, r2
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	4413      	add	r3, r2
 8003312:	3b05      	subs	r3, #5
 8003314:	fa00 f203 	lsl.w	r2, r0, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	430a      	orrs	r2, r1
 800331e:	635a      	str	r2, [r3, #52]	; 0x34
 8003320:	e03c      	b.n	800339c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2b0c      	cmp	r3, #12
 8003328:	d81c      	bhi.n	8003364 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	685a      	ldr	r2, [r3, #4]
 8003334:	4613      	mov	r3, r2
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	4413      	add	r3, r2
 800333a:	3b23      	subs	r3, #35	; 0x23
 800333c:	221f      	movs	r2, #31
 800333e:	fa02 f303 	lsl.w	r3, r2, r3
 8003342:	43db      	mvns	r3, r3
 8003344:	4019      	ands	r1, r3
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	6818      	ldr	r0, [r3, #0]
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	4613      	mov	r3, r2
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	4413      	add	r3, r2
 8003354:	3b23      	subs	r3, #35	; 0x23
 8003356:	fa00 f203 	lsl.w	r2, r0, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	430a      	orrs	r2, r1
 8003360:	631a      	str	r2, [r3, #48]	; 0x30
 8003362:	e01b      	b.n	800339c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	685a      	ldr	r2, [r3, #4]
 800336e:	4613      	mov	r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	4413      	add	r3, r2
 8003374:	3b41      	subs	r3, #65	; 0x41
 8003376:	221f      	movs	r2, #31
 8003378:	fa02 f303 	lsl.w	r3, r2, r3
 800337c:	43db      	mvns	r3, r3
 800337e:	4019      	ands	r1, r3
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	6818      	ldr	r0, [r3, #0]
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	685a      	ldr	r2, [r3, #4]
 8003388:	4613      	mov	r3, r2
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	4413      	add	r3, r2
 800338e:	3b41      	subs	r3, #65	; 0x41
 8003390:	fa00 f203 	lsl.w	r2, r0, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	430a      	orrs	r2, r1
 800339a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2b09      	cmp	r3, #9
 80033a2:	d91c      	bls.n	80033de <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68d9      	ldr	r1, [r3, #12]
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	4613      	mov	r3, r2
 80033b0:	005b      	lsls	r3, r3, #1
 80033b2:	4413      	add	r3, r2
 80033b4:	3b1e      	subs	r3, #30
 80033b6:	2207      	movs	r2, #7
 80033b8:	fa02 f303 	lsl.w	r3, r2, r3
 80033bc:	43db      	mvns	r3, r3
 80033be:	4019      	ands	r1, r3
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	6898      	ldr	r0, [r3, #8]
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	4613      	mov	r3, r2
 80033ca:	005b      	lsls	r3, r3, #1
 80033cc:	4413      	add	r3, r2
 80033ce:	3b1e      	subs	r3, #30
 80033d0:	fa00 f203 	lsl.w	r2, r0, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	60da      	str	r2, [r3, #12]
 80033dc:	e019      	b.n	8003412 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	6919      	ldr	r1, [r3, #16]
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	4613      	mov	r3, r2
 80033ea:	005b      	lsls	r3, r3, #1
 80033ec:	4413      	add	r3, r2
 80033ee:	2207      	movs	r2, #7
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	43db      	mvns	r3, r3
 80033f6:	4019      	ands	r1, r3
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	6898      	ldr	r0, [r3, #8]
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	4613      	mov	r3, r2
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	4413      	add	r3, r2
 8003406:	fa00 f203 	lsl.w	r2, r0, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	430a      	orrs	r2, r1
 8003410:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2b10      	cmp	r3, #16
 8003418:	d003      	beq.n	8003422 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800341e:	2b11      	cmp	r3, #17
 8003420:	d132      	bne.n	8003488 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a1d      	ldr	r2, [pc, #116]	; (800349c <HAL_ADC_ConfigChannel+0x1e4>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d125      	bne.n	8003478 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d126      	bne.n	8003488 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	689a      	ldr	r2, [r3, #8]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003448:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2b10      	cmp	r3, #16
 8003450:	d11a      	bne.n	8003488 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003452:	4b13      	ldr	r3, [pc, #76]	; (80034a0 <HAL_ADC_ConfigChannel+0x1e8>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a13      	ldr	r2, [pc, #76]	; (80034a4 <HAL_ADC_ConfigChannel+0x1ec>)
 8003458:	fba2 2303 	umull	r2, r3, r2, r3
 800345c:	0c9a      	lsrs	r2, r3, #18
 800345e:	4613      	mov	r3, r2
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	4413      	add	r3, r2
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003468:	e002      	b.n	8003470 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	3b01      	subs	r3, #1
 800346e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d1f9      	bne.n	800346a <HAL_ADC_ConfigChannel+0x1b2>
 8003476:	e007      	b.n	8003488 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800347c:	f043 0220 	orr.w	r2, r3, #32
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003490:	7bfb      	ldrb	r3, [r7, #15]
}
 8003492:	4618      	mov	r0, r3
 8003494:	3714      	adds	r7, #20
 8003496:	46bd      	mov	sp, r7
 8003498:	bc80      	pop	{r7}
 800349a:	4770      	bx	lr
 800349c:	40012400 	.word	0x40012400
 80034a0:	20000018 	.word	0x20000018
 80034a4:	431bde83 	.word	0x431bde83

080034a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034b0:	2300      	movs	r3, #0
 80034b2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80034b4:	2300      	movs	r3, #0
 80034b6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	f003 0301 	and.w	r3, r3, #1
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d039      	beq.n	800353a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	689a      	ldr	r2, [r3, #8]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f042 0201 	orr.w	r2, r2, #1
 80034d4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80034d6:	4b1b      	ldr	r3, [pc, #108]	; (8003544 <ADC_Enable+0x9c>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a1b      	ldr	r2, [pc, #108]	; (8003548 <ADC_Enable+0xa0>)
 80034dc:	fba2 2303 	umull	r2, r3, r2, r3
 80034e0:	0c9b      	lsrs	r3, r3, #18
 80034e2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80034e4:	e002      	b.n	80034ec <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	3b01      	subs	r3, #1
 80034ea:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1f9      	bne.n	80034e6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80034f2:	f7ff fce7 	bl	8002ec4 <HAL_GetTick>
 80034f6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80034f8:	e018      	b.n	800352c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80034fa:	f7ff fce3 	bl	8002ec4 <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	2b02      	cmp	r3, #2
 8003506:	d911      	bls.n	800352c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800350c:	f043 0210 	orr.w	r2, r3, #16
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003518:	f043 0201 	orr.w	r2, r3, #1
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e007      	b.n	800353c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b01      	cmp	r3, #1
 8003538:	d1df      	bne.n	80034fa <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800353a:	2300      	movs	r3, #0
}
 800353c:	4618      	mov	r0, r3
 800353e:	3710      	adds	r7, #16
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	20000018 	.word	0x20000018
 8003548:	431bde83 	.word	0x431bde83

0800354c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003554:	2300      	movs	r3, #0
 8003556:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	2b01      	cmp	r3, #1
 8003564:	d127      	bne.n	80035b6 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	689a      	ldr	r2, [r3, #8]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 0201 	bic.w	r2, r2, #1
 8003574:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003576:	f7ff fca5 	bl	8002ec4 <HAL_GetTick>
 800357a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800357c:	e014      	b.n	80035a8 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800357e:	f7ff fca1 	bl	8002ec4 <HAL_GetTick>
 8003582:	4602      	mov	r2, r0
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	2b02      	cmp	r3, #2
 800358a:	d90d      	bls.n	80035a8 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003590:	f043 0210 	orr.w	r2, r3, #16
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359c:	f043 0201 	orr.w	r2, r3, #1
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e007      	b.n	80035b8 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d0e3      	beq.n	800357e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3710      	adds	r7, #16
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035cc:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035d2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d127      	bne.n	800362a <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035de:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80035f0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80035f4:	d115      	bne.n	8003622 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d111      	bne.n	8003622 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003602:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800360e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d105      	bne.n	8003622 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800361a:	f043 0201 	orr.w	r2, r3, #1
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8003622:	68f8      	ldr	r0, [r7, #12]
 8003624:	f7ff fe2c 	bl	8003280 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003628:	e004      	b.n	8003634 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	4798      	blx	r3
}
 8003634:	bf00      	nop
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003648:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800364a:	68f8      	ldr	r0, [r7, #12]
 800364c:	f7ff fe21 	bl	8003292 <HAL_ADC_ConvHalfCpltCallback>
}
 8003650:	bf00      	nop
 8003652:	3710      	adds	r7, #16
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003664:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003676:	f043 0204 	orr.w	r2, r3, #4
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f7ff fe10 	bl	80032a4 <HAL_ADC_ErrorCallback>
}
 8003684:	bf00      	nop
 8003686:	3710      	adds	r7, #16
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800368c:	b480      	push	{r7}
 800368e:	b085      	sub	sp, #20
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f003 0307 	and.w	r3, r3, #7
 800369a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800369c:	4b0c      	ldr	r3, [pc, #48]	; (80036d0 <NVIC_SetPriorityGrouping+0x44>)
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036a2:	68ba      	ldr	r2, [r7, #8]
 80036a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036a8:	4013      	ands	r3, r2
 80036aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036be:	4a04      	ldr	r2, [pc, #16]	; (80036d0 <NVIC_SetPriorityGrouping+0x44>)
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	60d3      	str	r3, [r2, #12]
}
 80036c4:	bf00      	nop
 80036c6:	3714      	adds	r7, #20
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bc80      	pop	{r7}
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	e000ed00 	.word	0xe000ed00

080036d4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80036d4:	b480      	push	{r7}
 80036d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036d8:	4b04      	ldr	r3, [pc, #16]	; (80036ec <NVIC_GetPriorityGrouping+0x18>)
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	0a1b      	lsrs	r3, r3, #8
 80036de:	f003 0307 	and.w	r3, r3, #7
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bc80      	pop	{r7}
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	e000ed00 	.word	0xe000ed00

080036f0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	4603      	mov	r3, r0
 80036f8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80036fa:	79fb      	ldrb	r3, [r7, #7]
 80036fc:	f003 021f 	and.w	r2, r3, #31
 8003700:	4906      	ldr	r1, [pc, #24]	; (800371c <NVIC_EnableIRQ+0x2c>)
 8003702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003706:	095b      	lsrs	r3, r3, #5
 8003708:	2001      	movs	r0, #1
 800370a:	fa00 f202 	lsl.w	r2, r0, r2
 800370e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003712:	bf00      	nop
 8003714:	370c      	adds	r7, #12
 8003716:	46bd      	mov	sp, r7
 8003718:	bc80      	pop	{r7}
 800371a:	4770      	bx	lr
 800371c:	e000e100 	.word	0xe000e100

08003720 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	4603      	mov	r3, r0
 8003728:	6039      	str	r1, [r7, #0]
 800372a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800372c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003730:	2b00      	cmp	r3, #0
 8003732:	da0b      	bge.n	800374c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	b2da      	uxtb	r2, r3
 8003738:	490c      	ldr	r1, [pc, #48]	; (800376c <NVIC_SetPriority+0x4c>)
 800373a:	79fb      	ldrb	r3, [r7, #7]
 800373c:	f003 030f 	and.w	r3, r3, #15
 8003740:	3b04      	subs	r3, #4
 8003742:	0112      	lsls	r2, r2, #4
 8003744:	b2d2      	uxtb	r2, r2
 8003746:	440b      	add	r3, r1
 8003748:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800374a:	e009      	b.n	8003760 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	b2da      	uxtb	r2, r3
 8003750:	4907      	ldr	r1, [pc, #28]	; (8003770 <NVIC_SetPriority+0x50>)
 8003752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003756:	0112      	lsls	r2, r2, #4
 8003758:	b2d2      	uxtb	r2, r2
 800375a:	440b      	add	r3, r1
 800375c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	bc80      	pop	{r7}
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	e000ed00 	.word	0xe000ed00
 8003770:	e000e100 	.word	0xe000e100

08003774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003774:	b480      	push	{r7}
 8003776:	b089      	sub	sp, #36	; 0x24
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f003 0307 	and.w	r3, r3, #7
 8003786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	f1c3 0307 	rsb	r3, r3, #7
 800378e:	2b04      	cmp	r3, #4
 8003790:	bf28      	it	cs
 8003792:	2304      	movcs	r3, #4
 8003794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	3304      	adds	r3, #4
 800379a:	2b06      	cmp	r3, #6
 800379c:	d902      	bls.n	80037a4 <NVIC_EncodePriority+0x30>
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	3b03      	subs	r3, #3
 80037a2:	e000      	b.n	80037a6 <NVIC_EncodePriority+0x32>
 80037a4:	2300      	movs	r3, #0
 80037a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	43da      	mvns	r2, r3
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	401a      	ands	r2, r3
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	fa01 f303 	lsl.w	r3, r1, r3
 80037c6:	43d9      	mvns	r1, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037cc:	4313      	orrs	r3, r2
         );
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3724      	adds	r7, #36	; 0x24
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bc80      	pop	{r7}
 80037d6:	4770      	bx	lr

080037d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	3b01      	subs	r3, #1
 80037e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037e8:	d301      	bcc.n	80037ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037ea:	2301      	movs	r3, #1
 80037ec:	e00f      	b.n	800380e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037ee:	4a0a      	ldr	r2, [pc, #40]	; (8003818 <SysTick_Config+0x40>)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	3b01      	subs	r3, #1
 80037f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037f6:	210f      	movs	r1, #15
 80037f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80037fc:	f7ff ff90 	bl	8003720 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003800:	4b05      	ldr	r3, [pc, #20]	; (8003818 <SysTick_Config+0x40>)
 8003802:	2200      	movs	r2, #0
 8003804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003806:	4b04      	ldr	r3, [pc, #16]	; (8003818 <SysTick_Config+0x40>)
 8003808:	2207      	movs	r2, #7
 800380a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800380c:	2300      	movs	r3, #0
}
 800380e:	4618      	mov	r0, r3
 8003810:	3708      	adds	r7, #8
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	e000e010 	.word	0xe000e010

0800381c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f7ff ff31 	bl	800368c <NVIC_SetPriorityGrouping>
}
 800382a:	bf00      	nop
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003832:	b580      	push	{r7, lr}
 8003834:	b086      	sub	sp, #24
 8003836:	af00      	add	r7, sp, #0
 8003838:	4603      	mov	r3, r0
 800383a:	60b9      	str	r1, [r7, #8]
 800383c:	607a      	str	r2, [r7, #4]
 800383e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003840:	2300      	movs	r3, #0
 8003842:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003844:	f7ff ff46 	bl	80036d4 <NVIC_GetPriorityGrouping>
 8003848:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	68b9      	ldr	r1, [r7, #8]
 800384e:	6978      	ldr	r0, [r7, #20]
 8003850:	f7ff ff90 	bl	8003774 <NVIC_EncodePriority>
 8003854:	4602      	mov	r2, r0
 8003856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800385a:	4611      	mov	r1, r2
 800385c:	4618      	mov	r0, r3
 800385e:	f7ff ff5f 	bl	8003720 <NVIC_SetPriority>
}
 8003862:	bf00      	nop
 8003864:	3718      	adds	r7, #24
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}

0800386a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800386a:	b580      	push	{r7, lr}
 800386c:	b082      	sub	sp, #8
 800386e:	af00      	add	r7, sp, #0
 8003870:	4603      	mov	r3, r0
 8003872:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003878:	4618      	mov	r0, r3
 800387a:	f7ff ff39 	bl	80036f0 <NVIC_EnableIRQ>
}
 800387e:	bf00      	nop
 8003880:	3708      	adds	r7, #8
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}

08003886 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003886:	b580      	push	{r7, lr}
 8003888:	b082      	sub	sp, #8
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f7ff ffa2 	bl	80037d8 <SysTick_Config>
 8003894:	4603      	mov	r3, r0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3708      	adds	r7, #8
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
	...

080038a0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2b04      	cmp	r3, #4
 80038ac:	d106      	bne.n	80038bc <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80038ae:	4b09      	ldr	r3, [pc, #36]	; (80038d4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a08      	ldr	r2, [pc, #32]	; (80038d4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80038b4:	f043 0304 	orr.w	r3, r3, #4
 80038b8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80038ba:	e005      	b.n	80038c8 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80038bc:	4b05      	ldr	r3, [pc, #20]	; (80038d4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a04      	ldr	r2, [pc, #16]	; (80038d4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80038c2:	f023 0304 	bic.w	r3, r3, #4
 80038c6:	6013      	str	r3, [r2, #0]
}
 80038c8:	bf00      	nop
 80038ca:	370c      	adds	r7, #12
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bc80      	pop	{r7}
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	e000e010 	.word	0xe000e010

080038d8 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80038dc:	f000 f802 	bl	80038e4 <HAL_SYSTICK_Callback>
}
 80038e0:	bf00      	nop
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80038e8:	bf00      	nop
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bc80      	pop	{r7}
 80038ee:	4770      	bx	lr

080038f0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b085      	sub	sp, #20
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80038f8:	2300      	movs	r3, #0
 80038fa:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e04f      	b.n	80039a6 <HAL_DMA_Init+0xb6>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	461a      	mov	r2, r3
 800390c:	4b28      	ldr	r3, [pc, #160]	; (80039b0 <HAL_DMA_Init+0xc0>)
 800390e:	4413      	add	r3, r2
 8003910:	4a28      	ldr	r2, [pc, #160]	; (80039b4 <HAL_DMA_Init+0xc4>)
 8003912:	fba2 2303 	umull	r2, r3, r2, r3
 8003916:	091b      	lsrs	r3, r3, #4
 8003918:	009a      	lsls	r2, r3, #2
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a25      	ldr	r2, [pc, #148]	; (80039b8 <HAL_DMA_Init+0xc8>)
 8003922:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2202      	movs	r2, #2
 8003928:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800393a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800393e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003948:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003954:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	695b      	ldr	r3, [r3, #20]
 800395a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003960:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	69db      	ldr	r3, [r3, #28]
 8003966:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003968:	68fa      	ldr	r2, [r7, #12]
 800396a:	4313      	orrs	r3, r2
 800396c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	68fa      	ldr	r2, [r7, #12]
 8003974:	601a      	str	r2, [r3, #0]


  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3714      	adds	r7, #20
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bc80      	pop	{r7}
 80039ae:	4770      	bx	lr
 80039b0:	bffdfff8 	.word	0xbffdfff8
 80039b4:	cccccccd 	.word	0xcccccccd
 80039b8:	40020000 	.word	0x40020000

080039bc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607a      	str	r2, [r7, #4]
 80039c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039ca:	2300      	movs	r3, #0
 80039cc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d101      	bne.n	80039dc <HAL_DMA_Start_IT+0x20>
 80039d8:	2302      	movs	r3, #2
 80039da:	e04a      	b.n	8003a72 <HAL_DMA_Start_IT+0xb6>
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d13a      	bne.n	8003a64 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2202      	movs	r2, #2
 80039f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2200      	movs	r2, #0
 80039fa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f022 0201 	bic.w	r2, r2, #1
 8003a0a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	68b9      	ldr	r1, [r7, #8]
 8003a12:	68f8      	ldr	r0, [r7, #12]
 8003a14:	f000 f9ae 	bl	8003d74 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d008      	beq.n	8003a32 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f042 020e 	orr.w	r2, r2, #14
 8003a2e:	601a      	str	r2, [r3, #0]
 8003a30:	e00f      	b.n	8003a52 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f022 0204 	bic.w	r2, r2, #4
 8003a40:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f042 020a 	orr.w	r2, r2, #10
 8003a50:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f042 0201 	orr.w	r2, r2, #1
 8003a60:	601a      	str	r2, [r3, #0]
 8003a62:	e005      	b.n	8003a70 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003a70:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3718      	adds	r7, #24
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
	...

08003a7c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a84:	2300      	movs	r3, #0
 8003a86:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d005      	beq.n	8003a9e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2204      	movs	r2, #4
 8003a96:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	73fb      	strb	r3, [r7, #15]
 8003a9c:	e051      	b.n	8003b42 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f022 020e 	bic.w	r2, r2, #14
 8003aac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f022 0201 	bic.w	r2, r2, #1
 8003abc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a22      	ldr	r2, [pc, #136]	; (8003b4c <HAL_DMA_Abort_IT+0xd0>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d029      	beq.n	8003b1c <HAL_DMA_Abort_IT+0xa0>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a20      	ldr	r2, [pc, #128]	; (8003b50 <HAL_DMA_Abort_IT+0xd4>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d022      	beq.n	8003b18 <HAL_DMA_Abort_IT+0x9c>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a1f      	ldr	r2, [pc, #124]	; (8003b54 <HAL_DMA_Abort_IT+0xd8>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d01a      	beq.n	8003b12 <HAL_DMA_Abort_IT+0x96>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a1d      	ldr	r2, [pc, #116]	; (8003b58 <HAL_DMA_Abort_IT+0xdc>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d012      	beq.n	8003b0c <HAL_DMA_Abort_IT+0x90>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a1c      	ldr	r2, [pc, #112]	; (8003b5c <HAL_DMA_Abort_IT+0xe0>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d00a      	beq.n	8003b06 <HAL_DMA_Abort_IT+0x8a>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a1a      	ldr	r2, [pc, #104]	; (8003b60 <HAL_DMA_Abort_IT+0xe4>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d102      	bne.n	8003b00 <HAL_DMA_Abort_IT+0x84>
 8003afa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003afe:	e00e      	b.n	8003b1e <HAL_DMA_Abort_IT+0xa2>
 8003b00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b04:	e00b      	b.n	8003b1e <HAL_DMA_Abort_IT+0xa2>
 8003b06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b0a:	e008      	b.n	8003b1e <HAL_DMA_Abort_IT+0xa2>
 8003b0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b10:	e005      	b.n	8003b1e <HAL_DMA_Abort_IT+0xa2>
 8003b12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b16:	e002      	b.n	8003b1e <HAL_DMA_Abort_IT+0xa2>
 8003b18:	2310      	movs	r3, #16
 8003b1a:	e000      	b.n	8003b1e <HAL_DMA_Abort_IT+0xa2>
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	4a11      	ldr	r2, [pc, #68]	; (8003b64 <HAL_DMA_Abort_IT+0xe8>)
 8003b20:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d003      	beq.n	8003b42 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	4798      	blx	r3
    } 
  }
  return status;
 8003b42:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3710      	adds	r7, #16
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	40020008 	.word	0x40020008
 8003b50:	4002001c 	.word	0x4002001c
 8003b54:	40020030 	.word	0x40020030
 8003b58:	40020044 	.word	0x40020044
 8003b5c:	40020058 	.word	0x40020058
 8003b60:	4002006c 	.word	0x4002006c
 8003b64:	40020000 	.word	0x40020000

08003b68 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b84:	2204      	movs	r2, #4
 8003b86:	409a      	lsls	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d04f      	beq.n	8003c30 <HAL_DMA_IRQHandler+0xc8>
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	f003 0304 	and.w	r3, r3, #4
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d04a      	beq.n	8003c30 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0320 	and.w	r3, r3, #32
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d107      	bne.n	8003bb8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f022 0204 	bic.w	r2, r2, #4
 8003bb6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a66      	ldr	r2, [pc, #408]	; (8003d58 <HAL_DMA_IRQHandler+0x1f0>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d029      	beq.n	8003c16 <HAL_DMA_IRQHandler+0xae>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a65      	ldr	r2, [pc, #404]	; (8003d5c <HAL_DMA_IRQHandler+0x1f4>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d022      	beq.n	8003c12 <HAL_DMA_IRQHandler+0xaa>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a63      	ldr	r2, [pc, #396]	; (8003d60 <HAL_DMA_IRQHandler+0x1f8>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d01a      	beq.n	8003c0c <HAL_DMA_IRQHandler+0xa4>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a62      	ldr	r2, [pc, #392]	; (8003d64 <HAL_DMA_IRQHandler+0x1fc>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d012      	beq.n	8003c06 <HAL_DMA_IRQHandler+0x9e>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a60      	ldr	r2, [pc, #384]	; (8003d68 <HAL_DMA_IRQHandler+0x200>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d00a      	beq.n	8003c00 <HAL_DMA_IRQHandler+0x98>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a5f      	ldr	r2, [pc, #380]	; (8003d6c <HAL_DMA_IRQHandler+0x204>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d102      	bne.n	8003bfa <HAL_DMA_IRQHandler+0x92>
 8003bf4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003bf8:	e00e      	b.n	8003c18 <HAL_DMA_IRQHandler+0xb0>
 8003bfa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003bfe:	e00b      	b.n	8003c18 <HAL_DMA_IRQHandler+0xb0>
 8003c00:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c04:	e008      	b.n	8003c18 <HAL_DMA_IRQHandler+0xb0>
 8003c06:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003c0a:	e005      	b.n	8003c18 <HAL_DMA_IRQHandler+0xb0>
 8003c0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c10:	e002      	b.n	8003c18 <HAL_DMA_IRQHandler+0xb0>
 8003c12:	2340      	movs	r3, #64	; 0x40
 8003c14:	e000      	b.n	8003c18 <HAL_DMA_IRQHandler+0xb0>
 8003c16:	2304      	movs	r3, #4
 8003c18:	4a55      	ldr	r2, [pc, #340]	; (8003d70 <HAL_DMA_IRQHandler+0x208>)
 8003c1a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	f000 8094 	beq.w	8003d4e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003c2e:	e08e      	b.n	8003d4e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c34:	2202      	movs	r2, #2
 8003c36:	409a      	lsls	r2, r3
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d056      	beq.n	8003cee <HAL_DMA_IRQHandler+0x186>
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d051      	beq.n	8003cee <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0320 	and.w	r3, r3, #32
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d10b      	bne.n	8003c70 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f022 020a 	bic.w	r2, r2, #10
 8003c66:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a38      	ldr	r2, [pc, #224]	; (8003d58 <HAL_DMA_IRQHandler+0x1f0>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d029      	beq.n	8003cce <HAL_DMA_IRQHandler+0x166>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a37      	ldr	r2, [pc, #220]	; (8003d5c <HAL_DMA_IRQHandler+0x1f4>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d022      	beq.n	8003cca <HAL_DMA_IRQHandler+0x162>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a35      	ldr	r2, [pc, #212]	; (8003d60 <HAL_DMA_IRQHandler+0x1f8>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d01a      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x15c>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a34      	ldr	r2, [pc, #208]	; (8003d64 <HAL_DMA_IRQHandler+0x1fc>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d012      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x156>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a32      	ldr	r2, [pc, #200]	; (8003d68 <HAL_DMA_IRQHandler+0x200>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d00a      	beq.n	8003cb8 <HAL_DMA_IRQHandler+0x150>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a31      	ldr	r2, [pc, #196]	; (8003d6c <HAL_DMA_IRQHandler+0x204>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d102      	bne.n	8003cb2 <HAL_DMA_IRQHandler+0x14a>
 8003cac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003cb0:	e00e      	b.n	8003cd0 <HAL_DMA_IRQHandler+0x168>
 8003cb2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003cb6:	e00b      	b.n	8003cd0 <HAL_DMA_IRQHandler+0x168>
 8003cb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003cbc:	e008      	b.n	8003cd0 <HAL_DMA_IRQHandler+0x168>
 8003cbe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003cc2:	e005      	b.n	8003cd0 <HAL_DMA_IRQHandler+0x168>
 8003cc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003cc8:	e002      	b.n	8003cd0 <HAL_DMA_IRQHandler+0x168>
 8003cca:	2320      	movs	r3, #32
 8003ccc:	e000      	b.n	8003cd0 <HAL_DMA_IRQHandler+0x168>
 8003cce:	2302      	movs	r3, #2
 8003cd0:	4a27      	ldr	r2, [pc, #156]	; (8003d70 <HAL_DMA_IRQHandler+0x208>)
 8003cd2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d034      	beq.n	8003d4e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003cec:	e02f      	b.n	8003d4e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf2:	2208      	movs	r2, #8
 8003cf4:	409a      	lsls	r2, r3
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d028      	beq.n	8003d50 <HAL_DMA_IRQHandler+0x1e8>
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	f003 0308 	and.w	r3, r3, #8
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d023      	beq.n	8003d50 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 020e 	bic.w	r2, r2, #14
 8003d16:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d20:	2101      	movs	r1, #1
 8003d22:	fa01 f202 	lsl.w	r2, r1, r2
 8003d26:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d004      	beq.n	8003d50 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	4798      	blx	r3
    }
  }
  return;
 8003d4e:	bf00      	nop
 8003d50:	bf00      	nop
}
 8003d52:	3710      	adds	r7, #16
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	40020008 	.word	0x40020008
 8003d5c:	4002001c 	.word	0x4002001c
 8003d60:	40020030 	.word	0x40020030
 8003d64:	40020044 	.word	0x40020044
 8003d68:	40020058 	.word	0x40020058
 8003d6c:	4002006c 	.word	0x4002006c
 8003d70:	40020000 	.word	0x40020000

08003d74 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
 8003d80:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d8a:	2101      	movs	r1, #1
 8003d8c:	fa01 f202 	lsl.w	r2, r1, r2
 8003d90:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	683a      	ldr	r2, [r7, #0]
 8003d98:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	2b10      	cmp	r3, #16
 8003da0:	d108      	bne.n	8003db4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	68ba      	ldr	r2, [r7, #8]
 8003db0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003db2:	e007      	b.n	8003dc4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	68ba      	ldr	r2, [r7, #8]
 8003dba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	60da      	str	r2, [r3, #12]
}
 8003dc4:	bf00      	nop
 8003dc6:	3714      	adds	r7, #20
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bc80      	pop	{r7}
 8003dcc:	4770      	bx	lr
	...

08003dd0 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dd2:	b087      	sub	sp, #28
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8003de2:	2300      	movs	r3, #0
 8003de4:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8003de6:	2300      	movs	r3, #0
 8003de8:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003dea:	4b2f      	ldr	r3, [pc, #188]	; (8003ea8 <HAL_FLASH_Program+0xd8>)
 8003dec:	7e1b      	ldrb	r3, [r3, #24]
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d101      	bne.n	8003df6 <HAL_FLASH_Program+0x26>
 8003df2:	2302      	movs	r3, #2
 8003df4:	e054      	b.n	8003ea0 <HAL_FLASH_Program+0xd0>
 8003df6:	4b2c      	ldr	r3, [pc, #176]	; (8003ea8 <HAL_FLASH_Program+0xd8>)
 8003df8:	2201      	movs	r2, #1
 8003dfa:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003dfc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003e00:	f000 f8a8 	bl	8003f54 <FLASH_WaitForLastOperation>
 8003e04:	4603      	mov	r3, r0
 8003e06:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8003e08:	7dfb      	ldrb	r3, [r7, #23]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d144      	bne.n	8003e98 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d102      	bne.n	8003e1a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8003e14:	2301      	movs	r3, #1
 8003e16:	757b      	strb	r3, [r7, #21]
 8003e18:	e007      	b.n	8003e2a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d102      	bne.n	8003e26 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8003e20:	2302      	movs	r3, #2
 8003e22:	757b      	strb	r3, [r7, #21]
 8003e24:	e001      	b.n	8003e2a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8003e26:	2304      	movs	r3, #4
 8003e28:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	75bb      	strb	r3, [r7, #22]
 8003e2e:	e02d      	b.n	8003e8c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8003e30:	7dbb      	ldrb	r3, [r7, #22]
 8003e32:	005a      	lsls	r2, r3, #1
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	eb02 0c03 	add.w	ip, r2, r3
 8003e3a:	7dbb      	ldrb	r3, [r7, #22]
 8003e3c:	0119      	lsls	r1, r3, #4
 8003e3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e42:	f1c1 0620 	rsb	r6, r1, #32
 8003e46:	f1a1 0020 	sub.w	r0, r1, #32
 8003e4a:	fa22 f401 	lsr.w	r4, r2, r1
 8003e4e:	fa03 f606 	lsl.w	r6, r3, r6
 8003e52:	4334      	orrs	r4, r6
 8003e54:	fa23 f000 	lsr.w	r0, r3, r0
 8003e58:	4304      	orrs	r4, r0
 8003e5a:	fa23 f501 	lsr.w	r5, r3, r1
 8003e5e:	b2a3      	uxth	r3, r4
 8003e60:	4619      	mov	r1, r3
 8003e62:	4660      	mov	r0, ip
 8003e64:	f000 f85a 	bl	8003f1c <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003e68:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003e6c:	f000 f872 	bl	8003f54 <FLASH_WaitForLastOperation>
 8003e70:	4603      	mov	r3, r0
 8003e72:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003e74:	4b0d      	ldr	r3, [pc, #52]	; (8003eac <HAL_FLASH_Program+0xdc>)
 8003e76:	691b      	ldr	r3, [r3, #16]
 8003e78:	4a0c      	ldr	r2, [pc, #48]	; (8003eac <HAL_FLASH_Program+0xdc>)
 8003e7a:	f023 0301 	bic.w	r3, r3, #1
 8003e7e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8003e80:	7dfb      	ldrb	r3, [r7, #23]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d107      	bne.n	8003e96 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8003e86:	7dbb      	ldrb	r3, [r7, #22]
 8003e88:	3301      	adds	r3, #1
 8003e8a:	75bb      	strb	r3, [r7, #22]
 8003e8c:	7dba      	ldrb	r2, [r7, #22]
 8003e8e:	7d7b      	ldrb	r3, [r7, #21]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d3cd      	bcc.n	8003e30 <HAL_FLASH_Program+0x60>
 8003e94:	e000      	b.n	8003e98 <HAL_FLASH_Program+0xc8>
      {
        break;
 8003e96:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003e98:	4b03      	ldr	r3, [pc, #12]	; (8003ea8 <HAL_FLASH_Program+0xd8>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	761a      	strb	r2, [r3, #24]

  return status;
 8003e9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	371c      	adds	r7, #28
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ea8:	20000a30 	.word	0x20000a30
 8003eac:	40022000 	.word	0x40022000

08003eb0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	af00      	add	r7, sp, #0
  if (HAL_IS_BIT_SET(FLASH->CR, FLASH_CR_LOCK))
 8003eb4:	4b09      	ldr	r3, [pc, #36]	; (8003edc <HAL_FLASH_Unlock+0x2c>)
 8003eb6:	691b      	ldr	r3, [r3, #16]
 8003eb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d007      	beq.n	8003ed0 <HAL_FLASH_Unlock+0x20>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003ec0:	4b06      	ldr	r3, [pc, #24]	; (8003edc <HAL_FLASH_Unlock+0x2c>)
 8003ec2:	4a07      	ldr	r2, [pc, #28]	; (8003ee0 <HAL_FLASH_Unlock+0x30>)
 8003ec4:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003ec6:	4b05      	ldr	r3, [pc, #20]	; (8003edc <HAL_FLASH_Unlock+0x2c>)
 8003ec8:	4a06      	ldr	r2, [pc, #24]	; (8003ee4 <HAL_FLASH_Unlock+0x34>)
 8003eca:	605a      	str	r2, [r3, #4]
  {
    return HAL_ERROR;
  }
  
#endif /* FLASH_BANK2_END */
  return HAL_OK; 
 8003ecc:	2300      	movs	r3, #0
 8003ece:	e000      	b.n	8003ed2 <HAL_FLASH_Unlock+0x22>
    return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bc80      	pop	{r7}
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	40022000 	.word	0x40022000
 8003ee0:	45670123 	.word	0x45670123
 8003ee4:	cdef89ab 	.word	0xcdef89ab

08003ee8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003eec:	4b05      	ldr	r3, [pc, #20]	; (8003f04 <HAL_FLASH_Lock+0x1c>)
 8003eee:	691b      	ldr	r3, [r3, #16]
 8003ef0:	4a04      	ldr	r2, [pc, #16]	; (8003f04 <HAL_FLASH_Lock+0x1c>)
 8003ef2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ef6:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8003ef8:	2300      	movs	r3, #0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bc80      	pop	{r7}
 8003f00:	4770      	bx	lr
 8003f02:	bf00      	nop
 8003f04:	40022000 	.word	0x40022000

08003f08 <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8003f0c:	4b02      	ldr	r3, [pc, #8]	; (8003f18 <HAL_FLASH_GetError+0x10>)
 8003f0e:	69db      	ldr	r3, [r3, #28]
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bc80      	pop	{r7}
 8003f16:	4770      	bx	lr
 8003f18:	20000a30 	.word	0x20000a30

08003f1c <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	460b      	mov	r3, r1
 8003f26:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003f28:	4b08      	ldr	r3, [pc, #32]	; (8003f4c <FLASH_Program_HalfWord+0x30>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003f2e:	4b08      	ldr	r3, [pc, #32]	; (8003f50 <FLASH_Program_HalfWord+0x34>)
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	4a07      	ldr	r2, [pc, #28]	; (8003f50 <FLASH_Program_HalfWord+0x34>)
 8003f34:	f043 0301 	orr.w	r3, r3, #1
 8003f38:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	887a      	ldrh	r2, [r7, #2]
 8003f3e:	801a      	strh	r2, [r3, #0]
}
 8003f40:	bf00      	nop
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bc80      	pop	{r7}
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	20000a30 	.word	0x20000a30
 8003f50:	40022000 	.word	0x40022000

08003f54 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003f5c:	f7fe ffb2 	bl	8002ec4 <HAL_GetTick>
 8003f60:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003f62:	e010      	b.n	8003f86 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f6a:	d00c      	beq.n	8003f86 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d007      	beq.n	8003f82 <FLASH_WaitForLastOperation+0x2e>
 8003f72:	f7fe ffa7 	bl	8002ec4 <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d201      	bcs.n	8003f86 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e025      	b.n	8003fd2 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003f86:	4b15      	ldr	r3, [pc, #84]	; (8003fdc <FLASH_WaitForLastOperation+0x88>)
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1e8      	bne.n	8003f64 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003f92:	4b12      	ldr	r3, [pc, #72]	; (8003fdc <FLASH_WaitForLastOperation+0x88>)
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	f003 0320 	and.w	r3, r3, #32
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d002      	beq.n	8003fa4 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003f9e:	4b0f      	ldr	r3, [pc, #60]	; (8003fdc <FLASH_WaitForLastOperation+0x88>)
 8003fa0:	2220      	movs	r2, #32
 8003fa2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003fa4:	4b0d      	ldr	r3, [pc, #52]	; (8003fdc <FLASH_WaitForLastOperation+0x88>)
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	f003 0310 	and.w	r3, r3, #16
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d10b      	bne.n	8003fc8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003fb0:	4b0a      	ldr	r3, [pc, #40]	; (8003fdc <FLASH_WaitForLastOperation+0x88>)
 8003fb2:	69db      	ldr	r3, [r3, #28]
 8003fb4:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d105      	bne.n	8003fc8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003fbc:	4b07      	ldr	r3, [pc, #28]	; (8003fdc <FLASH_WaitForLastOperation+0x88>)
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d003      	beq.n	8003fd0 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003fc8:	f000 f80a 	bl	8003fe0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e000      	b.n	8003fd2 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003fd0:	2300      	movs	r3, #0
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	40022000 	.word	0x40022000

08003fe0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003fea:	4b23      	ldr	r3, [pc, #140]	; (8004078 <FLASH_SetErrorCode+0x98>)
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	f003 0310 	and.w	r3, r3, #16
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d009      	beq.n	800400a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003ff6:	4b21      	ldr	r3, [pc, #132]	; (800407c <FLASH_SetErrorCode+0x9c>)
 8003ff8:	69db      	ldr	r3, [r3, #28]
 8003ffa:	f043 0302 	orr.w	r3, r3, #2
 8003ffe:	4a1f      	ldr	r2, [pc, #124]	; (800407c <FLASH_SetErrorCode+0x9c>)
 8004000:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f043 0310 	orr.w	r3, r3, #16
 8004008:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800400a:	4b1b      	ldr	r3, [pc, #108]	; (8004078 <FLASH_SetErrorCode+0x98>)
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	f003 0304 	and.w	r3, r3, #4
 8004012:	2b00      	cmp	r3, #0
 8004014:	d009      	beq.n	800402a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8004016:	4b19      	ldr	r3, [pc, #100]	; (800407c <FLASH_SetErrorCode+0x9c>)
 8004018:	69db      	ldr	r3, [r3, #28]
 800401a:	f043 0301 	orr.w	r3, r3, #1
 800401e:	4a17      	ldr	r2, [pc, #92]	; (800407c <FLASH_SetErrorCode+0x9c>)
 8004020:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f043 0304 	orr.w	r3, r3, #4
 8004028:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800402a:	4b13      	ldr	r3, [pc, #76]	; (8004078 <FLASH_SetErrorCode+0x98>)
 800402c:	69db      	ldr	r3, [r3, #28]
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00b      	beq.n	800404e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8004036:	4b11      	ldr	r3, [pc, #68]	; (800407c <FLASH_SetErrorCode+0x9c>)
 8004038:	69db      	ldr	r3, [r3, #28]
 800403a:	f043 0304 	orr.w	r3, r3, #4
 800403e:	4a0f      	ldr	r2, [pc, #60]	; (800407c <FLASH_SetErrorCode+0x9c>)
 8004040:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8004042:	4b0d      	ldr	r3, [pc, #52]	; (8004078 <FLASH_SetErrorCode+0x98>)
 8004044:	69db      	ldr	r3, [r3, #28]
 8004046:	4a0c      	ldr	r2, [pc, #48]	; (8004078 <FLASH_SetErrorCode+0x98>)
 8004048:	f023 0301 	bic.w	r3, r3, #1
 800404c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f240 1201 	movw	r2, #257	; 0x101
 8004054:	4293      	cmp	r3, r2
 8004056:	d106      	bne.n	8004066 <FLASH_SetErrorCode+0x86>
 8004058:	4b07      	ldr	r3, [pc, #28]	; (8004078 <FLASH_SetErrorCode+0x98>)
 800405a:	69db      	ldr	r3, [r3, #28]
 800405c:	4a06      	ldr	r2, [pc, #24]	; (8004078 <FLASH_SetErrorCode+0x98>)
 800405e:	f023 0301 	bic.w	r3, r3, #1
 8004062:	61d3      	str	r3, [r2, #28]
}  
 8004064:	e002      	b.n	800406c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8004066:	4a04      	ldr	r2, [pc, #16]	; (8004078 <FLASH_SetErrorCode+0x98>)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	60d3      	str	r3, [r2, #12]
}  
 800406c:	bf00      	nop
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	bc80      	pop	{r7}
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	40022000 	.word	0x40022000
 800407c:	20000a30 	.word	0x20000a30

08004080 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800408e:	2300      	movs	r3, #0
 8004090:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004092:	4b2f      	ldr	r3, [pc, #188]	; (8004150 <HAL_FLASHEx_Erase+0xd0>)
 8004094:	7e1b      	ldrb	r3, [r3, #24]
 8004096:	2b01      	cmp	r3, #1
 8004098:	d101      	bne.n	800409e <HAL_FLASHEx_Erase+0x1e>
 800409a:	2302      	movs	r3, #2
 800409c:	e053      	b.n	8004146 <HAL_FLASHEx_Erase+0xc6>
 800409e:	4b2c      	ldr	r3, [pc, #176]	; (8004150 <HAL_FLASHEx_Erase+0xd0>)
 80040a0:	2201      	movs	r2, #1
 80040a2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d116      	bne.n	80040da <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80040ac:	f24c 3050 	movw	r0, #50000	; 0xc350
 80040b0:	f7ff ff50 	bl	8003f54 <FLASH_WaitForLastOperation>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d141      	bne.n	800413e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80040ba:	2001      	movs	r0, #1
 80040bc:	f000 f84c 	bl	8004158 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80040c0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80040c4:	f7ff ff46 	bl	8003f54 <FLASH_WaitForLastOperation>
 80040c8:	4603      	mov	r3, r0
 80040ca:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80040cc:	4b21      	ldr	r3, [pc, #132]	; (8004154 <HAL_FLASHEx_Erase+0xd4>)
 80040ce:	691b      	ldr	r3, [r3, #16]
 80040d0:	4a20      	ldr	r2, [pc, #128]	; (8004154 <HAL_FLASHEx_Erase+0xd4>)
 80040d2:	f023 0304 	bic.w	r3, r3, #4
 80040d6:	6113      	str	r3, [r2, #16]
 80040d8:	e031      	b.n	800413e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80040da:	f24c 3050 	movw	r0, #50000	; 0xc350
 80040de:	f7ff ff39 	bl	8003f54 <FLASH_WaitForLastOperation>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d12a      	bne.n	800413e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80040ee:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	60bb      	str	r3, [r7, #8]
 80040f6:	e019      	b.n	800412c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80040f8:	68b8      	ldr	r0, [r7, #8]
 80040fa:	f000 f849 	bl	8004190 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80040fe:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004102:	f7ff ff27 	bl	8003f54 <FLASH_WaitForLastOperation>
 8004106:	4603      	mov	r3, r0
 8004108:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800410a:	4b12      	ldr	r3, [pc, #72]	; (8004154 <HAL_FLASHEx_Erase+0xd4>)
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	4a11      	ldr	r2, [pc, #68]	; (8004154 <HAL_FLASHEx_Erase+0xd4>)
 8004110:	f023 0302 	bic.w	r3, r3, #2
 8004114:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8004116:	7bfb      	ldrb	r3, [r7, #15]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d003      	beq.n	8004124 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	68ba      	ldr	r2, [r7, #8]
 8004120:	601a      	str	r2, [r3, #0]
            break;
 8004122:	e00c      	b.n	800413e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800412a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	029a      	lsls	r2, r3, #10
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8004138:	68ba      	ldr	r2, [r7, #8]
 800413a:	429a      	cmp	r2, r3
 800413c:	d3dc      	bcc.n	80040f8 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800413e:	4b04      	ldr	r3, [pc, #16]	; (8004150 <HAL_FLASHEx_Erase+0xd0>)
 8004140:	2200      	movs	r2, #0
 8004142:	761a      	strb	r2, [r3, #24]

  return status;
 8004144:	7bfb      	ldrb	r3, [r7, #15]
}
 8004146:	4618      	mov	r0, r3
 8004148:	3710      	adds	r7, #16
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	20000a30 	.word	0x20000a30
 8004154:	40022000 	.word	0x40022000

08004158 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004160:	4b09      	ldr	r3, [pc, #36]	; (8004188 <FLASH_MassErase+0x30>)
 8004162:	2200      	movs	r2, #0
 8004164:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8004166:	4b09      	ldr	r3, [pc, #36]	; (800418c <FLASH_MassErase+0x34>)
 8004168:	691b      	ldr	r3, [r3, #16]
 800416a:	4a08      	ldr	r2, [pc, #32]	; (800418c <FLASH_MassErase+0x34>)
 800416c:	f043 0304 	orr.w	r3, r3, #4
 8004170:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004172:	4b06      	ldr	r3, [pc, #24]	; (800418c <FLASH_MassErase+0x34>)
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	4a05      	ldr	r2, [pc, #20]	; (800418c <FLASH_MassErase+0x34>)
 8004178:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800417c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800417e:	bf00      	nop
 8004180:	370c      	adds	r7, #12
 8004182:	46bd      	mov	sp, r7
 8004184:	bc80      	pop	{r7}
 8004186:	4770      	bx	lr
 8004188:	20000a30 	.word	0x20000a30
 800418c:	40022000 	.word	0x40022000

08004190 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8004190:	b480      	push	{r7}
 8004192:	b083      	sub	sp, #12
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004198:	4b0b      	ldr	r3, [pc, #44]	; (80041c8 <FLASH_PageErase+0x38>)
 800419a:	2200      	movs	r2, #0
 800419c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800419e:	4b0b      	ldr	r3, [pc, #44]	; (80041cc <FLASH_PageErase+0x3c>)
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	4a0a      	ldr	r2, [pc, #40]	; (80041cc <FLASH_PageErase+0x3c>)
 80041a4:	f043 0302 	orr.w	r3, r3, #2
 80041a8:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80041aa:	4a08      	ldr	r2, [pc, #32]	; (80041cc <FLASH_PageErase+0x3c>)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80041b0:	4b06      	ldr	r3, [pc, #24]	; (80041cc <FLASH_PageErase+0x3c>)
 80041b2:	691b      	ldr	r3, [r3, #16]
 80041b4:	4a05      	ldr	r2, [pc, #20]	; (80041cc <FLASH_PageErase+0x3c>)
 80041b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041ba:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80041bc:	bf00      	nop
 80041be:	370c      	adds	r7, #12
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bc80      	pop	{r7}
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	20000a30 	.word	0x20000a30
 80041cc:	40022000 	.word	0x40022000

080041d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b08b      	sub	sp, #44	; 0x2c
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80041da:	2300      	movs	r3, #0
 80041dc:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 80041de:	2300      	movs	r3, #0
 80041e0:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 80041e2:	2300      	movs	r3, #0
 80041e4:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 80041e6:	2300      	movs	r3, #0
 80041e8:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 80041ea:	2300      	movs	r3, #0
 80041ec:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80041ee:	2300      	movs	r3, #0
 80041f0:	627b      	str	r3, [r7, #36]	; 0x24
 80041f2:	e127      	b.n	8004444 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 80041f4:	2201      	movs	r2, #1
 80041f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f8:	fa02 f303 	lsl.w	r3, r2, r3
 80041fc:	61fb      	str	r3, [r7, #28]
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	69fa      	ldr	r2, [r7, #28]
 8004204:	4013      	ands	r3, r2
 8004206:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004208:	69ba      	ldr	r2, [r7, #24]
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	429a      	cmp	r2, r3
 800420e:	f040 8116 	bne.w	800443e <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	2b12      	cmp	r3, #18
 8004218:	d034      	beq.n	8004284 <HAL_GPIO_Init+0xb4>
 800421a:	2b12      	cmp	r3, #18
 800421c:	d80d      	bhi.n	800423a <HAL_GPIO_Init+0x6a>
 800421e:	2b02      	cmp	r3, #2
 8004220:	d02b      	beq.n	800427a <HAL_GPIO_Init+0xaa>
 8004222:	2b02      	cmp	r3, #2
 8004224:	d804      	bhi.n	8004230 <HAL_GPIO_Init+0x60>
 8004226:	2b00      	cmp	r3, #0
 8004228:	d031      	beq.n	800428e <HAL_GPIO_Init+0xbe>
 800422a:	2b01      	cmp	r3, #1
 800422c:	d01c      	beq.n	8004268 <HAL_GPIO_Init+0x98>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;
        
        /* Parameters are checked with assert_param */
        default:
          break;
 800422e:	e048      	b.n	80042c2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8004230:	2b03      	cmp	r3, #3
 8004232:	d043      	beq.n	80042bc <HAL_GPIO_Init+0xec>
 8004234:	2b11      	cmp	r3, #17
 8004236:	d01b      	beq.n	8004270 <HAL_GPIO_Init+0xa0>
          break;
 8004238:	e043      	b.n	80042c2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800423a:	4a87      	ldr	r2, [pc, #540]	; (8004458 <HAL_GPIO_Init+0x288>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d026      	beq.n	800428e <HAL_GPIO_Init+0xbe>
 8004240:	4a85      	ldr	r2, [pc, #532]	; (8004458 <HAL_GPIO_Init+0x288>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d806      	bhi.n	8004254 <HAL_GPIO_Init+0x84>
 8004246:	4a85      	ldr	r2, [pc, #532]	; (800445c <HAL_GPIO_Init+0x28c>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d020      	beq.n	800428e <HAL_GPIO_Init+0xbe>
 800424c:	4a84      	ldr	r2, [pc, #528]	; (8004460 <HAL_GPIO_Init+0x290>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d01d      	beq.n	800428e <HAL_GPIO_Init+0xbe>
          break;
 8004252:	e036      	b.n	80042c2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8004254:	4a83      	ldr	r2, [pc, #524]	; (8004464 <HAL_GPIO_Init+0x294>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d019      	beq.n	800428e <HAL_GPIO_Init+0xbe>
 800425a:	4a83      	ldr	r2, [pc, #524]	; (8004468 <HAL_GPIO_Init+0x298>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d016      	beq.n	800428e <HAL_GPIO_Init+0xbe>
 8004260:	4a82      	ldr	r2, [pc, #520]	; (800446c <HAL_GPIO_Init+0x29c>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d013      	beq.n	800428e <HAL_GPIO_Init+0xbe>
          break;
 8004266:	e02c      	b.n	80042c2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	623b      	str	r3, [r7, #32]
          break;
 800426e:	e028      	b.n	80042c2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	3304      	adds	r3, #4
 8004276:	623b      	str	r3, [r7, #32]
          break;
 8004278:	e023      	b.n	80042c2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	3308      	adds	r3, #8
 8004280:	623b      	str	r3, [r7, #32]
          break;
 8004282:	e01e      	b.n	80042c2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	330c      	adds	r3, #12
 800428a:	623b      	str	r3, [r7, #32]
          break;
 800428c:	e019      	b.n	80042c2 <HAL_GPIO_Init+0xf2>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d102      	bne.n	800429c <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004296:	2304      	movs	r3, #4
 8004298:	623b      	str	r3, [r7, #32]
          break; 
 800429a:	e012      	b.n	80042c2 <HAL_GPIO_Init+0xf2>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d105      	bne.n	80042b0 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80042a4:	2308      	movs	r3, #8
 80042a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	69fa      	ldr	r2, [r7, #28]
 80042ac:	611a      	str	r2, [r3, #16]
          break; 
 80042ae:	e008      	b.n	80042c2 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80042b0:	2308      	movs	r3, #8
 80042b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	69fa      	ldr	r2, [r7, #28]
 80042b8:	615a      	str	r2, [r3, #20]
          break; 
 80042ba:	e002      	b.n	80042c2 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80042bc:	2300      	movs	r3, #0
 80042be:	623b      	str	r3, [r7, #32]
          break;
 80042c0:	bf00      	nop
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80042c2:	69bb      	ldr	r3, [r7, #24]
 80042c4:	2bff      	cmp	r3, #255	; 0xff
 80042c6:	d801      	bhi.n	80042cc <HAL_GPIO_Init+0xfc>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	e001      	b.n	80042d0 <HAL_GPIO_Init+0x100>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	3304      	adds	r3, #4
 80042d0:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80042d2:	69bb      	ldr	r3, [r7, #24]
 80042d4:	2bff      	cmp	r3, #255	; 0xff
 80042d6:	d802      	bhi.n	80042de <HAL_GPIO_Init+0x10e>
 80042d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	e002      	b.n	80042e4 <HAL_GPIO_Init+0x114>
 80042de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e0:	3b08      	subs	r3, #8
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	613b      	str	r3, [r7, #16]
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	210f      	movs	r1, #15
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	fa01 f303 	lsl.w	r3, r1, r3
 80042f2:	43db      	mvns	r3, r3
 80042f4:	401a      	ands	r2, r3
 80042f6:	6a39      	ldr	r1, [r7, #32]
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	fa01 f303 	lsl.w	r3, r1, r3
 80042fe:	431a      	orrs	r2, r3
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	601a      	str	r2, [r3, #0]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 8096 	beq.w	800443e <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004312:	4b57      	ldr	r3, [pc, #348]	; (8004470 <HAL_GPIO_Init+0x2a0>)
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	4a56      	ldr	r2, [pc, #344]	; (8004470 <HAL_GPIO_Init+0x2a0>)
 8004318:	f043 0301 	orr.w	r3, r3, #1
 800431c:	6193      	str	r3, [r2, #24]
 800431e:	4b54      	ldr	r3, [pc, #336]	; (8004470 <HAL_GPIO_Init+0x2a0>)
 8004320:	699b      	ldr	r3, [r3, #24]
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	60bb      	str	r3, [r7, #8]
 8004328:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 800432a:	4a52      	ldr	r2, [pc, #328]	; (8004474 <HAL_GPIO_Init+0x2a4>)
 800432c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432e:	089b      	lsrs	r3, r3, #2
 8004330:	3302      	adds	r3, #2
 8004332:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004336:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8004338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433a:	f003 0303 	and.w	r3, r3, #3
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	220f      	movs	r2, #15
 8004342:	fa02 f303 	lsl.w	r3, r2, r3
 8004346:	43db      	mvns	r3, r3
 8004348:	697a      	ldr	r2, [r7, #20]
 800434a:	4013      	ands	r3, r2
 800434c:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a49      	ldr	r2, [pc, #292]	; (8004478 <HAL_GPIO_Init+0x2a8>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d013      	beq.n	800437e <HAL_GPIO_Init+0x1ae>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a48      	ldr	r2, [pc, #288]	; (800447c <HAL_GPIO_Init+0x2ac>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d00d      	beq.n	800437a <HAL_GPIO_Init+0x1aa>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a47      	ldr	r2, [pc, #284]	; (8004480 <HAL_GPIO_Init+0x2b0>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d007      	beq.n	8004376 <HAL_GPIO_Init+0x1a6>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a46      	ldr	r2, [pc, #280]	; (8004484 <HAL_GPIO_Init+0x2b4>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d101      	bne.n	8004372 <HAL_GPIO_Init+0x1a2>
 800436e:	2303      	movs	r3, #3
 8004370:	e006      	b.n	8004380 <HAL_GPIO_Init+0x1b0>
 8004372:	2304      	movs	r3, #4
 8004374:	e004      	b.n	8004380 <HAL_GPIO_Init+0x1b0>
 8004376:	2302      	movs	r3, #2
 8004378:	e002      	b.n	8004380 <HAL_GPIO_Init+0x1b0>
 800437a:	2301      	movs	r3, #1
 800437c:	e000      	b.n	8004380 <HAL_GPIO_Init+0x1b0>
 800437e:	2300      	movs	r3, #0
 8004380:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004382:	f002 0203 	and.w	r2, r2, #3
 8004386:	0092      	lsls	r2, r2, #2
 8004388:	4093      	lsls	r3, r2
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	4313      	orrs	r3, r2
 800438e:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8004390:	4938      	ldr	r1, [pc, #224]	; (8004474 <HAL_GPIO_Init+0x2a4>)
 8004392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004394:	089b      	lsrs	r3, r3, #2
 8004396:	3302      	adds	r3, #2
 8004398:	697a      	ldr	r2, [r7, #20]
 800439a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d006      	beq.n	80043b8 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 80043aa:	4b37      	ldr	r3, [pc, #220]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	4936      	ldr	r1, [pc, #216]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	4313      	orrs	r3, r2
 80043b4:	600b      	str	r3, [r1, #0]
 80043b6:	e006      	b.n	80043c6 <HAL_GPIO_Init+0x1f6>
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 80043b8:	4b33      	ldr	r3, [pc, #204]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	43db      	mvns	r3, r3
 80043c0:	4931      	ldr	r1, [pc, #196]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 80043c2:	4013      	ands	r3, r2
 80043c4:	600b      	str	r3, [r1, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d006      	beq.n	80043e0 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 80043d2:	4b2d      	ldr	r3, [pc, #180]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 80043d4:	685a      	ldr	r2, [r3, #4]
 80043d6:	492c      	ldr	r1, [pc, #176]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	4313      	orrs	r3, r2
 80043dc:	604b      	str	r3, [r1, #4]
 80043de:	e006      	b.n	80043ee <HAL_GPIO_Init+0x21e>
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 80043e0:	4b29      	ldr	r3, [pc, #164]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 80043e2:	685a      	ldr	r2, [r3, #4]
 80043e4:	69bb      	ldr	r3, [r7, #24]
 80043e6:	43db      	mvns	r3, r3
 80043e8:	4927      	ldr	r1, [pc, #156]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 80043ea:	4013      	ands	r3, r2
 80043ec:	604b      	str	r3, [r1, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d006      	beq.n	8004408 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 80043fa:	4b23      	ldr	r3, [pc, #140]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 80043fc:	689a      	ldr	r2, [r3, #8]
 80043fe:	4922      	ldr	r1, [pc, #136]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	4313      	orrs	r3, r2
 8004404:	608b      	str	r3, [r1, #8]
 8004406:	e006      	b.n	8004416 <HAL_GPIO_Init+0x246>
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8004408:	4b1f      	ldr	r3, [pc, #124]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 800440a:	689a      	ldr	r2, [r3, #8]
 800440c:	69bb      	ldr	r3, [r7, #24]
 800440e:	43db      	mvns	r3, r3
 8004410:	491d      	ldr	r1, [pc, #116]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 8004412:	4013      	ands	r3, r2
 8004414:	608b      	str	r3, [r1, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d006      	beq.n	8004430 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8004422:	4b19      	ldr	r3, [pc, #100]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 8004424:	68da      	ldr	r2, [r3, #12]
 8004426:	4918      	ldr	r1, [pc, #96]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	4313      	orrs	r3, r2
 800442c:	60cb      	str	r3, [r1, #12]
 800442e:	e006      	b.n	800443e <HAL_GPIO_Init+0x26e>
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8004430:	4b15      	ldr	r3, [pc, #84]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 8004432:	68da      	ldr	r2, [r3, #12]
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	43db      	mvns	r3, r3
 8004438:	4913      	ldr	r1, [pc, #76]	; (8004488 <HAL_GPIO_Init+0x2b8>)
 800443a:	4013      	ands	r3, r2
 800443c:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800443e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004440:	3301      	adds	r3, #1
 8004442:	627b      	str	r3, [r7, #36]	; 0x24
 8004444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004446:	2b0f      	cmp	r3, #15
 8004448:	f67f aed4 	bls.w	80041f4 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 800444c:	bf00      	nop
 800444e:	372c      	adds	r7, #44	; 0x2c
 8004450:	46bd      	mov	sp, r7
 8004452:	bc80      	pop	{r7}
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	10210000 	.word	0x10210000
 800445c:	10110000 	.word	0x10110000
 8004460:	10120000 	.word	0x10120000
 8004464:	10310000 	.word	0x10310000
 8004468:	10320000 	.word	0x10320000
 800446c:	10220000 	.word	0x10220000
 8004470:	40021000 	.word	0x40021000
 8004474:	40010000 	.word	0x40010000
 8004478:	40010800 	.word	0x40010800
 800447c:	40010c00 	.word	0x40010c00
 8004480:	40011000 	.word	0x40011000
 8004484:	40011400 	.word	0x40011400
 8004488:	40010400 	.word	0x40010400

0800448c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800448c:	b480      	push	{r7}
 800448e:	b085      	sub	sp, #20
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	460b      	mov	r3, r1
 8004496:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	887b      	ldrh	r3, [r7, #2]
 800449e:	4013      	ands	r3, r2
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d002      	beq.n	80044aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044a4:	2301      	movs	r3, #1
 80044a6:	73fb      	strb	r3, [r7, #15]
 80044a8:	e001      	b.n	80044ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044aa:	2300      	movs	r3, #0
 80044ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3714      	adds	r7, #20
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bc80      	pop	{r7}
 80044b8:	4770      	bx	lr

080044ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_BIT_RESET: to clear the port pin
  *            @arg GPIO_BIT_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044ba:	b480      	push	{r7}
 80044bc:	b083      	sub	sp, #12
 80044be:	af00      	add	r7, sp, #0
 80044c0:	6078      	str	r0, [r7, #4]
 80044c2:	460b      	mov	r3, r1
 80044c4:	807b      	strh	r3, [r7, #2]
 80044c6:	4613      	mov	r3, r2
 80044c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044ca:	787b      	ldrb	r3, [r7, #1]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d003      	beq.n	80044d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044d0:	887a      	ldrh	r2, [r7, #2]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80044d6:	e003      	b.n	80044e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80044d8:	887b      	ldrh	r3, [r7, #2]
 80044da:	041a      	lsls	r2, r3, #16
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	611a      	str	r2, [r3, #16]
}
 80044e0:	bf00      	nop
 80044e2:	370c      	adds	r7, #12
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bc80      	pop	{r7}
 80044e8:	4770      	bx	lr
	...

080044ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	4603      	mov	r3, r0
 80044f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80044f6:	4b08      	ldr	r3, [pc, #32]	; (8004518 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044f8:	695a      	ldr	r2, [r3, #20]
 80044fa:	88fb      	ldrh	r3, [r7, #6]
 80044fc:	4013      	ands	r3, r2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d006      	beq.n	8004510 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004502:	4a05      	ldr	r2, [pc, #20]	; (8004518 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004504:	88fb      	ldrh	r3, [r7, #6]
 8004506:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004508:	88fb      	ldrh	r3, [r7, #6]
 800450a:	4618      	mov	r0, r3
 800450c:	f7fd fe8a 	bl	8002224 <HAL_GPIO_EXTI_Callback>
  }
}
 8004510:	bf00      	nop
 8004512:	3708      	adds	r7, #8
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}
 8004518:	40010400 	.word	0x40010400

0800451c <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b084      	sub	sp, #16
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8004524:	2300      	movs	r3, #0
 8004526:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8004528:	2300      	movs	r3, #0
 800452a:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d101      	bne.n	8004536 <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e0c8      	b.n	80046c8 <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d106      	bne.n	8004550 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7fc fd76 	bl	800103c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2224      	movs	r2, #36	; 0x24
 8004554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 0201 	bic.w	r2, r2, #1
 8004566:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004568:	f000 ff86 	bl	8005478 <HAL_RCC_GetPCLK1Freq>
 800456c:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	4a57      	ldr	r2, [pc, #348]	; (80046d0 <HAL_I2C_Init+0x1b4>)
 8004572:	fba2 2303 	umull	r2, r3, r2, r3
 8004576:	0c9b      	lsrs	r3, r3, #18
 8004578:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68fa      	ldr	r2, [r7, #12]
 8004580:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	4a53      	ldr	r2, [pc, #332]	; (80046d4 <HAL_I2C_Init+0x1b8>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d802      	bhi.n	8004592 <HAL_I2C_Init+0x76>
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	3301      	adds	r3, #1
 8004590:	e009      	b.n	80045a6 <HAL_I2C_Init+0x8a>
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004598:	fb02 f303 	mul.w	r3, r2, r3
 800459c:	4a4e      	ldr	r2, [pc, #312]	; (80046d8 <HAL_I2C_Init+0x1bc>)
 800459e:	fba2 2303 	umull	r2, r3, r2, r3
 80045a2:	099b      	lsrs	r3, r3, #6
 80045a4:	3301      	adds	r3, #1
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	6812      	ldr	r2, [r2, #0]
 80045aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	4a48      	ldr	r2, [pc, #288]	; (80046d4 <HAL_I2C_Init+0x1b8>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d812      	bhi.n	80045dc <HAL_I2C_Init+0xc0>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	005b      	lsls	r3, r3, #1
 80045bc:	68ba      	ldr	r2, [r7, #8]
 80045be:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045c6:	2b03      	cmp	r3, #3
 80045c8:	d906      	bls.n	80045d8 <HAL_I2C_Init+0xbc>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	005b      	lsls	r3, r3, #1
 80045d0:	68ba      	ldr	r2, [r7, #8]
 80045d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d6:	e045      	b.n	8004664 <HAL_I2C_Init+0x148>
 80045d8:	2304      	movs	r3, #4
 80045da:	e043      	b.n	8004664 <HAL_I2C_Init+0x148>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d10f      	bne.n	8004604 <HAL_I2C_Init+0xe8>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	685a      	ldr	r2, [r3, #4]
 80045e8:	4613      	mov	r3, r2
 80045ea:	005b      	lsls	r3, r3, #1
 80045ec:	4413      	add	r3, r2
 80045ee:	68ba      	ldr	r2, [r7, #8]
 80045f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	bf0c      	ite	eq
 80045fc:	2301      	moveq	r3, #1
 80045fe:	2300      	movne	r3, #0
 8004600:	b2db      	uxtb	r3, r3
 8004602:	e010      	b.n	8004626 <HAL_I2C_Init+0x10a>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685a      	ldr	r2, [r3, #4]
 8004608:	4613      	mov	r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	4413      	add	r3, r2
 800460e:	009a      	lsls	r2, r3, #2
 8004610:	4413      	add	r3, r2
 8004612:	68ba      	ldr	r2, [r7, #8]
 8004614:	fbb2 f3f3 	udiv	r3, r2, r3
 8004618:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800461c:	2b00      	cmp	r3, #0
 800461e:	bf0c      	ite	eq
 8004620:	2301      	moveq	r3, #1
 8004622:	2300      	movne	r3, #0
 8004624:	b2db      	uxtb	r3, r3
 8004626:	2b00      	cmp	r3, #0
 8004628:	d001      	beq.n	800462e <HAL_I2C_Init+0x112>
 800462a:	2301      	movs	r3, #1
 800462c:	e01a      	b.n	8004664 <HAL_I2C_Init+0x148>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d10a      	bne.n	800464c <HAL_I2C_Init+0x130>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685a      	ldr	r2, [r3, #4]
 800463a:	4613      	mov	r3, r2
 800463c:	005b      	lsls	r3, r3, #1
 800463e:	4413      	add	r3, r2
 8004640:	68ba      	ldr	r2, [r7, #8]
 8004642:	fbb2 f3f3 	udiv	r3, r2, r3
 8004646:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800464a:	e00b      	b.n	8004664 <HAL_I2C_Init+0x148>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	685a      	ldr	r2, [r3, #4]
 8004650:	4613      	mov	r3, r2
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	4413      	add	r3, r2
 8004656:	009a      	lsls	r2, r3, #2
 8004658:	4413      	add	r3, r2
 800465a:	68ba      	ldr	r2, [r7, #8]
 800465c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004660:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	6812      	ldr	r2, [r2, #0]
 8004668:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	69d9      	ldr	r1, [r3, #28]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a1a      	ldr	r2, [r3, #32]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	430a      	orrs	r2, r1
 8004678:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6919      	ldr	r1, [r3, #16]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	68da      	ldr	r2, [r3, #12]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	430a      	orrs	r2, r1
 8004688:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6959      	ldr	r1, [r3, #20]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	699a      	ldr	r2, [r3, #24]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	430a      	orrs	r2, r1
 8004698:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f042 0201 	orr.w	r2, r2, #1
 80046a8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2220      	movs	r2, #32
 80046b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80046c6:	2300      	movs	r3, #0
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3710      	adds	r7, #16
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	431bde83 	.word	0x431bde83
 80046d4:	000186a0 	.word	0x000186a0
 80046d8:	10624dd3 	.word	0x10624dd3

080046dc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b088      	sub	sp, #32
 80046e0:	af02      	add	r7, sp, #8
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	4608      	mov	r0, r1
 80046e6:	4611      	mov	r1, r2
 80046e8:	461a      	mov	r2, r3
 80046ea:	4603      	mov	r3, r0
 80046ec:	817b      	strh	r3, [r7, #10]
 80046ee:	460b      	mov	r3, r1
 80046f0:	813b      	strh	r3, [r7, #8]
 80046f2:	4613      	mov	r3, r2
 80046f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0x00U;
 80046f6:	2300      	movs	r3, #0
 80046f8:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046fa:	f7fe fbe3 	bl	8002ec4 <HAL_GetTick>
 80046fe:	6178      	str	r0, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004706:	b2db      	uxtb	r3, r3
 8004708:	2b20      	cmp	r3, #32
 800470a:	f040 80e7 	bne.w	80048dc <HAL_I2C_Mem_Write+0x200>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	9300      	str	r3, [sp, #0]
 8004712:	2319      	movs	r3, #25
 8004714:	2201      	movs	r2, #1
 8004716:	4974      	ldr	r1, [pc, #464]	; (80048e8 <HAL_I2C_Mem_Write+0x20c>)
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	f000 f97d 	bl	8004a18 <I2C_WaitOnFlagUntilTimeout>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d001      	beq.n	8004728 <HAL_I2C_Mem_Write+0x4c>
    {
      return HAL_BUSY;
 8004724:	2302      	movs	r3, #2
 8004726:	e0da      	b.n	80048de <HAL_I2C_Mem_Write+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800472e:	2b01      	cmp	r3, #1
 8004730:	d101      	bne.n	8004736 <HAL_I2C_Mem_Write+0x5a>
 8004732:	2302      	movs	r3, #2
 8004734:	e0d3      	b.n	80048de <HAL_I2C_Mem_Write+0x202>
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2201      	movs	r2, #1
 800473a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0301 	and.w	r3, r3, #1
 8004748:	2b01      	cmp	r3, #1
 800474a:	d007      	beq.n	800475c <HAL_I2C_Mem_Write+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f042 0201 	orr.w	r2, r2, #1
 800475a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800476a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2221      	movs	r2, #33	; 0x21
 8004770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2240      	movs	r2, #64	; 0x40
 8004778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6a3a      	ldr	r2, [r7, #32]
 8004786:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800478c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	4a56      	ldr	r2, [pc, #344]	; (80048ec <HAL_I2C_Mem_Write+0x210>)
 8004792:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004798:	b29a      	uxth	r2, r3
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	851a      	strh	r2, [r3, #40]	; 0x28
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800479e:	88f8      	ldrh	r0, [r7, #6]
 80047a0:	893a      	ldrh	r2, [r7, #8]
 80047a2:	8979      	ldrh	r1, [r7, #10]
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	9301      	str	r3, [sp, #4]
 80047a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047aa:	9300      	str	r3, [sp, #0]
 80047ac:	4603      	mov	r3, r0
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	f000 f89e 	bl	80048f0 <I2C_RequestMemoryWrite>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d05e      	beq.n	8004878 <HAL_I2C_Mem_Write+0x19c>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047be:	2b04      	cmp	r3, #4
 80047c0:	d105      	bne.n	80047ce <HAL_I2C_Mem_Write+0xf2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e087      	b.n	80048de <HAL_I2C_Mem_Write+0x202>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2200      	movs	r2, #0
 80047d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e081      	b.n	80048de <HAL_I2C_Mem_Write+0x202>
    }

    while(hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047de:	68f8      	ldr	r0, [r7, #12]
 80047e0:	f000 f9d9 	bl	8004b96 <I2C_WaitOnTXEFlagUntilTimeout>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d00f      	beq.n	800480a <HAL_I2C_Mem_Write+0x12e>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ee:	2b04      	cmp	r3, #4
 80047f0:	d109      	bne.n	8004806 <HAL_I2C_Mem_Write+0x12a>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004800:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e06b      	b.n	80048de <HAL_I2C_Mem_Write+0x202>
        }
        else
        {
          return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e069      	b.n	80048de <HAL_I2C_Mem_Write+0x202>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480e:	1c59      	adds	r1, r3, #1
 8004810:	68fa      	ldr	r2, [r7, #12]
 8004812:	6251      	str	r1, [r2, #36]	; 0x24
 8004814:	781a      	ldrb	r2, [r3, #0]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	611a      	str	r2, [r3, #16]
      hi2c->XferSize--;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004820:	3b01      	subs	r3, #1
 8004822:	b29a      	uxth	r2, r3
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800482c:	b29b      	uxth	r3, r3
 800482e:	3b01      	subs	r3, #1
 8004830:	b29a      	uxth	r2, r3
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	855a      	strh	r2, [r3, #42]	; 0x2a

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	695b      	ldr	r3, [r3, #20]
 800483c:	f003 0304 	and.w	r3, r3, #4
 8004840:	2b04      	cmp	r3, #4
 8004842:	d119      	bne.n	8004878 <HAL_I2C_Mem_Write+0x19c>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004848:	2b00      	cmp	r3, #0
 800484a:	d015      	beq.n	8004878 <HAL_I2C_Mem_Write+0x19c>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004850:	1c59      	adds	r1, r3, #1
 8004852:	68fa      	ldr	r2, [r7, #12]
 8004854:	6251      	str	r1, [r2, #36]	; 0x24
 8004856:	781a      	ldrb	r2, [r3, #0]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	611a      	str	r2, [r3, #16]
        hi2c->XferSize--;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004862:	3b01      	subs	r3, #1
 8004864:	b29a      	uxth	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800486e:	b29b      	uxth	r3, r3
 8004870:	3b01      	subs	r3, #1
 8004872:	b29a      	uxth	r2, r3
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800487c:	2b00      	cmp	r3, #0
 800487e:	d1ac      	bne.n	80047da <HAL_I2C_Mem_Write+0xfe>
      }
    }
    
    /* Wait until BTF flag is set */
    if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004880:	697a      	ldr	r2, [r7, #20]
 8004882:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004884:	68f8      	ldr	r0, [r7, #12]
 8004886:	f000 f9c3 	bl	8004c10 <I2C_WaitOnBTFFlagUntilTimeout>
 800488a:	4603      	mov	r3, r0
 800488c:	2b00      	cmp	r3, #0
 800488e:	d00f      	beq.n	80048b0 <HAL_I2C_Mem_Write+0x1d4>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004894:	2b04      	cmp	r3, #4
 8004896:	d109      	bne.n	80048ac <HAL_I2C_Mem_Write+0x1d0>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048a6:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e018      	b.n	80048de <HAL_I2C_Mem_Write+0x202>
      }
      else
      {
        return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e016      	b.n	80048de <HAL_I2C_Mem_Write+0x202>
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2220      	movs	r2, #32
 80048c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2200      	movs	r2, #0
 80048d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80048d8:	2300      	movs	r3, #0
 80048da:	e000      	b.n	80048de <HAL_I2C_Mem_Write+0x202>
  }
  else
  {
    return HAL_BUSY;
 80048dc:	2302      	movs	r3, #2
  }
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3718      	adds	r7, #24
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	00100002 	.word	0x00100002
 80048ec:	ffff0000 	.word	0xffff0000

080048f0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b088      	sub	sp, #32
 80048f4:	af02      	add	r7, sp, #8
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	4608      	mov	r0, r1
 80048fa:	4611      	mov	r1, r2
 80048fc:	461a      	mov	r2, r3
 80048fe:	4603      	mov	r3, r0
 8004900:	817b      	strh	r3, [r7, #10]
 8004902:	460b      	mov	r3, r1
 8004904:	813b      	strh	r3, [r7, #8]
 8004906:	4613      	mov	r3, r2
 8004908:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004918:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800491a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491c:	9300      	str	r3, [sp, #0]
 800491e:	6a3b      	ldr	r3, [r7, #32]
 8004920:	2200      	movs	r2, #0
 8004922:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004926:	68f8      	ldr	r0, [r7, #12]
 8004928:	f000 f876 	bl	8004a18 <I2C_WaitOnFlagUntilTimeout>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d001      	beq.n	8004936 <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e069      	b.n	8004a0a <I2C_RequestMemoryWrite+0x11a>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004936:	897b      	ldrh	r3, [r7, #10]
 8004938:	b2db      	uxtb	r3, r3
 800493a:	461a      	mov	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004944:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004948:	6a3a      	ldr	r2, [r7, #32]
 800494a:	4932      	ldr	r1, [pc, #200]	; (8004a14 <I2C_RequestMemoryWrite+0x124>)
 800494c:	68f8      	ldr	r0, [r7, #12]
 800494e:	f000 f8b4 	bl	8004aba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004952:	4603      	mov	r3, r0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d007      	beq.n	8004968 <I2C_RequestMemoryWrite+0x78>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495c:	2b04      	cmp	r3, #4
 800495e:	d101      	bne.n	8004964 <I2C_RequestMemoryWrite+0x74>
    {
      return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e052      	b.n	8004a0a <I2C_RequestMemoryWrite+0x11a>
    }
    else
    {
      return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	e050      	b.n	8004a0a <I2C_RequestMemoryWrite+0x11a>
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004968:	2300      	movs	r3, #0
 800496a:	617b      	str	r3, [r7, #20]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	617b      	str	r3, [r7, #20]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	699b      	ldr	r3, [r3, #24]
 800497a:	617b      	str	r3, [r7, #20]
 800497c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800497e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004980:	6a39      	ldr	r1, [r7, #32]
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	f000 f907 	bl	8004b96 <I2C_WaitOnTXEFlagUntilTimeout>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d00f      	beq.n	80049ae <I2C_RequestMemoryWrite+0xbe>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004992:	2b04      	cmp	r3, #4
 8004994:	d109      	bne.n	80049aa <I2C_RequestMemoryWrite+0xba>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049a4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e02f      	b.n	8004a0a <I2C_RequestMemoryWrite+0x11a>
    }
    else
    {
      return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e02d      	b.n	8004a0a <I2C_RequestMemoryWrite+0x11a>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049ae:	88fb      	ldrh	r3, [r7, #6]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d105      	bne.n	80049c0 <I2C_RequestMemoryWrite+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049b4:	893b      	ldrh	r3, [r7, #8]
 80049b6:	b2da      	uxtb	r2, r3
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	611a      	str	r2, [r3, #16]
 80049be:	e023      	b.n	8004a08 <I2C_RequestMemoryWrite+0x118>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80049c0:	893b      	ldrh	r3, [r7, #8]
 80049c2:	0a1b      	lsrs	r3, r3, #8
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	b2da      	uxtb	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049d0:	6a39      	ldr	r1, [r7, #32]
 80049d2:	68f8      	ldr	r0, [r7, #12]
 80049d4:	f000 f8df 	bl	8004b96 <I2C_WaitOnTXEFlagUntilTimeout>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00f      	beq.n	80049fe <I2C_RequestMemoryWrite+0x10e>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e2:	2b04      	cmp	r3, #4
 80049e4:	d109      	bne.n	80049fa <I2C_RequestMemoryWrite+0x10a>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049f4:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e007      	b.n	8004a0a <I2C_RequestMemoryWrite+0x11a>
      }
      else
      {
        return HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	e005      	b.n	8004a0a <I2C_RequestMemoryWrite+0x11a>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049fe:	893b      	ldrh	r3, [r7, #8]
 8004a00:	b2da      	uxtb	r2, r3
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3718      	adds	r7, #24
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	00010002 	.word	0x00010002

08004a18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	603b      	str	r3, [r7, #0]
 8004a24:	4613      	mov	r3, r2
 8004a26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8004a28:	e01f      	b.n	8004a6a <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a30:	d01b      	beq.n	8004a6a <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d007      	beq.n	8004a48 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a38:	f7fe fa44 	bl	8002ec4 <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	683a      	ldr	r2, [r7, #0]
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d210      	bcs.n	8004a6a <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2220      	movs	r2, #32
 8004a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8004a66:	2303      	movs	r3, #3
 8004a68:	e023      	b.n	8004ab2 <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	0c1b      	lsrs	r3, r3, #16
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d10d      	bne.n	8004a90 <I2C_WaitOnFlagUntilTimeout+0x78>
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	695b      	ldr	r3, [r3, #20]
 8004a7a:	43da      	mvns	r2, r3
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	4013      	ands	r3, r2
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	bf0c      	ite	eq
 8004a86:	2301      	moveq	r3, #1
 8004a88:	2300      	movne	r3, #0
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	461a      	mov	r2, r3
 8004a8e:	e00c      	b.n	8004aaa <I2C_WaitOnFlagUntilTimeout+0x92>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	699b      	ldr	r3, [r3, #24]
 8004a96:	43da      	mvns	r2, r3
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	bf0c      	ite	eq
 8004aa2:	2301      	moveq	r3, #1
 8004aa4:	2300      	movne	r3, #0
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	79fb      	ldrb	r3, [r7, #7]
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d0bc      	beq.n	8004a2a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3710      	adds	r7, #16
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}

08004aba <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004aba:	b580      	push	{r7, lr}
 8004abc:	b084      	sub	sp, #16
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	60f8      	str	r0, [r7, #12]
 8004ac2:	60b9      	str	r1, [r7, #8]
 8004ac4:	607a      	str	r2, [r7, #4]
 8004ac6:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ac8:	e040      	b.n	8004b4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	695b      	ldr	r3, [r3, #20]
 8004ad0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ad4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ad8:	d11c      	bne.n	8004b14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ae8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004af2:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2204      	movs	r2, #4
 8004af8:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2200      	movs	r2, #0
 8004afe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2220      	movs	r2, #32
 8004b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e03c      	b.n	8004b8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b1a:	d017      	beq.n	8004b4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d007      	beq.n	8004b32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 8004b22:	f7fe f9cf 	bl	8002ec4 <HAL_GetTick>
 8004b26:	4602      	mov	r2, r0
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	1ad3      	subs	r3, r2, r3
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d20c      	bcs.n	8004b4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2200      	movs	r2, #0
 8004b36:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004b48:	2303      	movs	r3, #3
 8004b4a:	e020      	b.n	8004b8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	0c1b      	lsrs	r3, r3, #16
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d10c      	bne.n	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	695b      	ldr	r3, [r3, #20]
 8004b5c:	43da      	mvns	r2, r3
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	4013      	ands	r3, r2
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	bf14      	ite	ne
 8004b68:	2301      	movne	r3, #1
 8004b6a:	2300      	moveq	r3, #0
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	e00b      	b.n	8004b88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	43da      	mvns	r2, r3
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	bf14      	ite	ne
 8004b82:	2301      	movne	r3, #1
 8004b84:	2300      	moveq	r3, #0
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d19e      	bne.n	8004aca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3710      	adds	r7, #16
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}

08004b96 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8004b96:	b580      	push	{r7, lr}
 8004b98:	b084      	sub	sp, #16
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	60f8      	str	r0, [r7, #12]
 8004b9e:	60b9      	str	r1, [r7, #8]
 8004ba0:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ba2:	e029      	b.n	8004bf8 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004ba4:	68f8      	ldr	r0, [r7, #12]
 8004ba6:	f000 f870 	bl	8004c8a <I2C_IsAcknowledgeFailed>
 8004baa:	4603      	mov	r3, r0
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d001      	beq.n	8004bb4 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e029      	b.n	8004c08 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bba:	d01d      	beq.n	8004bf8 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d007      	beq.n	8004bd2 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004bc2:	f7fe f97f 	bl	8002ec4 <HAL_GetTick>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d212      	bcs.n	8004bf8 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd6:	f043 0220 	orr.w	r2, r3, #32
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2220      	movs	r2, #32
 8004be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	e007      	b.n	8004c08 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c02:	2b80      	cmp	r3, #128	; 0x80
 8004c04:	d1ce      	bne.n	8004ba4 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 8004c06:	2300      	movs	r3, #0
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3710      	adds	r7, #16
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}

08004c10 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	60f8      	str	r0, [r7, #12]
 8004c18:	60b9      	str	r1, [r7, #8]
 8004c1a:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c1c:	e029      	b.n	8004c72 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c1e:	68f8      	ldr	r0, [r7, #12]
 8004c20:	f000 f833 	bl	8004c8a <I2C_IsAcknowledgeFailed>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d001      	beq.n	8004c2e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e029      	b.n	8004c82 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c34:	d01d      	beq.n	8004c72 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d007      	beq.n	8004c4c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004c3c:	f7fe f942 	bl	8002ec4 <HAL_GetTick>
 8004c40:	4602      	mov	r2, r0
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d212      	bcs.n	8004c72 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c50:	f043 0220 	orr.w	r2, r3, #32
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2220      	movs	r2, #32
 8004c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e007      	b.n	8004c82 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	695b      	ldr	r3, [r3, #20]
 8004c78:	f003 0304 	and.w	r3, r3, #4
 8004c7c:	2b04      	cmp	r3, #4
 8004c7e:	d1ce      	bne.n	8004c1e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3710      	adds	r7, #16
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004c8a:	b480      	push	{r7}
 8004c8c:	b083      	sub	sp, #12
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	695b      	ldr	r3, [r3, #20]
 8004c98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ca0:	d114      	bne.n	8004ccc <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004caa:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2204      	movs	r2, #4
 8004cb0:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2220      	movs	r2, #32
 8004cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e000      	b.n	8004cce <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	370c      	adds	r7, #12
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bc80      	pop	{r7}
 8004cd6:	4770      	bx	lr

08004cd8 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8004cdc:	4b03      	ldr	r3, [pc, #12]	; (8004cec <HAL_PWR_EnableBkUpAccess+0x14>)
 8004cde:	2201      	movs	r2, #1
 8004ce0:	601a      	str	r2, [r3, #0]
}
 8004ce2:	bf00      	nop
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bc80      	pop	{r7}
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop
 8004cec:	420e0020 	.word	0x420e0020

08004cf0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b086      	sub	sp, #24
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0301 	and.w	r3, r3, #1
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	f000 8087 	beq.w	8004e18 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004d0a:	4b92      	ldr	r3, [pc, #584]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f003 030c 	and.w	r3, r3, #12
 8004d12:	2b04      	cmp	r3, #4
 8004d14:	d00c      	beq.n	8004d30 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d16:	4b8f      	ldr	r3, [pc, #572]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	f003 030c 	and.w	r3, r3, #12
 8004d1e:	2b08      	cmp	r3, #8
 8004d20:	d112      	bne.n	8004d48 <HAL_RCC_OscConfig+0x58>
 8004d22:	4b8c      	ldr	r3, [pc, #560]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d2e:	d10b      	bne.n	8004d48 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d30:	4b88      	ldr	r3, [pc, #544]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d06c      	beq.n	8004e16 <HAL_RCC_OscConfig+0x126>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d168      	bne.n	8004e16 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e22d      	b.n	80051a4 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d50:	d106      	bne.n	8004d60 <HAL_RCC_OscConfig+0x70>
 8004d52:	4b80      	ldr	r3, [pc, #512]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a7f      	ldr	r2, [pc, #508]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004d58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d5c:	6013      	str	r3, [r2, #0]
 8004d5e:	e02e      	b.n	8004dbe <HAL_RCC_OscConfig+0xce>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d10c      	bne.n	8004d82 <HAL_RCC_OscConfig+0x92>
 8004d68:	4b7a      	ldr	r3, [pc, #488]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a79      	ldr	r2, [pc, #484]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004d6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d72:	6013      	str	r3, [r2, #0]
 8004d74:	4b77      	ldr	r3, [pc, #476]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a76      	ldr	r2, [pc, #472]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004d7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d7e:	6013      	str	r3, [r2, #0]
 8004d80:	e01d      	b.n	8004dbe <HAL_RCC_OscConfig+0xce>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d8a:	d10c      	bne.n	8004da6 <HAL_RCC_OscConfig+0xb6>
 8004d8c:	4b71      	ldr	r3, [pc, #452]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a70      	ldr	r2, [pc, #448]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004d92:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d96:	6013      	str	r3, [r2, #0]
 8004d98:	4b6e      	ldr	r3, [pc, #440]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a6d      	ldr	r2, [pc, #436]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004d9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004da2:	6013      	str	r3, [r2, #0]
 8004da4:	e00b      	b.n	8004dbe <HAL_RCC_OscConfig+0xce>
 8004da6:	4b6b      	ldr	r3, [pc, #428]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a6a      	ldr	r2, [pc, #424]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004dac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004db0:	6013      	str	r3, [r2, #0]
 8004db2:	4b68      	ldr	r3, [pc, #416]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a67      	ldr	r2, [pc, #412]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004db8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004dbc:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d013      	beq.n	8004dee <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dc6:	f7fe f87d 	bl	8002ec4 <HAL_GetTick>
 8004dca:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dcc:	e008      	b.n	8004de0 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004dce:	f7fe f879 	bl	8002ec4 <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	2b64      	cmp	r3, #100	; 0x64
 8004dda:	d901      	bls.n	8004de0 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e1e1      	b.n	80051a4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004de0:	4b5c      	ldr	r3, [pc, #368]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d0f0      	beq.n	8004dce <HAL_RCC_OscConfig+0xde>
 8004dec:	e014      	b.n	8004e18 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dee:	f7fe f869 	bl	8002ec4 <HAL_GetTick>
 8004df2:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004df4:	e008      	b.n	8004e08 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004df6:	f7fe f865 	bl	8002ec4 <HAL_GetTick>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	2b64      	cmp	r3, #100	; 0x64
 8004e02:	d901      	bls.n	8004e08 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e1cd      	b.n	80051a4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e08:	4b52      	ldr	r3, [pc, #328]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1f0      	bne.n	8004df6 <HAL_RCC_OscConfig+0x106>
 8004e14:	e000      	b.n	8004e18 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e16:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0302 	and.w	r3, r3, #2
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d063      	beq.n	8004eec <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004e24:	4b4b      	ldr	r3, [pc, #300]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f003 030c 	and.w	r3, r3, #12
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d00b      	beq.n	8004e48 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004e30:	4b48      	ldr	r3, [pc, #288]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f003 030c 	and.w	r3, r3, #12
 8004e38:	2b08      	cmp	r3, #8
 8004e3a:	d11c      	bne.n	8004e76 <HAL_RCC_OscConfig+0x186>
 8004e3c:	4b45      	ldr	r3, [pc, #276]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d116      	bne.n	8004e76 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e48:	4b42      	ldr	r3, [pc, #264]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f003 0302 	and.w	r3, r3, #2
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d005      	beq.n	8004e60 <HAL_RCC_OscConfig+0x170>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	691b      	ldr	r3, [r3, #16]
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d001      	beq.n	8004e60 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e1a1      	b.n	80051a4 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e60:	4b3c      	ldr	r3, [pc, #240]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	695b      	ldr	r3, [r3, #20]
 8004e6c:	00db      	lsls	r3, r3, #3
 8004e6e:	4939      	ldr	r1, [pc, #228]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004e70:	4313      	orrs	r3, r2
 8004e72:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e74:	e03a      	b.n	8004eec <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	691b      	ldr	r3, [r3, #16]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d020      	beq.n	8004ec0 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e7e:	4b36      	ldr	r3, [pc, #216]	; (8004f58 <HAL_RCC_OscConfig+0x268>)
 8004e80:	2201      	movs	r2, #1
 8004e82:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e84:	f7fe f81e 	bl	8002ec4 <HAL_GetTick>
 8004e88:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e8a:	e008      	b.n	8004e9e <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e8c:	f7fe f81a 	bl	8002ec4 <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	2b02      	cmp	r3, #2
 8004e98:	d901      	bls.n	8004e9e <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e182      	b.n	80051a4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e9e:	4b2d      	ldr	r3, [pc, #180]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f003 0302 	and.w	r3, r3, #2
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d0f0      	beq.n	8004e8c <HAL_RCC_OscConfig+0x19c>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eaa:	4b2a      	ldr	r3, [pc, #168]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	695b      	ldr	r3, [r3, #20]
 8004eb6:	00db      	lsls	r3, r3, #3
 8004eb8:	4926      	ldr	r1, [pc, #152]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	600b      	str	r3, [r1, #0]
 8004ebe:	e015      	b.n	8004eec <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ec0:	4b25      	ldr	r3, [pc, #148]	; (8004f58 <HAL_RCC_OscConfig+0x268>)
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ec6:	f7fd fffd 	bl	8002ec4 <HAL_GetTick>
 8004eca:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ecc:	e008      	b.n	8004ee0 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ece:	f7fd fff9 	bl	8002ec4 <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d901      	bls.n	8004ee0 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8004edc:	2303      	movs	r3, #3
 8004ede:	e161      	b.n	80051a4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ee0:	4b1c      	ldr	r3, [pc, #112]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f003 0302 	and.w	r3, r3, #2
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d1f0      	bne.n	8004ece <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0308 	and.w	r3, r3, #8
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d039      	beq.n	8004f6c <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	699b      	ldr	r3, [r3, #24]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d019      	beq.n	8004f34 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f00:	4b16      	ldr	r3, [pc, #88]	; (8004f5c <HAL_RCC_OscConfig+0x26c>)
 8004f02:	2201      	movs	r2, #1
 8004f04:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f06:	f7fd ffdd 	bl	8002ec4 <HAL_GetTick>
 8004f0a:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f0c:	e008      	b.n	8004f20 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f0e:	f7fd ffd9 	bl	8002ec4 <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	2b02      	cmp	r3, #2
 8004f1a:	d901      	bls.n	8004f20 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e141      	b.n	80051a4 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f20:	4b0c      	ldr	r3, [pc, #48]	; (8004f54 <HAL_RCC_OscConfig+0x264>)
 8004f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f24:	f003 0302 	and.w	r3, r3, #2
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d0f0      	beq.n	8004f0e <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8004f2c:	2001      	movs	r0, #1
 8004f2e:	f000 facb 	bl	80054c8 <RCC_Delay>
 8004f32:	e01b      	b.n	8004f6c <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f34:	4b09      	ldr	r3, [pc, #36]	; (8004f5c <HAL_RCC_OscConfig+0x26c>)
 8004f36:	2200      	movs	r2, #0
 8004f38:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f3a:	f7fd ffc3 	bl	8002ec4 <HAL_GetTick>
 8004f3e:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f40:	e00e      	b.n	8004f60 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f42:	f7fd ffbf 	bl	8002ec4 <HAL_GetTick>
 8004f46:	4602      	mov	r2, r0
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	1ad3      	subs	r3, r2, r3
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	d907      	bls.n	8004f60 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e127      	b.n	80051a4 <HAL_RCC_OscConfig+0x4b4>
 8004f54:	40021000 	.word	0x40021000
 8004f58:	42420000 	.word	0x42420000
 8004f5c:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f60:	4b92      	ldr	r3, [pc, #584]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8004f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f64:	f003 0302 	and.w	r3, r3, #2
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d1ea      	bne.n	8004f42 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0304 	and.w	r3, r3, #4
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	f000 80a6 	beq.w	80050c6 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f7e:	4b8b      	ldr	r3, [pc, #556]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8004f80:	69db      	ldr	r3, [r3, #28]
 8004f82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d10d      	bne.n	8004fa6 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f8a:	4b88      	ldr	r3, [pc, #544]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8004f8c:	69db      	ldr	r3, [r3, #28]
 8004f8e:	4a87      	ldr	r2, [pc, #540]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8004f90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f94:	61d3      	str	r3, [r2, #28]
 8004f96:	4b85      	ldr	r3, [pc, #532]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8004f98:	69db      	ldr	r3, [r3, #28]
 8004f9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f9e:	60fb      	str	r3, [r7, #12]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fa6:	4b82      	ldr	r3, [pc, #520]	; (80051b0 <HAL_RCC_OscConfig+0x4c0>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d118      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004fb2:	4b7f      	ldr	r3, [pc, #508]	; (80051b0 <HAL_RCC_OscConfig+0x4c0>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a7e      	ldr	r2, [pc, #504]	; (80051b0 <HAL_RCC_OscConfig+0x4c0>)
 8004fb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fbc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fbe:	f7fd ff81 	bl	8002ec4 <HAL_GetTick>
 8004fc2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fc4:	e008      	b.n	8004fd8 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fc6:	f7fd ff7d 	bl	8002ec4 <HAL_GetTick>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	1ad3      	subs	r3, r2, r3
 8004fd0:	2b64      	cmp	r3, #100	; 0x64
 8004fd2:	d901      	bls.n	8004fd8 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8004fd4:	2303      	movs	r3, #3
 8004fd6:	e0e5      	b.n	80051a4 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fd8:	4b75      	ldr	r3, [pc, #468]	; (80051b0 <HAL_RCC_OscConfig+0x4c0>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d0f0      	beq.n	8004fc6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d106      	bne.n	8004ffa <HAL_RCC_OscConfig+0x30a>
 8004fec:	4b6f      	ldr	r3, [pc, #444]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8004fee:	6a1b      	ldr	r3, [r3, #32]
 8004ff0:	4a6e      	ldr	r2, [pc, #440]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8004ff2:	f043 0301 	orr.w	r3, r3, #1
 8004ff6:	6213      	str	r3, [r2, #32]
 8004ff8:	e02d      	b.n	8005056 <HAL_RCC_OscConfig+0x366>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d10c      	bne.n	800501c <HAL_RCC_OscConfig+0x32c>
 8005002:	4b6a      	ldr	r3, [pc, #424]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8005004:	6a1b      	ldr	r3, [r3, #32]
 8005006:	4a69      	ldr	r2, [pc, #420]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8005008:	f023 0301 	bic.w	r3, r3, #1
 800500c:	6213      	str	r3, [r2, #32]
 800500e:	4b67      	ldr	r3, [pc, #412]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8005010:	6a1b      	ldr	r3, [r3, #32]
 8005012:	4a66      	ldr	r2, [pc, #408]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8005014:	f023 0304 	bic.w	r3, r3, #4
 8005018:	6213      	str	r3, [r2, #32]
 800501a:	e01c      	b.n	8005056 <HAL_RCC_OscConfig+0x366>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	2b05      	cmp	r3, #5
 8005022:	d10c      	bne.n	800503e <HAL_RCC_OscConfig+0x34e>
 8005024:	4b61      	ldr	r3, [pc, #388]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8005026:	6a1b      	ldr	r3, [r3, #32]
 8005028:	4a60      	ldr	r2, [pc, #384]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 800502a:	f043 0304 	orr.w	r3, r3, #4
 800502e:	6213      	str	r3, [r2, #32]
 8005030:	4b5e      	ldr	r3, [pc, #376]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8005032:	6a1b      	ldr	r3, [r3, #32]
 8005034:	4a5d      	ldr	r2, [pc, #372]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8005036:	f043 0301 	orr.w	r3, r3, #1
 800503a:	6213      	str	r3, [r2, #32]
 800503c:	e00b      	b.n	8005056 <HAL_RCC_OscConfig+0x366>
 800503e:	4b5b      	ldr	r3, [pc, #364]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8005040:	6a1b      	ldr	r3, [r3, #32]
 8005042:	4a5a      	ldr	r2, [pc, #360]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8005044:	f023 0301 	bic.w	r3, r3, #1
 8005048:	6213      	str	r3, [r2, #32]
 800504a:	4b58      	ldr	r3, [pc, #352]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 800504c:	6a1b      	ldr	r3, [r3, #32]
 800504e:	4a57      	ldr	r2, [pc, #348]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8005050:	f023 0304 	bic.w	r3, r3, #4
 8005054:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d015      	beq.n	800508a <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800505e:	f7fd ff31 	bl	8002ec4 <HAL_GetTick>
 8005062:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005064:	e00a      	b.n	800507c <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005066:	f7fd ff2d 	bl	8002ec4 <HAL_GetTick>
 800506a:	4602      	mov	r2, r0
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	f241 3288 	movw	r2, #5000	; 0x1388
 8005074:	4293      	cmp	r3, r2
 8005076:	d901      	bls.n	800507c <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e093      	b.n	80051a4 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800507c:	4b4b      	ldr	r3, [pc, #300]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 800507e:	6a1b      	ldr	r3, [r3, #32]
 8005080:	f003 0302 	and.w	r3, r3, #2
 8005084:	2b00      	cmp	r3, #0
 8005086:	d0ee      	beq.n	8005066 <HAL_RCC_OscConfig+0x376>
 8005088:	e014      	b.n	80050b4 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800508a:	f7fd ff1b 	bl	8002ec4 <HAL_GetTick>
 800508e:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005090:	e00a      	b.n	80050a8 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005092:	f7fd ff17 	bl	8002ec4 <HAL_GetTick>
 8005096:	4602      	mov	r2, r0
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	1ad3      	subs	r3, r2, r3
 800509c:	f241 3288 	movw	r2, #5000	; 0x1388
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d901      	bls.n	80050a8 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 80050a4:	2303      	movs	r3, #3
 80050a6:	e07d      	b.n	80051a4 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050a8:	4b40      	ldr	r3, [pc, #256]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 80050aa:	6a1b      	ldr	r3, [r3, #32]
 80050ac:	f003 0302 	and.w	r3, r3, #2
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d1ee      	bne.n	8005092 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80050b4:	7dfb      	ldrb	r3, [r7, #23]
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d105      	bne.n	80050c6 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050ba:	4b3c      	ldr	r3, [pc, #240]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 80050bc:	69db      	ldr	r3, [r3, #28]
 80050be:	4a3b      	ldr	r2, [pc, #236]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 80050c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	69db      	ldr	r3, [r3, #28]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d069      	beq.n	80051a2 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050ce:	4b37      	ldr	r3, [pc, #220]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f003 030c 	and.w	r3, r3, #12
 80050d6:	2b08      	cmp	r3, #8
 80050d8:	d061      	beq.n	800519e <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	69db      	ldr	r3, [r3, #28]
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d146      	bne.n	8005170 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050e2:	4b34      	ldr	r3, [pc, #208]	; (80051b4 <HAL_RCC_OscConfig+0x4c4>)
 80050e4:	2200      	movs	r2, #0
 80050e6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050e8:	f7fd feec 	bl	8002ec4 <HAL_GetTick>
 80050ec:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050ee:	e008      	b.n	8005102 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050f0:	f7fd fee8 	bl	8002ec4 <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d901      	bls.n	8005102 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	e050      	b.n	80051a4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005102:	4b2a      	ldr	r3, [pc, #168]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1f0      	bne.n	80050f0 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a1b      	ldr	r3, [r3, #32]
 8005112:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005116:	d108      	bne.n	800512a <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005118:	4b24      	ldr	r3, [pc, #144]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	4921      	ldr	r1, [pc, #132]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8005126:	4313      	orrs	r3, r2
 8005128:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800512a:	4b20      	ldr	r3, [pc, #128]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a19      	ldr	r1, [r3, #32]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513a:	430b      	orrs	r3, r1
 800513c:	491b      	ldr	r1, [pc, #108]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 800513e:	4313      	orrs	r3, r2
 8005140:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005142:	4b1c      	ldr	r3, [pc, #112]	; (80051b4 <HAL_RCC_OscConfig+0x4c4>)
 8005144:	2201      	movs	r2, #1
 8005146:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005148:	f7fd febc 	bl	8002ec4 <HAL_GetTick>
 800514c:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800514e:	e008      	b.n	8005162 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005150:	f7fd feb8 	bl	8002ec4 <HAL_GetTick>
 8005154:	4602      	mov	r2, r0
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	2b02      	cmp	r3, #2
 800515c:	d901      	bls.n	8005162 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e020      	b.n	80051a4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005162:	4b12      	ldr	r3, [pc, #72]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d0f0      	beq.n	8005150 <HAL_RCC_OscConfig+0x460>
 800516e:	e018      	b.n	80051a2 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005170:	4b10      	ldr	r3, [pc, #64]	; (80051b4 <HAL_RCC_OscConfig+0x4c4>)
 8005172:	2200      	movs	r2, #0
 8005174:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005176:	f7fd fea5 	bl	8002ec4 <HAL_GetTick>
 800517a:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800517c:	e008      	b.n	8005190 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800517e:	f7fd fea1 	bl	8002ec4 <HAL_GetTick>
 8005182:	4602      	mov	r2, r0
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	1ad3      	subs	r3, r2, r3
 8005188:	2b02      	cmp	r3, #2
 800518a:	d901      	bls.n	8005190 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 800518c:	2303      	movs	r3, #3
 800518e:	e009      	b.n	80051a4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005190:	4b06      	ldr	r3, [pc, #24]	; (80051ac <HAL_RCC_OscConfig+0x4bc>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005198:	2b00      	cmp	r3, #0
 800519a:	d1f0      	bne.n	800517e <HAL_RCC_OscConfig+0x48e>
 800519c:	e001      	b.n	80051a2 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	e000      	b.n	80051a4 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3718      	adds	r7, #24
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}
 80051ac:	40021000 	.word	0x40021000
 80051b0:	40007000 	.word	0x40007000
 80051b4:	42420060 	.word	0x42420060

080051b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80051c2:	2300      	movs	r3, #0
 80051c4:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80051c6:	4b72      	ldr	r3, [pc, #456]	; (8005390 <HAL_RCC_ClockConfig+0x1d8>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0307 	and.w	r3, r3, #7
 80051ce:	683a      	ldr	r2, [r7, #0]
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d910      	bls.n	80051f6 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051d4:	4b6e      	ldr	r3, [pc, #440]	; (8005390 <HAL_RCC_ClockConfig+0x1d8>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f023 0207 	bic.w	r2, r3, #7
 80051dc:	496c      	ldr	r1, [pc, #432]	; (8005390 <HAL_RCC_ClockConfig+0x1d8>)
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80051e4:	4b6a      	ldr	r3, [pc, #424]	; (8005390 <HAL_RCC_ClockConfig+0x1d8>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0307 	and.w	r3, r3, #7
 80051ec:	683a      	ldr	r2, [r7, #0]
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d001      	beq.n	80051f6 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e0c8      	b.n	8005388 <HAL_RCC_ClockConfig+0x1d0>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 0302 	and.w	r3, r3, #2
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d008      	beq.n	8005214 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005202:	4b64      	ldr	r3, [pc, #400]	; (8005394 <HAL_RCC_ClockConfig+0x1dc>)
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	4961      	ldr	r1, [pc, #388]	; (8005394 <HAL_RCC_ClockConfig+0x1dc>)
 8005210:	4313      	orrs	r3, r2
 8005212:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 0301 	and.w	r3, r3, #1
 800521c:	2b00      	cmp	r3, #0
 800521e:	d06a      	beq.n	80052f6 <HAL_RCC_ClockConfig+0x13e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	2b01      	cmp	r3, #1
 8005226:	d107      	bne.n	8005238 <HAL_RCC_ClockConfig+0x80>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005228:	4b5a      	ldr	r3, [pc, #360]	; (8005394 <HAL_RCC_ClockConfig+0x1dc>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005230:	2b00      	cmp	r3, #0
 8005232:	d115      	bne.n	8005260 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e0a7      	b.n	8005388 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	2b02      	cmp	r3, #2
 800523e:	d107      	bne.n	8005250 <HAL_RCC_ClockConfig+0x98>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005240:	4b54      	ldr	r3, [pc, #336]	; (8005394 <HAL_RCC_ClockConfig+0x1dc>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005248:	2b00      	cmp	r3, #0
 800524a:	d109      	bne.n	8005260 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e09b      	b.n	8005388 <HAL_RCC_ClockConfig+0x1d0>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005250:	4b50      	ldr	r3, [pc, #320]	; (8005394 <HAL_RCC_ClockConfig+0x1dc>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 0302 	and.w	r3, r3, #2
 8005258:	2b00      	cmp	r3, #0
 800525a:	d101      	bne.n	8005260 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e093      	b.n	8005388 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005260:	4b4c      	ldr	r3, [pc, #304]	; (8005394 <HAL_RCC_ClockConfig+0x1dc>)
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	f023 0203 	bic.w	r2, r3, #3
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	4949      	ldr	r1, [pc, #292]	; (8005394 <HAL_RCC_ClockConfig+0x1dc>)
 800526e:	4313      	orrs	r3, r2
 8005270:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005272:	f7fd fe27 	bl	8002ec4 <HAL_GetTick>
 8005276:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	2b01      	cmp	r3, #1
 800527e:	d112      	bne.n	80052a6 <HAL_RCC_ClockConfig+0xee>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005280:	e00a      	b.n	8005298 <HAL_RCC_ClockConfig+0xe0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005282:	f7fd fe1f 	bl	8002ec4 <HAL_GetTick>
 8005286:	4602      	mov	r2, r0
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	1ad3      	subs	r3, r2, r3
 800528c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005290:	4293      	cmp	r3, r2
 8005292:	d901      	bls.n	8005298 <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	e077      	b.n	8005388 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005298:	4b3e      	ldr	r3, [pc, #248]	; (8005394 <HAL_RCC_ClockConfig+0x1dc>)
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	f003 030c 	and.w	r3, r3, #12
 80052a0:	2b04      	cmp	r3, #4
 80052a2:	d1ee      	bne.n	8005282 <HAL_RCC_ClockConfig+0xca>
 80052a4:	e027      	b.n	80052f6 <HAL_RCC_ClockConfig+0x13e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d11d      	bne.n	80052ea <HAL_RCC_ClockConfig+0x132>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052ae:	e00a      	b.n	80052c6 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052b0:	f7fd fe08 	bl	8002ec4 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80052be:	4293      	cmp	r3, r2
 80052c0:	d901      	bls.n	80052c6 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 80052c2:	2303      	movs	r3, #3
 80052c4:	e060      	b.n	8005388 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052c6:	4b33      	ldr	r3, [pc, #204]	; (8005394 <HAL_RCC_ClockConfig+0x1dc>)
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f003 030c 	and.w	r3, r3, #12
 80052ce:	2b08      	cmp	r3, #8
 80052d0:	d1ee      	bne.n	80052b0 <HAL_RCC_ClockConfig+0xf8>
 80052d2:	e010      	b.n	80052f6 <HAL_RCC_ClockConfig+0x13e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052d4:	f7fd fdf6 	bl	8002ec4 <HAL_GetTick>
 80052d8:	4602      	mov	r2, r0
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	f241 3288 	movw	r2, #5000	; 0x1388
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d901      	bls.n	80052ea <HAL_RCC_ClockConfig+0x132>
        {
          return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e04e      	b.n	8005388 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80052ea:	4b2a      	ldr	r3, [pc, #168]	; (8005394 <HAL_RCC_ClockConfig+0x1dc>)
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f003 030c 	and.w	r3, r3, #12
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d1ee      	bne.n	80052d4 <HAL_RCC_ClockConfig+0x11c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80052f6:	4b26      	ldr	r3, [pc, #152]	; (8005390 <HAL_RCC_ClockConfig+0x1d8>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0307 	and.w	r3, r3, #7
 80052fe:	683a      	ldr	r2, [r7, #0]
 8005300:	429a      	cmp	r2, r3
 8005302:	d210      	bcs.n	8005326 <HAL_RCC_ClockConfig+0x16e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005304:	4b22      	ldr	r3, [pc, #136]	; (8005390 <HAL_RCC_ClockConfig+0x1d8>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f023 0207 	bic.w	r2, r3, #7
 800530c:	4920      	ldr	r1, [pc, #128]	; (8005390 <HAL_RCC_ClockConfig+0x1d8>)
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	4313      	orrs	r3, r2
 8005312:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005314:	4b1e      	ldr	r3, [pc, #120]	; (8005390 <HAL_RCC_ClockConfig+0x1d8>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0307 	and.w	r3, r3, #7
 800531c:	683a      	ldr	r2, [r7, #0]
 800531e:	429a      	cmp	r2, r3
 8005320:	d001      	beq.n	8005326 <HAL_RCC_ClockConfig+0x16e>
    {
      return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e030      	b.n	8005388 <HAL_RCC_ClockConfig+0x1d0>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 0304 	and.w	r3, r3, #4
 800532e:	2b00      	cmp	r3, #0
 8005330:	d008      	beq.n	8005344 <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005332:	4b18      	ldr	r3, [pc, #96]	; (8005394 <HAL_RCC_ClockConfig+0x1dc>)
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	4915      	ldr	r1, [pc, #84]	; (8005394 <HAL_RCC_ClockConfig+0x1dc>)
 8005340:	4313      	orrs	r3, r2
 8005342:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 0308 	and.w	r3, r3, #8
 800534c:	2b00      	cmp	r3, #0
 800534e:	d009      	beq.n	8005364 <HAL_RCC_ClockConfig+0x1ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005350:	4b10      	ldr	r3, [pc, #64]	; (8005394 <HAL_RCC_ClockConfig+0x1dc>)
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	691b      	ldr	r3, [r3, #16]
 800535c:	00db      	lsls	r3, r3, #3
 800535e:	490d      	ldr	r1, [pc, #52]	; (8005394 <HAL_RCC_ClockConfig+0x1dc>)
 8005360:	4313      	orrs	r3, r2
 8005362:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005364:	f000 f81c 	bl	80053a0 <HAL_RCC_GetSysClockFreq>
 8005368:	4601      	mov	r1, r0
 800536a:	4b0a      	ldr	r3, [pc, #40]	; (8005394 <HAL_RCC_ClockConfig+0x1dc>)
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	091b      	lsrs	r3, r3, #4
 8005370:	f003 030f 	and.w	r3, r3, #15
 8005374:	4a08      	ldr	r2, [pc, #32]	; (8005398 <HAL_RCC_ClockConfig+0x1e0>)
 8005376:	5cd3      	ldrb	r3, [r2, r3]
 8005378:	fa21 f303 	lsr.w	r3, r1, r3
 800537c:	4a07      	ldr	r2, [pc, #28]	; (800539c <HAL_RCC_ClockConfig+0x1e4>)
 800537e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005380:	2000      	movs	r0, #0
 8005382:	f7fd fd75 	bl	8002e70 <HAL_InitTick>
  
  return HAL_OK;
 8005386:	2300      	movs	r3, #0
}
 8005388:	4618      	mov	r0, r3
 800538a:	3710      	adds	r7, #16
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	40022000 	.word	0x40022000
 8005394:	40021000 	.word	0x40021000
 8005398:	0800ab1c 	.word	0x0800ab1c
 800539c:	20000018 	.word	0x20000018

080053a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053a0:	b490      	push	{r4, r7}
 80053a2:	b08a      	sub	sp, #40	; 0x28
 80053a4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80053a6:	4b2a      	ldr	r3, [pc, #168]	; (8005450 <HAL_RCC_GetSysClockFreq+0xb0>)
 80053a8:	1d3c      	adds	r4, r7, #4
 80053aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80053ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80053b0:	4b28      	ldr	r3, [pc, #160]	; (8005454 <HAL_RCC_GetSysClockFreq+0xb4>)
 80053b2:	881b      	ldrh	r3, [r3, #0]
 80053b4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80053b6:	2300      	movs	r3, #0
 80053b8:	61fb      	str	r3, [r7, #28]
 80053ba:	2300      	movs	r3, #0
 80053bc:	61bb      	str	r3, [r7, #24]
 80053be:	2300      	movs	r3, #0
 80053c0:	627b      	str	r3, [r7, #36]	; 0x24
 80053c2:	2300      	movs	r3, #0
 80053c4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80053c6:	2300      	movs	r3, #0
 80053c8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 80053ca:	4b23      	ldr	r3, [pc, #140]	; (8005458 <HAL_RCC_GetSysClockFreq+0xb8>)
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80053d0:	69fb      	ldr	r3, [r7, #28]
 80053d2:	f003 030c 	and.w	r3, r3, #12
 80053d6:	2b04      	cmp	r3, #4
 80053d8:	d002      	beq.n	80053e0 <HAL_RCC_GetSysClockFreq+0x40>
 80053da:	2b08      	cmp	r3, #8
 80053dc:	d003      	beq.n	80053e6 <HAL_RCC_GetSysClockFreq+0x46>
 80053de:	e02d      	b.n	800543c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80053e0:	4b1e      	ldr	r3, [pc, #120]	; (800545c <HAL_RCC_GetSysClockFreq+0xbc>)
 80053e2:	623b      	str	r3, [r7, #32]
      break;
 80053e4:	e02d      	b.n	8005442 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80053e6:	69fb      	ldr	r3, [r7, #28]
 80053e8:	0c9b      	lsrs	r3, r3, #18
 80053ea:	f003 030f 	and.w	r3, r3, #15
 80053ee:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80053f2:	4413      	add	r3, r2
 80053f4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80053f8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80053fa:	69fb      	ldr	r3, [r7, #28]
 80053fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005400:	2b00      	cmp	r3, #0
 8005402:	d013      	beq.n	800542c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005404:	4b14      	ldr	r3, [pc, #80]	; (8005458 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	0c5b      	lsrs	r3, r3, #17
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005412:	4413      	add	r3, r2
 8005414:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005418:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 800541a:	4a10      	ldr	r2, [pc, #64]	; (800545c <HAL_RCC_GetSysClockFreq+0xbc>)
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	fb02 f303 	mul.w	r3, r2, r3
 8005428:	627b      	str	r3, [r7, #36]	; 0x24
 800542a:	e004      	b.n	8005436 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	4a0c      	ldr	r2, [pc, #48]	; (8005460 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005430:	fb02 f303 	mul.w	r3, r2, r3
 8005434:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005438:	623b      	str	r3, [r7, #32]
      break;
 800543a:	e002      	b.n	8005442 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800543c:	4b07      	ldr	r3, [pc, #28]	; (800545c <HAL_RCC_GetSysClockFreq+0xbc>)
 800543e:	623b      	str	r3, [r7, #32]
      break;
 8005440:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005442:	6a3b      	ldr	r3, [r7, #32]
}
 8005444:	4618      	mov	r0, r3
 8005446:	3728      	adds	r7, #40	; 0x28
 8005448:	46bd      	mov	sp, r7
 800544a:	bc90      	pop	{r4, r7}
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	0800aaf4 	.word	0x0800aaf4
 8005454:	0800ab04 	.word	0x0800ab04
 8005458:	40021000 	.word	0x40021000
 800545c:	007a1200 	.word	0x007a1200
 8005460:	003d0900 	.word	0x003d0900

08005464 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005464:	b480      	push	{r7}
 8005466:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005468:	4b02      	ldr	r3, [pc, #8]	; (8005474 <HAL_RCC_GetHCLKFreq+0x10>)
 800546a:	681b      	ldr	r3, [r3, #0]
}
 800546c:	4618      	mov	r0, r3
 800546e:	46bd      	mov	sp, r7
 8005470:	bc80      	pop	{r7}
 8005472:	4770      	bx	lr
 8005474:	20000018 	.word	0x20000018

08005478 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800547c:	f7ff fff2 	bl	8005464 <HAL_RCC_GetHCLKFreq>
 8005480:	4601      	mov	r1, r0
 8005482:	4b05      	ldr	r3, [pc, #20]	; (8005498 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	0a1b      	lsrs	r3, r3, #8
 8005488:	f003 0307 	and.w	r3, r3, #7
 800548c:	4a03      	ldr	r2, [pc, #12]	; (800549c <HAL_RCC_GetPCLK1Freq+0x24>)
 800548e:	5cd3      	ldrb	r3, [r2, r3]
 8005490:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005494:	4618      	mov	r0, r3
 8005496:	bd80      	pop	{r7, pc}
 8005498:	40021000 	.word	0x40021000
 800549c:	0800ab2c 	.word	0x0800ab2c

080054a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80054a4:	f7ff ffde 	bl	8005464 <HAL_RCC_GetHCLKFreq>
 80054a8:	4601      	mov	r1, r0
 80054aa:	4b05      	ldr	r3, [pc, #20]	; (80054c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	0adb      	lsrs	r3, r3, #11
 80054b0:	f003 0307 	and.w	r3, r3, #7
 80054b4:	4a03      	ldr	r2, [pc, #12]	; (80054c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054b6:	5cd3      	ldrb	r3, [r2, r3]
 80054b8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80054bc:	4618      	mov	r0, r3
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	40021000 	.word	0x40021000
 80054c4:	0800ab2c 	.word	0x0800ab2c

080054c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b085      	sub	sp, #20
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80054d0:	4b0a      	ldr	r3, [pc, #40]	; (80054fc <RCC_Delay+0x34>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a0a      	ldr	r2, [pc, #40]	; (8005500 <RCC_Delay+0x38>)
 80054d6:	fba2 2303 	umull	r2, r3, r2, r3
 80054da:	0a5b      	lsrs	r3, r3, #9
 80054dc:	687a      	ldr	r2, [r7, #4]
 80054de:	fb02 f303 	mul.w	r3, r2, r3
 80054e2:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80054e4:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	1e5a      	subs	r2, r3, #1
 80054ea:	60fa      	str	r2, [r7, #12]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d1f9      	bne.n	80054e4 <RCC_Delay+0x1c>
}
 80054f0:	bf00      	nop
 80054f2:	3714      	adds	r7, #20
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bc80      	pop	{r7}
 80054f8:	4770      	bx	lr
 80054fa:	bf00      	nop
 80054fc:	20000018 	.word	0x20000018
 8005500:	10624dd3 	.word	0x10624dd3

08005504 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b086      	sub	sp, #24
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800550c:	2300      	movs	r3, #0
 800550e:	613b      	str	r3, [r7, #16]
 8005510:	2300      	movs	r3, #0
 8005512:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 0301 	and.w	r3, r3, #1
 800551c:	2b00      	cmp	r3, #0
 800551e:	d07d      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8005520:	2300      	movs	r3, #0
 8005522:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005524:	4b4f      	ldr	r3, [pc, #316]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005526:	69db      	ldr	r3, [r3, #28]
 8005528:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800552c:	2b00      	cmp	r3, #0
 800552e:	d10d      	bne.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005530:	4b4c      	ldr	r3, [pc, #304]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005532:	69db      	ldr	r3, [r3, #28]
 8005534:	4a4b      	ldr	r2, [pc, #300]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005536:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800553a:	61d3      	str	r3, [r2, #28]
 800553c:	4b49      	ldr	r3, [pc, #292]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800553e:	69db      	ldr	r3, [r3, #28]
 8005540:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005544:	60bb      	str	r3, [r7, #8]
 8005546:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005548:	2301      	movs	r3, #1
 800554a:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800554c:	4b46      	ldr	r3, [pc, #280]	; (8005668 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005554:	2b00      	cmp	r3, #0
 8005556:	d118      	bne.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005558:	4b43      	ldr	r3, [pc, #268]	; (8005668 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a42      	ldr	r2, [pc, #264]	; (8005668 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800555e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005562:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005564:	f7fd fcae 	bl	8002ec4 <HAL_GetTick>
 8005568:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800556a:	e008      	b.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800556c:	f7fd fcaa 	bl	8002ec4 <HAL_GetTick>
 8005570:	4602      	mov	r2, r0
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	2b64      	cmp	r3, #100	; 0x64
 8005578:	d901      	bls.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	e06d      	b.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800557e:	4b3a      	ldr	r3, [pc, #232]	; (8005668 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005586:	2b00      	cmp	r3, #0
 8005588:	d0f0      	beq.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800558a:	4b36      	ldr	r3, [pc, #216]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800558c:	6a1b      	ldr	r3, [r3, #32]
 800558e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005592:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d02e      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055a2:	68fa      	ldr	r2, [r7, #12]
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d027      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055a8:	4b2e      	ldr	r3, [pc, #184]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055aa:	6a1b      	ldr	r3, [r3, #32]
 80055ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055b0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055b2:	4b2e      	ldr	r3, [pc, #184]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80055b4:	2201      	movs	r2, #1
 80055b6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055b8:	4b2c      	ldr	r3, [pc, #176]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80055ba:	2200      	movs	r2, #0
 80055bc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80055be:	4a29      	ldr	r2, [pc, #164]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f003 0301 	and.w	r3, r3, #1
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d014      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055ce:	f7fd fc79 	bl	8002ec4 <HAL_GetTick>
 80055d2:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055d4:	e00a      	b.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055d6:	f7fd fc75 	bl	8002ec4 <HAL_GetTick>
 80055da:	4602      	mov	r2, r0
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	1ad3      	subs	r3, r2, r3
 80055e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d901      	bls.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80055e8:	2303      	movs	r3, #3
 80055ea:	e036      	b.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055ec:	4b1d      	ldr	r3, [pc, #116]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055ee:	6a1b      	ldr	r3, [r3, #32]
 80055f0:	f003 0302 	and.w	r3, r3, #2
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d0ee      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80055f8:	4b1a      	ldr	r3, [pc, #104]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055fa:	6a1b      	ldr	r3, [r3, #32]
 80055fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	4917      	ldr	r1, [pc, #92]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005606:	4313      	orrs	r3, r2
 8005608:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800560a:	7dfb      	ldrb	r3, [r7, #23]
 800560c:	2b01      	cmp	r3, #1
 800560e:	d105      	bne.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005610:	4b14      	ldr	r3, [pc, #80]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005612:	69db      	ldr	r3, [r3, #28]
 8005614:	4a13      	ldr	r2, [pc, #76]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005616:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800561a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0302 	and.w	r3, r3, #2
 8005624:	2b00      	cmp	r3, #0
 8005626:	d008      	beq.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005628:	4b0e      	ldr	r3, [pc, #56]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	490b      	ldr	r1, [pc, #44]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005636:	4313      	orrs	r3, r2
 8005638:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 0310 	and.w	r3, r3, #16
 8005642:	2b00      	cmp	r3, #0
 8005644:	d008      	beq.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005646:	4b07      	ldr	r3, [pc, #28]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	68db      	ldr	r3, [r3, #12]
 8005652:	4904      	ldr	r1, [pc, #16]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005654:	4313      	orrs	r3, r2
 8005656:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3718      	adds	r7, #24
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop
 8005664:	40021000 	.word	0x40021000
 8005668:	40007000 	.word	0x40007000
 800566c:	42420440 	.word	0x42420440

08005670 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005670:	b590      	push	{r4, r7, lr}
 8005672:	b08d      	sub	sp, #52	; 0x34
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005678:	4b57      	ldr	r3, [pc, #348]	; (80057d8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800567a:	f107 040c 	add.w	r4, r7, #12
 800567e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005680:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005684:	4b55      	ldr	r3, [pc, #340]	; (80057dc <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8005686:	881b      	ldrh	r3, [r3, #0]
 8005688:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800568a:	2300      	movs	r3, #0
 800568c:	627b      	str	r3, [r7, #36]	; 0x24
 800568e:	2300      	movs	r3, #0
 8005690:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005692:	2300      	movs	r3, #0
 8005694:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005696:	2300      	movs	r3, #0
 8005698:	61fb      	str	r3, [r7, #28]
 800569a:	2300      	movs	r3, #0
 800569c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2b02      	cmp	r3, #2
 80056a2:	f000 8084 	beq.w	80057ae <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80056a6:	2b10      	cmp	r3, #16
 80056a8:	d002      	beq.n	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d049      	beq.n	8005742 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
  default: 
    {
      break;
 80056ae:	e08d      	b.n	80057cc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->CFGR;
 80056b0:	4b4b      	ldr	r3, [pc, #300]	; (80057e0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 80056b6:	4b4a      	ldr	r3, [pc, #296]	; (80057e0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	f000 8083 	beq.w	80057ca <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80056c4:	69fb      	ldr	r3, [r7, #28]
 80056c6:	0c9b      	lsrs	r3, r3, #18
 80056c8:	f003 030f 	and.w	r3, r3, #15
 80056cc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80056d0:	4413      	add	r3, r2
 80056d2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80056d6:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80056d8:	69fb      	ldr	r3, [r7, #28]
 80056da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d018      	beq.n	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80056e2:	4b3f      	ldr	r3, [pc, #252]	; (80057e0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	0c5b      	lsrs	r3, r3, #17
 80056e8:	f003 0301 	and.w	r3, r3, #1
 80056ec:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80056f0:	4413      	add	r3, r2
 80056f2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80056f6:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80056f8:	69fb      	ldr	r3, [r7, #28]
 80056fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d00d      	beq.n	800571e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005702:	4a38      	ldr	r2, [pc, #224]	; (80057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8005704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005706:	fbb2 f2f3 	udiv	r2, r2, r3
 800570a:	6a3b      	ldr	r3, [r7, #32]
 800570c:	fb02 f303 	mul.w	r3, r2, r3
 8005710:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005712:	e004      	b.n	800571e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005714:	6a3b      	ldr	r3, [r7, #32]
 8005716:	4a34      	ldr	r2, [pc, #208]	; (80057e8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005718:	fb02 f303 	mul.w	r3, r2, r3
 800571c:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800571e:	4b30      	ldr	r3, [pc, #192]	; (80057e0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005726:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800572a:	d102      	bne.n	8005732 <HAL_RCCEx_GetPeriphCLKFreq+0xc2>
          frequency = pllclk;
 800572c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800572e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005730:	e04b      	b.n	80057ca <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
          frequency = (pllclk * 2) / 3;
 8005732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005734:	005b      	lsls	r3, r3, #1
 8005736:	4a2d      	ldr	r2, [pc, #180]	; (80057ec <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8005738:	fba2 2303 	umull	r2, r3, r2, r3
 800573c:	085b      	lsrs	r3, r3, #1
 800573e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005740:	e043      	b.n	80057ca <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
      temp_reg = RCC->BDCR;
 8005742:	4b27      	ldr	r3, [pc, #156]	; (80057e0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005744:	6a1b      	ldr	r3, [r3, #32]
 8005746:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800574e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005752:	d108      	bne.n	8005766 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8005754:	69fb      	ldr	r3, [r7, #28]
 8005756:	f003 0302 	and.w	r3, r3, #2
 800575a:	2b00      	cmp	r3, #0
 800575c:	d003      	beq.n	8005766 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
        frequency = LSE_VALUE;
 800575e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005762:	62bb      	str	r3, [r7, #40]	; 0x28
 8005764:	e022      	b.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800576c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005770:	d109      	bne.n	8005786 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
 8005772:	4b1b      	ldr	r3, [pc, #108]	; (80057e0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005776:	f003 0302 	and.w	r3, r3, #2
 800577a:	2b00      	cmp	r3, #0
 800577c:	d003      	beq.n	8005786 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        frequency = LSI_VALUE;
 800577e:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005782:	62bb      	str	r3, [r7, #40]	; 0x28
 8005784:	e012      	b.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800578c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005790:	d109      	bne.n	80057a6 <HAL_RCCEx_GetPeriphCLKFreq+0x136>
 8005792:	4b13      	ldr	r3, [pc, #76]	; (80057e0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d003      	beq.n	80057a6 <HAL_RCCEx_GetPeriphCLKFreq+0x136>
        frequency = HSE_VALUE / 128U;
 800579e:	f24f 4324 	movw	r3, #62500	; 0xf424
 80057a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80057a4:	e002      	b.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = 0U;
 80057a6:	2300      	movs	r3, #0
 80057a8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80057aa:	e00f      	b.n	80057cc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
 80057ac:	e00e      	b.n	80057cc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80057ae:	f7ff fe77 	bl	80054a0 <HAL_RCC_GetPCLK2Freq>
 80057b2:	4602      	mov	r2, r0
 80057b4:	4b0a      	ldr	r3, [pc, #40]	; (80057e0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	0b9b      	lsrs	r3, r3, #14
 80057ba:	f003 0303 	and.w	r3, r3, #3
 80057be:	3301      	adds	r3, #1
 80057c0:	005b      	lsls	r3, r3, #1
 80057c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80057c6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80057c8:	e000      	b.n	80057cc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      break;
 80057ca:	bf00      	nop
    }
  }
  return(frequency);
 80057cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3734      	adds	r7, #52	; 0x34
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd90      	pop	{r4, r7, pc}
 80057d6:	bf00      	nop
 80057d8:	0800ab08 	.word	0x0800ab08
 80057dc:	0800ab18 	.word	0x0800ab18
 80057e0:	40021000 	.word	0x40021000
 80057e4:	007a1200 	.word	0x007a1200
 80057e8:	003d0900 	.word	0x003d0900
 80057ec:	aaaaaaab 	.word	0xaaaaaaab

080057f0 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80057f8:	2300      	movs	r3, #0
 80057fa:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if(hrtc == NULL)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d101      	bne.n	8005806 <HAL_RTC_Init+0x16>
  {
     return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e084      	b.n	8005910 <HAL_RTC_Init+0x120>
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	7c5b      	ldrb	r3, [r3, #17]
 800580a:	b2db      	uxtb	r3, r3
 800580c:	2b00      	cmp	r3, #0
 800580e:	d105      	bne.n	800581c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2200      	movs	r2, #0
 8005814:	741a      	strb	r2, [r3, #16]
    
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f7fc fe2a 	bl	8002470 <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2202      	movs	r2, #2
 8005820:	745a      	strb	r2, [r3, #17]
       
  /* Waiting for synchro */
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 f9c8 	bl	8005bb8 <HAL_RTC_WaitForSynchro>
 8005828:	4603      	mov	r3, r0
 800582a:	2b00      	cmp	r3, #0
 800582c:	d004      	beq.n	8005838 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2204      	movs	r2, #4
 8005832:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	e06b      	b.n	8005910 <HAL_RTC_Init+0x120>
  } 

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f000 fa81 	bl	8005d40 <RTC_EnterInitMode>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d004      	beq.n	800584e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2204      	movs	r2, #4
 8005848:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e060      	b.n	8005910 <HAL_RTC_Init+0x120>
  } 
  else
  { 
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	685a      	ldr	r2, [r3, #4]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f022 0207 	bic.w	r2, r2, #7
 800585c:	605a      	str	r2, [r3, #4]
    
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d005      	beq.n	8005872 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8005866:	4b2c      	ldr	r3, [pc, #176]	; (8005918 <HAL_RTC_Init+0x128>)
 8005868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800586a:	4a2b      	ldr	r2, [pc, #172]	; (8005918 <HAL_RTC_Init+0x128>)
 800586c:	f023 0301 	bic.w	r3, r3, #1
 8005870:	6313      	str	r3, [r2, #48]	; 0x30
    }
    
    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8005872:	4b29      	ldr	r3, [pc, #164]	; (8005918 <HAL_RTC_Init+0x128>)
 8005874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005876:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	4926      	ldr	r1, [pc, #152]	; (8005918 <HAL_RTC_Init+0x128>)
 8005880:	4313      	orrs	r3, r2
 8005882:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800588c:	d003      	beq.n	8005896 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	60fb      	str	r3, [r7, #12]
 8005894:	e00e      	b.n	80058b4 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8005896:	2001      	movs	r0, #1
 8005898:	f7ff feea 	bl	8005670 <HAL_RCCEx_GetPeriphCLKFreq>
 800589c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d104      	bne.n	80058ae <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2204      	movs	r2, #4
 80058a8:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	e030      	b.n	8005910 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	3b01      	subs	r3, #1
 80058b2:	60fb      	str	r3, [r7, #12]
      }
    }
    
    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	f023 010f 	bic.w	r1, r3, #15
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	0c1a      	lsrs	r2, r3, #16
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	430a      	orrs	r2, r1
 80058c8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	0c1b      	lsrs	r3, r3, #16
 80058d2:	041b      	lsls	r3, r3, #16
 80058d4:	68fa      	ldr	r2, [r7, #12]
 80058d6:	b291      	uxth	r1, r2
 80058d8:	687a      	ldr	r2, [r7, #4]
 80058da:	6812      	ldr	r2, [r2, #0]
 80058dc:	430b      	orrs	r3, r1
 80058de:	60d3      	str	r3, [r2, #12]
      
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 fa55 	bl	8005d90 <RTC_ExitInitMode>
 80058e6:	4603      	mov	r3, r0
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d004      	beq.n	80058f6 <HAL_RTC_Init+0x106>
    {       
      hrtc->State = HAL_RTC_STATE_ERROR;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2204      	movs	r2, #4
 80058f0:	745a      	strb	r2, [r3, #17]
      
      return HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e00c      	b.n	8005910 <HAL_RTC_Init+0x120>
    }
    
    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2201      	movs	r2, #1
 8005906:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	745a      	strb	r2, [r3, #17]
    
    return HAL_OK;
 800590e:	2300      	movs	r3, #0
  }
}
 8005910:	4618      	mov	r0, r3
 8005912:	3710      	adds	r7, #16
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}
 8005918:	40006c00 	.word	0x40006c00

0800591c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800591c:	b590      	push	{r4, r7, lr}
 800591e:	b087      	sub	sp, #28
 8005920:	af00      	add	r7, sp, #0
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8005928:	2300      	movs	r3, #0
 800592a:	617b      	str	r3, [r7, #20]
 800592c:	2300      	movs	r3, #0
 800592e:	613b      	str	r3, [r7, #16]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sTime == NULL))
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d002      	beq.n	800593c <HAL_RTC_SetTime+0x20>
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d101      	bne.n	8005940 <HAL_RTC_SetTime+0x24>
  {
     return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e080      	b.n	8005a42 <HAL_RTC_SetTime+0x126>
  
 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	7c1b      	ldrb	r3, [r3, #16]
 8005944:	2b01      	cmp	r3, #1
 8005946:	d101      	bne.n	800594c <HAL_RTC_SetTime+0x30>
 8005948:	2302      	movs	r3, #2
 800594a:	e07a      	b.n	8005a42 <HAL_RTC_SetTime+0x126>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2201      	movs	r2, #1
 8005950:	741a      	strb	r2, [r3, #16]
  
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2202      	movs	r2, #2
 8005956:	745a      	strb	r2, [r3, #17]
  
  if(Format == RTC_FORMAT_BIN)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d113      	bne.n	8005986 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	781b      	ldrb	r3, [r3, #0]
 8005962:	461a      	mov	r2, r3
 8005964:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005968:	fb03 f202 	mul.w	r2, r3, r2
                        ((uint32_t)sTime->Minutes * 60U) + \
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	785b      	ldrb	r3, [r3, #1]
 8005970:	4619      	mov	r1, r3
 8005972:	460b      	mov	r3, r1
 8005974:	011b      	lsls	r3, r3, #4
 8005976:	1a5b      	subs	r3, r3, r1
 8005978:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800597a:	4413      	add	r3, r2
                        ((uint32_t)sTime->Seconds));  
 800597c:	68ba      	ldr	r2, [r7, #8]
 800597e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005980:	4413      	add	r3, r2
 8005982:	617b      	str	r3, [r7, #20]
 8005984:	e01e      	b.n	80059c4 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	4618      	mov	r0, r3
 800598c:	f000 fa28 	bl	8005de0 <RTC_Bcd2ToByte>
 8005990:	4603      	mov	r3, r0
 8005992:	461a      	mov	r2, r3
 8005994:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005998:	fb03 f402 	mul.w	r4, r3, r2
              ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	785b      	ldrb	r3, [r3, #1]
 80059a0:	4618      	mov	r0, r3
 80059a2:	f000 fa1d 	bl	8005de0 <RTC_Bcd2ToByte>
 80059a6:	4603      	mov	r3, r0
 80059a8:	461a      	mov	r2, r3
 80059aa:	4613      	mov	r3, r2
 80059ac:	011b      	lsls	r3, r3, #4
 80059ae:	1a9b      	subs	r3, r3, r2
 80059b0:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80059b2:	441c      	add	r4, r3
              ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));   
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	789b      	ldrb	r3, [r3, #2]
 80059b8:	4618      	mov	r0, r3
 80059ba:	f000 fa11 	bl	8005de0 <RTC_Bcd2ToByte>
 80059be:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80059c0:	4423      	add	r3, r4
 80059c2:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80059c4:	6979      	ldr	r1, [r7, #20]
 80059c6:	68f8      	ldr	r0, [r7, #12]
 80059c8:	f000 f953 	bl	8005c72 <RTC_WriteTimeCounter>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d007      	beq.n	80059e2 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2204      	movs	r2, #4
 80059d6:	745a      	strb	r2, [r3, #17]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	741a      	strb	r2, [r3, #16]
    
    return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e02f      	b.n	8005a42 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	685a      	ldr	r2, [r3, #4]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f022 0205 	bic.w	r2, r2, #5
 80059f0:	605a      	str	r2, [r3, #4]
    
    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80059f2:	68f8      	ldr	r0, [r7, #12]
 80059f4:	f000 f964 	bl	8005cc0 <RTC_ReadAlarmCounter>
 80059f8:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a00:	d018      	beq.n	8005a34 <HAL_RTC_SetTime+0x118>
    {
      if(counter_alarm < counter_time)
 8005a02:	693a      	ldr	r2, [r7, #16]
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d214      	bcs.n	8005a34 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8005a10:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005a14:	613b      	str	r3, [r7, #16]
        
        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005a16:	6939      	ldr	r1, [r7, #16]
 8005a18:	68f8      	ldr	r0, [r7, #12]
 8005a1a:	f000 f96a 	bl	8005cf2 <RTC_WriteAlarmCounter>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d007      	beq.n	8005a34 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2204      	movs	r2, #4
 8005a28:	745a      	strb	r2, [r3, #17]
          
          /* Process Unlocked */ 
          __HAL_UNLOCK(hrtc);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	741a      	strb	r2, [r3, #16]
          
          return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e006      	b.n	8005a42 <HAL_RTC_SetTime+0x126>
        }
      }
    }
    
    hrtc->State = HAL_RTC_STATE_READY;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2201      	movs	r2, #1
 8005a38:	745a      	strb	r2, [r3, #17]
  
   __HAL_UNLOCK(hrtc); 
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	741a      	strb	r2, [r3, #16]
     
   return HAL_OK;
 8005a40:	2300      	movs	r3, #0
  }
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	371c      	adds	r7, #28
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd90      	pop	{r4, r7, pc}
	...

08005a4c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b088      	sub	sp, #32
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	60b9      	str	r1, [r7, #8]
 8005a56:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	61fb      	str	r3, [r7, #28]
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	61bb      	str	r3, [r7, #24]
 8005a60:	2300      	movs	r3, #0
 8005a62:	617b      	str	r3, [r7, #20]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sDate == NULL))
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d002      	beq.n	8005a70 <HAL_RTC_SetDate+0x24>
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d101      	bne.n	8005a74 <HAL_RTC_SetDate+0x28>
  {
     return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e097      	b.n	8005ba4 <HAL_RTC_SetDate+0x158>
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
 /* Process Locked */ 
 __HAL_LOCK(hrtc);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	7c1b      	ldrb	r3, [r3, #16]
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d101      	bne.n	8005a80 <HAL_RTC_SetDate+0x34>
 8005a7c:	2302      	movs	r3, #2
 8005a7e:	e091      	b.n	8005ba4 <HAL_RTC_SetDate+0x158>
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2201      	movs	r2, #1
 8005a84:	741a      	strb	r2, [r3, #16]
  
  hrtc->State = HAL_RTC_STATE_BUSY; 
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2202      	movs	r2, #2
 8005a8a:	745a      	strb	r2, [r3, #17]
  
  if(Format == RTC_FORMAT_BIN)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d10c      	bne.n	8005aac <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date)); 

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	78da      	ldrb	r2, [r3, #3]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	785a      	ldrb	r2, [r3, #1]
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	789a      	ldrb	r2, [r3, #2]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	739a      	strb	r2, [r3, #14]
 8005aaa:	e01a      	b.n	8005ae2 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
    
    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	78db      	ldrb	r3, [r3, #3]
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f000 f995 	bl	8005de0 <RTC_Bcd2ToByte>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	461a      	mov	r2, r3
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	785b      	ldrb	r3, [r3, #1]
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f000 f98c 	bl	8005de0 <RTC_Bcd2ToByte>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	461a      	mov	r2, r3
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	789b      	ldrb	r3, [r3, #2]
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f000 f983 	bl	8005de0 <RTC_Bcd2ToByte>
 8005ada:	4603      	mov	r3, r0
 8005adc:	461a      	mov	r2, r3
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	7bdb      	ldrb	r3, [r3, #15]
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	7b59      	ldrb	r1, [r3, #13]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	7b9b      	ldrb	r3, [r3, #14]
 8005af0:	461a      	mov	r2, r3
 8005af2:	f000 f993 	bl	8005e1c <RTC_WeekDayNum>
 8005af6:	4603      	mov	r3, r0
 8005af8:	461a      	mov	r2, r3
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	7b1a      	ldrb	r2, [r3, #12]
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005b06:	68f8      	ldr	r0, [r7, #12]
 8005b08:	f000 f883 	bl	8005c12 <RTC_ReadTimeCounter>
 8005b0c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	4a26      	ldr	r2, [pc, #152]	; (8005bac <HAL_RTC_SetDate+0x160>)
 8005b12:	fba2 2303 	umull	r2, r3, r2, r3
 8005b16:	0adb      	lsrs	r3, r3, #11
 8005b18:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	2b18      	cmp	r3, #24
 8005b1e:	d93a      	bls.n	8005b96 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	4a23      	ldr	r2, [pc, #140]	; (8005bb0 <HAL_RTC_SetDate+0x164>)
 8005b24:	fba2 2303 	umull	r2, r3, r2, r3
 8005b28:	091b      	lsrs	r3, r3, #4
 8005b2a:	4a22      	ldr	r2, [pc, #136]	; (8005bb4 <HAL_RTC_SetDate+0x168>)
 8005b2c:	fb02 f303 	mul.w	r3, r2, r3
 8005b30:	69fa      	ldr	r2, [r7, #28]
 8005b32:	1ad3      	subs	r3, r2, r3
 8005b34:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005b36:	69f9      	ldr	r1, [r7, #28]
 8005b38:	68f8      	ldr	r0, [r7, #12]
 8005b3a:	f000 f89a 	bl	8005c72 <RTC_WriteTimeCounter>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d007      	beq.n	8005b54 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2204      	movs	r2, #4
 8005b48:	745a      	strb	r2, [r3, #17]
      
      /* Process Unlocked */ 
      __HAL_UNLOCK(hrtc);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	741a      	strb	r2, [r3, #16]
      
      return HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e027      	b.n	8005ba4 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005b54:	68f8      	ldr	r0, [r7, #12]
 8005b56:	f000 f8b3 	bl	8005cc0 <RTC_ReadAlarmCounter>
 8005b5a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005b5c:	69bb      	ldr	r3, [r7, #24]
 8005b5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b62:	d018      	beq.n	8005b96 <HAL_RTC_SetDate+0x14a>
    {
      if(counter_alarm < counter_time)
 8005b64:	69ba      	ldr	r2, [r7, #24]
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d214      	bcs.n	8005b96 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005b6c:	69bb      	ldr	r3, [r7, #24]
 8005b6e:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8005b72:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005b76:	61bb      	str	r3, [r7, #24]
        
        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005b78:	69b9      	ldr	r1, [r7, #24]
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f000 f8b9 	bl	8005cf2 <RTC_WriteAlarmCounter>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d007      	beq.n	8005b96 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2204      	movs	r2, #4
 8005b8a:	745a      	strb	r2, [r3, #17]
          
          /* Process Unlocked */ 
          __HAL_UNLOCK(hrtc);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	741a      	strb	r2, [r3, #16]
          
          return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e006      	b.n	8005ba4 <HAL_RTC_SetDate+0x158>
    }
    

  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2201      	movs	r2, #1
 8005b9a:	745a      	strb	r2, [r3, #17]
  
  /* Process Unlocked */ 
  __HAL_UNLOCK(hrtc);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;    
 8005ba2:	2300      	movs	r3, #0
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3720      	adds	r7, #32
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	91a2b3c5 	.word	0x91a2b3c5
 8005bb0:	aaaaaaab 	.word	0xaaaaaaab
 8005bb4:	00015180 	.word	0x00015180

08005bb8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b084      	sub	sp, #16
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	60fb      	str	r3, [r7, #12]
  
  /* Check input parameters */
  if(hrtc == NULL)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d101      	bne.n	8005bce <HAL_RTC_WaitForSynchro+0x16>
  {
     return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e01d      	b.n	8005c0a <HAL_RTC_WaitForSynchro+0x52>
  }
  
  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	685a      	ldr	r2, [r3, #4]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f022 0208 	bic.w	r2, r2, #8
 8005bdc:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8005bde:	f7fd f971 	bl	8002ec4 <HAL_GetTick>
 8005be2:	60f8      	str	r0, [r7, #12]
  
  /* Wait the registers to be synchronised */
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005be4:	e009      	b.n	8005bfa <HAL_RTC_WaitForSynchro+0x42>
  {
    if((HAL_GetTick() - tickstart ) >  RTC_TIMEOUT_VALUE)
 8005be6:	f7fd f96d 	bl	8002ec4 <HAL_GetTick>
 8005bea:	4602      	mov	r2, r0
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005bf4:	d901      	bls.n	8005bfa <HAL_RTC_WaitForSynchro+0x42>
    {       
      return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e007      	b.n	8005c0a <HAL_RTC_WaitForSynchro+0x52>
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	f003 0308 	and.w	r3, r3, #8
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d0ee      	beq.n	8005be6 <HAL_RTC_WaitForSynchro+0x2e>
    } 
  }
  
  return HAL_OK;
 8005c08:	2300      	movs	r3, #0
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3710      	adds	r7, #16
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}

08005c12 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef* hrtc)
{
 8005c12:	b480      	push	{r7}
 8005c14:	b087      	sub	sp, #28
 8005c16:	af00      	add	r7, sp, #0
 8005c18:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	827b      	strh	r3, [r7, #18]
 8005c1e:	2300      	movs	r3, #0
 8005c20:	823b      	strh	r3, [r7, #16]
 8005c22:	2300      	movs	r3, #0
 8005c24:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8005c26:	2300      	movs	r3, #0
 8005c28:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	69db      	ldr	r3, [r3, #28]
 8005c38:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	699b      	ldr	r3, [r3, #24]
 8005c40:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8005c42:	8a7a      	ldrh	r2, [r7, #18]
 8005c44:	8a3b      	ldrh	r3, [r7, #16]
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d008      	beq.n	8005c5c <RTC_ReadTimeCounter+0x4a>
  { /* In this case the counter roll over during reading of CNTL and CNTH registers, 
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8005c4a:	8a3b      	ldrh	r3, [r7, #16]
 8005c4c:	041a      	lsls	r2, r3, #16
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	69db      	ldr	r3, [r3, #28]
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	4313      	orrs	r3, r2
 8005c58:	617b      	str	r3, [r7, #20]
 8005c5a:	e004      	b.n	8005c66 <RTC_ReadTimeCounter+0x54>
  }
  else
  { /* No counter roll over during reading of CNTL and CNTH registers, counter 
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8005c5c:	8a7b      	ldrh	r3, [r7, #18]
 8005c5e:	041a      	lsls	r2, r3, #16
 8005c60:	89fb      	ldrh	r3, [r7, #14]
 8005c62:	4313      	orrs	r3, r2
 8005c64:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8005c66:	697b      	ldr	r3, [r7, #20]
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	371c      	adds	r7, #28
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bc80      	pop	{r7}
 8005c70:	4770      	bx	lr

08005c72 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef* hrtc, uint32_t TimeCounter)
{
 8005c72:	b580      	push	{r7, lr}
 8005c74:	b084      	sub	sp, #16
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
 8005c7a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	73fb      	strb	r3, [r7, #15]
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f000 f85d 	bl	8005d40 <RTC_EnterInitMode>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d002      	beq.n	8005c92 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	73fb      	strb	r3, [r7, #15]
 8005c90:	e011      	b.n	8005cb6 <RTC_WriteTimeCounter+0x44>
  } 
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	683a      	ldr	r2, [r7, #0]
 8005c98:	0c12      	lsrs	r2, r2, #16
 8005c9a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	683a      	ldr	r2, [r7, #0]
 8005ca2:	b292      	uxth	r2, r2
 8005ca4:	61da      	str	r2, [r3, #28]
    
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 f872 	bl	8005d90 <RTC_ExitInitMode>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d001      	beq.n	8005cb6 <RTC_WriteTimeCounter+0x44>
    {       
      status = HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3710      	adds	r7, #16
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef* hrtc)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b085      	sub	sp, #20
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	81fb      	strh	r3, [r7, #14]
 8005ccc:	2300      	movs	r3, #0
 8005cce:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	6a1b      	ldr	r3, [r3, #32]
 8005cd6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cde:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8005ce0:	89fb      	ldrh	r3, [r7, #14]
 8005ce2:	041a      	lsls	r2, r3, #16
 8005ce4:	89bb      	ldrh	r3, [r7, #12]
 8005ce6:	4313      	orrs	r3, r2
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3714      	adds	r7, #20
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bc80      	pop	{r7}
 8005cf0:	4770      	bx	lr

08005cf2 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef* hrtc, uint32_t AlarmCounter)
{
 8005cf2:	b580      	push	{r7, lr}
 8005cf4:	b084      	sub	sp, #16
 8005cf6:	af00      	add	r7, sp, #0
 8005cf8:	6078      	str	r0, [r7, #4]
 8005cfa:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	73fb      	strb	r3, [r7, #15]
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 f81d 	bl	8005d40 <RTC_EnterInitMode>
 8005d06:	4603      	mov	r3, r0
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d002      	beq.n	8005d12 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	73fb      	strb	r3, [r7, #15]
 8005d10:	e011      	b.n	8005d36 <RTC_WriteAlarmCounter+0x44>
  } 
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	683a      	ldr	r2, [r7, #0]
 8005d18:	0c12      	lsrs	r2, r2, #16
 8005d1a:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	683a      	ldr	r2, [r7, #0]
 8005d22:	b292      	uxth	r2, r2
 8005d24:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 f832 	bl	8005d90 <RTC_ExitInitMode>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d001      	beq.n	8005d36 <RTC_WriteAlarmCounter+0x44>
    {       
      status = HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005d36:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3710      	adds	r7, #16
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	60fb      	str	r3, [r7, #12]
  
  tickstart = HAL_GetTick();
 8005d4c:	f7fd f8ba 	bl	8002ec4 <HAL_GetTick>
 8005d50:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005d52:	e009      	b.n	8005d68 <RTC_EnterInitMode+0x28>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005d54:	f7fd f8b6 	bl	8002ec4 <HAL_GetTick>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	1ad3      	subs	r3, r2, r3
 8005d5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d62:	d901      	bls.n	8005d68 <RTC_EnterInitMode+0x28>
    {       
      return HAL_TIMEOUT;
 8005d64:	2303      	movs	r3, #3
 8005d66:	e00f      	b.n	8005d88 <RTC_EnterInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f003 0320 	and.w	r3, r3, #32
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d0ee      	beq.n	8005d54 <RTC_EnterInitMode+0x14>
    } 
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	685a      	ldr	r2, [r3, #4]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f042 0210 	orr.w	r2, r2, #16
 8005d84:	605a      	str	r2, [r3, #4]
  
  
  return HAL_OK;  
 8005d86:	2300      	movs	r3, #0
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3710      	adds	r7, #16
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef* hrtc)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	60fb      	str	r3, [r7, #12]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	685a      	ldr	r2, [r3, #4]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f022 0210 	bic.w	r2, r2, #16
 8005daa:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8005dac:	f7fd f88a 	bl	8002ec4 <HAL_GetTick>
 8005db0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005db2:	e009      	b.n	8005dc8 <RTC_ExitInitMode+0x38>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005db4:	f7fd f886 	bl	8002ec4 <HAL_GetTick>
 8005db8:	4602      	mov	r2, r0
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	1ad3      	subs	r3, r2, r3
 8005dbe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005dc2:	d901      	bls.n	8005dc8 <RTC_ExitInitMode+0x38>
    {       
      return HAL_TIMEOUT;
 8005dc4:	2303      	movs	r3, #3
 8005dc6:	e007      	b.n	8005dd8 <RTC_ExitInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	f003 0320 	and.w	r3, r3, #32
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d0ee      	beq.n	8005db4 <RTC_ExitInitMode+0x24>
    } 
  }
  
  return HAL_OK;  
 8005dd6:	2300      	movs	r3, #0
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3710      	adds	r7, #16
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}

08005de0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b085      	sub	sp, #20
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	4603      	mov	r3, r0
 8005de8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005dea:	2300      	movs	r3, #0
 8005dec:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8005dee:	79fb      	ldrb	r3, [r7, #7]
 8005df0:	091b      	lsrs	r3, r3, #4
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	461a      	mov	r2, r3
 8005df6:	4613      	mov	r3, r2
 8005df8:	009b      	lsls	r3, r3, #2
 8005dfa:	4413      	add	r3, r2
 8005dfc:	005b      	lsls	r3, r3, #1
 8005dfe:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005e00:	79fb      	ldrb	r3, [r7, #7]
 8005e02:	f003 030f 	and.w	r3, r3, #15
 8005e06:	b2da      	uxtb	r2, r3
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	4413      	add	r3, r2
 8005e0e:	b2db      	uxtb	r3, r3
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3714      	adds	r7, #20
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bc80      	pop	{r7}
 8005e18:	4770      	bx	lr
	...

08005e1c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b085      	sub	sp, #20
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	460b      	mov	r3, r1
 8005e26:	70fb      	strb	r3, [r7, #3]
 8005e28:	4613      	mov	r3, r2
 8005e2a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	60bb      	str	r3, [r7, #8]
 8005e30:	2300      	movs	r3, #0
 8005e32:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8005e3a:	60bb      	str	r3, [r7, #8]
  
  if(nMonth < 3U)
 8005e3c:	78fb      	ldrb	r3, [r7, #3]
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d82d      	bhi.n	8005e9e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth)/9U) + nDay + 4U + year + ((year-1U)/4U) - ((year-1U)/100U) + ((year-1U)/400U)) % 7U;
 8005e42:	78fa      	ldrb	r2, [r7, #3]
 8005e44:	4613      	mov	r3, r2
 8005e46:	005b      	lsls	r3, r3, #1
 8005e48:	4413      	add	r3, r2
 8005e4a:	00db      	lsls	r3, r3, #3
 8005e4c:	1a9b      	subs	r3, r3, r2
 8005e4e:	4a2c      	ldr	r2, [pc, #176]	; (8005f00 <RTC_WeekDayNum+0xe4>)
 8005e50:	fba2 2303 	umull	r2, r3, r2, r3
 8005e54:	085a      	lsrs	r2, r3, #1
 8005e56:	78bb      	ldrb	r3, [r7, #2]
 8005e58:	441a      	add	r2, r3
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	441a      	add	r2, r3
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	3b01      	subs	r3, #1
 8005e62:	089b      	lsrs	r3, r3, #2
 8005e64:	441a      	add	r2, r3
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	3b01      	subs	r3, #1
 8005e6a:	4926      	ldr	r1, [pc, #152]	; (8005f04 <RTC_WeekDayNum+0xe8>)
 8005e6c:	fba1 1303 	umull	r1, r3, r1, r3
 8005e70:	095b      	lsrs	r3, r3, #5
 8005e72:	1ad2      	subs	r2, r2, r3
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	3b01      	subs	r3, #1
 8005e78:	4922      	ldr	r1, [pc, #136]	; (8005f04 <RTC_WeekDayNum+0xe8>)
 8005e7a:	fba1 1303 	umull	r1, r3, r1, r3
 8005e7e:	09db      	lsrs	r3, r3, #7
 8005e80:	4413      	add	r3, r2
 8005e82:	1d1a      	adds	r2, r3, #4
 8005e84:	4b20      	ldr	r3, [pc, #128]	; (8005f08 <RTC_WeekDayNum+0xec>)
 8005e86:	fba3 1302 	umull	r1, r3, r3, r2
 8005e8a:	1ad1      	subs	r1, r2, r3
 8005e8c:	0849      	lsrs	r1, r1, #1
 8005e8e:	440b      	add	r3, r1
 8005e90:	0899      	lsrs	r1, r3, #2
 8005e92:	460b      	mov	r3, r1
 8005e94:	00db      	lsls	r3, r3, #3
 8005e96:	1a5b      	subs	r3, r3, r1
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	60fb      	str	r3, [r7, #12]
 8005e9c:	e029      	b.n	8005ef2 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth)/9U) + nDay + 4U + year + (year/4U) - (year/100U) + (year/400U) - 2U ) % 7U; 
 8005e9e:	78fa      	ldrb	r2, [r7, #3]
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	005b      	lsls	r3, r3, #1
 8005ea4:	4413      	add	r3, r2
 8005ea6:	00db      	lsls	r3, r3, #3
 8005ea8:	1a9b      	subs	r3, r3, r2
 8005eaa:	4a15      	ldr	r2, [pc, #84]	; (8005f00 <RTC_WeekDayNum+0xe4>)
 8005eac:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb0:	085a      	lsrs	r2, r3, #1
 8005eb2:	78bb      	ldrb	r3, [r7, #2]
 8005eb4:	441a      	add	r2, r3
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	441a      	add	r2, r3
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	089b      	lsrs	r3, r3, #2
 8005ebe:	441a      	add	r2, r3
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	4910      	ldr	r1, [pc, #64]	; (8005f04 <RTC_WeekDayNum+0xe8>)
 8005ec4:	fba1 1303 	umull	r1, r3, r1, r3
 8005ec8:	095b      	lsrs	r3, r3, #5
 8005eca:	1ad2      	subs	r2, r2, r3
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	490d      	ldr	r1, [pc, #52]	; (8005f04 <RTC_WeekDayNum+0xe8>)
 8005ed0:	fba1 1303 	umull	r1, r3, r1, r3
 8005ed4:	09db      	lsrs	r3, r3, #7
 8005ed6:	4413      	add	r3, r2
 8005ed8:	1c9a      	adds	r2, r3, #2
 8005eda:	4b0b      	ldr	r3, [pc, #44]	; (8005f08 <RTC_WeekDayNum+0xec>)
 8005edc:	fba3 1302 	umull	r1, r3, r3, r2
 8005ee0:	1ad1      	subs	r1, r2, r3
 8005ee2:	0849      	lsrs	r1, r1, #1
 8005ee4:	440b      	add	r3, r1
 8005ee6:	0899      	lsrs	r1, r3, #2
 8005ee8:	460b      	mov	r3, r1
 8005eea:	00db      	lsls	r3, r3, #3
 8005eec:	1a5b      	subs	r3, r3, r1
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	b2db      	uxtb	r3, r3
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3714      	adds	r7, #20
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bc80      	pop	{r7}
 8005efe:	4770      	bx	lr
 8005f00:	38e38e39 	.word	0x38e38e39
 8005f04:	51eb851f 	.word	0x51eb851f
 8005f08:	24924925 	.word	0x24924925

08005f0c <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b087      	sub	sp, #28
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
  
  tmp = (uint32_t)BKP_BASE; 
 8005f1c:	4b07      	ldr	r3, [pc, #28]	; (8005f3c <HAL_RTCEx_BKUPWrite+0x30>)
 8005f1e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	009b      	lsls	r3, r3, #2
 8005f24:	697a      	ldr	r2, [r7, #20]
 8005f26:	4413      	add	r3, r2
 8005f28:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	b292      	uxth	r2, r2
 8005f30:	601a      	str	r2, [r3, #0]
}
 8005f32:	bf00      	nop
 8005f34:	371c      	adds	r7, #28
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bc80      	pop	{r7}
 8005f3a:	4770      	bx	lr
 8005f3c:	40006c00 	.word	0x40006c00

08005f40 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to 
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE; 
 8005f52:	4b08      	ldr	r3, [pc, #32]	; (8005f74 <HAL_RTCEx_BKUPRead+0x34>)
 8005f54:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	4413      	add	r3, r2
 8005f5e:	60fb      	str	r3, [r7, #12]
  
  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8005f68:	68bb      	ldr	r3, [r7, #8]
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3714      	adds	r7, #20
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bc80      	pop	{r7}
 8005f72:	4770      	bx	lr
 8005f74:	40006c00 	.word	0x40006c00

08005f78 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b082      	sub	sp, #8
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d101      	bne.n	8005f8a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	e01d      	b.n	8005fc6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d106      	bne.n	8005fa4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f7fc fbf8 	bl	8002794 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2202      	movs	r2, #2
 8005fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	3304      	adds	r3, #4
 8005fb4:	4619      	mov	r1, r3
 8005fb6:	4610      	mov	r0, r2
 8005fb8:	f000 f8f8 	bl	80061ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3708      	adds	r7, #8
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
	...

08005fd0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b082      	sub	sp, #8
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	6839      	ldr	r1, [r7, #0]
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f000 fae8 	bl	80065b8 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a0b      	ldr	r2, [pc, #44]	; (800601c <HAL_TIM_PWM_Start+0x4c>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d107      	bne.n	8006002 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006000:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f042 0201 	orr.w	r2, r2, #1
 8006010:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006012:	2300      	movs	r3, #0
}
 8006014:	4618      	mov	r0, r3
 8006016:	3708      	adds	r7, #8
 8006018:	46bd      	mov	sp, r7
 800601a:	bd80      	pop	{r7, pc}
 800601c:	40012c00 	.word	0x40012c00

08006020 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	60f8      	str	r0, [r7, #12]
 8006028:	60b9      	str	r1, [r7, #8]
 800602a:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006032:	2b01      	cmp	r3, #1
 8006034:	d101      	bne.n	800603a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006036:	2302      	movs	r3, #2
 8006038:	e0b4      	b.n	80061a4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2201      	movs	r2, #1
 800603e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2202      	movs	r2, #2
 8006046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2b0c      	cmp	r3, #12
 800604e:	f200 809f 	bhi.w	8006190 <HAL_TIM_PWM_ConfigChannel+0x170>
 8006052:	a201      	add	r2, pc, #4	; (adr r2, 8006058 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006058:	0800608d 	.word	0x0800608d
 800605c:	08006191 	.word	0x08006191
 8006060:	08006191 	.word	0x08006191
 8006064:	08006191 	.word	0x08006191
 8006068:	080060cd 	.word	0x080060cd
 800606c:	08006191 	.word	0x08006191
 8006070:	08006191 	.word	0x08006191
 8006074:	08006191 	.word	0x08006191
 8006078:	0800610f 	.word	0x0800610f
 800607c:	08006191 	.word	0x08006191
 8006080:	08006191 	.word	0x08006191
 8006084:	08006191 	.word	0x08006191
 8006088:	0800614f 	.word	0x0800614f
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	68b9      	ldr	r1, [r7, #8]
 8006092:	4618      	mov	r0, r3
 8006094:	f000 f8f0 	bl	8006278 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	699a      	ldr	r2, [r3, #24]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f042 0208 	orr.w	r2, r2, #8
 80060a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	699a      	ldr	r2, [r3, #24]
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f022 0204 	bic.w	r2, r2, #4
 80060b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	6999      	ldr	r1, [r3, #24]
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	691a      	ldr	r2, [r3, #16]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	430a      	orrs	r2, r1
 80060c8:	619a      	str	r2, [r3, #24]
    }
    break;
 80060ca:	e062      	b.n	8006192 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	68b9      	ldr	r1, [r7, #8]
 80060d2:	4618      	mov	r0, r3
 80060d4:	f000 f93c 	bl	8006350 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	699a      	ldr	r2, [r3, #24]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	699a      	ldr	r2, [r3, #24]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	6999      	ldr	r1, [r3, #24]
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	691b      	ldr	r3, [r3, #16]
 8006102:	021a      	lsls	r2, r3, #8
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	430a      	orrs	r2, r1
 800610a:	619a      	str	r2, [r3, #24]
    }
    break;
 800610c:	e041      	b.n	8006192 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	68b9      	ldr	r1, [r7, #8]
 8006114:	4618      	mov	r0, r3
 8006116:	f000 f98b 	bl	8006430 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	69da      	ldr	r2, [r3, #28]
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f042 0208 	orr.w	r2, r2, #8
 8006128:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	69da      	ldr	r2, [r3, #28]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f022 0204 	bic.w	r2, r2, #4
 8006138:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	69d9      	ldr	r1, [r3, #28]
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	691a      	ldr	r2, [r3, #16]
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	430a      	orrs	r2, r1
 800614a:	61da      	str	r2, [r3, #28]
    }
    break;
 800614c:	e021      	b.n	8006192 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68b9      	ldr	r1, [r7, #8]
 8006154:	4618      	mov	r0, r3
 8006156:	f000 f9db 	bl	8006510 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	69da      	ldr	r2, [r3, #28]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006168:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	69da      	ldr	r2, [r3, #28]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006178:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	69d9      	ldr	r1, [r3, #28]
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	691b      	ldr	r3, [r3, #16]
 8006184:	021a      	lsls	r2, r3, #8
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	430a      	orrs	r2, r1
 800618c:	61da      	str	r2, [r3, #28]
    }
    break;
 800618e:	e000      	b.n	8006192 <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 8006190:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2201      	movs	r2, #1
 8006196:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2200      	movs	r2, #0
 800619e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3710      	adds	r7, #16
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}

080061ac <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b085      	sub	sp, #20
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80061b6:	2300      	movs	r3, #0
 80061b8:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a2a      	ldr	r2, [pc, #168]	; (800626c <TIM_Base_SetConfig+0xc0>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d00b      	beq.n	80061e0 <TIM_Base_SetConfig+0x34>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061ce:	d007      	beq.n	80061e0 <TIM_Base_SetConfig+0x34>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a27      	ldr	r2, [pc, #156]	; (8006270 <TIM_Base_SetConfig+0xc4>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d003      	beq.n	80061e0 <TIM_Base_SetConfig+0x34>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a26      	ldr	r2, [pc, #152]	; (8006274 <TIM_Base_SetConfig+0xc8>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d108      	bne.n	80061f2 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	68fa      	ldr	r2, [r7, #12]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a1d      	ldr	r2, [pc, #116]	; (800626c <TIM_Base_SetConfig+0xc0>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d00b      	beq.n	8006212 <TIM_Base_SetConfig+0x66>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006200:	d007      	beq.n	8006212 <TIM_Base_SetConfig+0x66>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a1a      	ldr	r2, [pc, #104]	; (8006270 <TIM_Base_SetConfig+0xc4>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d003      	beq.n	8006212 <TIM_Base_SetConfig+0x66>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a19      	ldr	r2, [pc, #100]	; (8006274 <TIM_Base_SetConfig+0xc8>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d108      	bne.n	8006224 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006218:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	68fa      	ldr	r2, [r7, #12]
 8006220:	4313      	orrs	r3, r2
 8006222:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800622a:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	695b      	ldr	r3, [r3, #20]
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	4313      	orrs	r3, r2
 8006234:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	68fa      	ldr	r2, [r7, #12]
 800623a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	689a      	ldr	r2, [r3, #8]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	4a07      	ldr	r2, [pc, #28]	; (800626c <TIM_Base_SetConfig+0xc0>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d103      	bne.n	800625c <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	691a      	ldr	r2, [r3, #16]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	615a      	str	r2, [r3, #20]
}
 8006262:	bf00      	nop
 8006264:	3714      	adds	r7, #20
 8006266:	46bd      	mov	sp, r7
 8006268:	bc80      	pop	{r7}
 800626a:	4770      	bx	lr
 800626c:	40012c00 	.word	0x40012c00
 8006270:	40000400 	.word	0x40000400
 8006274:	40000800 	.word	0x40000800

08006278 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006278:	b480      	push	{r7}
 800627a:	b087      	sub	sp, #28
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
 8006280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8006282:	2300      	movs	r3, #0
 8006284:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8006286:	2300      	movs	r3, #0
 8006288:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800628a:	2300      	movs	r3, #0
 800628c:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a1b      	ldr	r3, [r3, #32]
 8006292:	f023 0201 	bic.w	r2, r3, #1
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a1b      	ldr	r3, [r3, #32]
 800629e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	699b      	ldr	r3, [r3, #24]
 80062aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f023 0303 	bic.w	r3, r3, #3
 80062ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	68fa      	ldr	r2, [r7, #12]
 80062c2:	4313      	orrs	r3, r2
 80062c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	f023 0302 	bic.w	r3, r3, #2
 80062cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	697a      	ldr	r2, [r7, #20]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	4a1c      	ldr	r2, [pc, #112]	; (800634c <TIM_OC1_SetConfig+0xd4>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d10c      	bne.n	80062fa <TIM_OC1_SetConfig+0x82>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	f023 0308 	bic.w	r3, r3, #8
 80062e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	697a      	ldr	r2, [r7, #20]
 80062ee:	4313      	orrs	r3, r2
 80062f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	f023 0304 	bic.w	r3, r3, #4
 80062f8:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a13      	ldr	r2, [pc, #76]	; (800634c <TIM_OC1_SetConfig+0xd4>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d111      	bne.n	8006326 <TIM_OC1_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006308:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006310:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	695b      	ldr	r3, [r3, #20]
 8006316:	693a      	ldr	r2, [r7, #16]
 8006318:	4313      	orrs	r3, r2
 800631a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	699b      	ldr	r3, [r3, #24]
 8006320:	693a      	ldr	r2, [r7, #16]
 8006322:	4313      	orrs	r3, r2
 8006324:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	693a      	ldr	r2, [r7, #16]
 800632a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	68fa      	ldr	r2, [r7, #12]
 8006330:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	685a      	ldr	r2, [r3, #4]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	697a      	ldr	r2, [r7, #20]
 800633e:	621a      	str	r2, [r3, #32]
}
 8006340:	bf00      	nop
 8006342:	371c      	adds	r7, #28
 8006344:	46bd      	mov	sp, r7
 8006346:	bc80      	pop	{r7}
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop
 800634c:	40012c00 	.word	0x40012c00

08006350 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006350:	b480      	push	{r7}
 8006352:	b087      	sub	sp, #28
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800635a:	2300      	movs	r3, #0
 800635c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800635e:	2300      	movs	r3, #0
 8006360:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8006362:	2300      	movs	r3, #0
 8006364:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6a1b      	ldr	r3, [r3, #32]
 800636a:	f023 0210 	bic.w	r2, r3, #16
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6a1b      	ldr	r3, [r3, #32]
 8006376:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	699b      	ldr	r3, [r3, #24]
 8006382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800638a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006392:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	021b      	lsls	r3, r3, #8
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	4313      	orrs	r3, r2
 800639e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	f023 0320 	bic.w	r3, r3, #32
 80063a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	011b      	lsls	r3, r3, #4
 80063ae:	697a      	ldr	r2, [r7, #20]
 80063b0:	4313      	orrs	r3, r2
 80063b2:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	4a1d      	ldr	r2, [pc, #116]	; (800642c <TIM_OC2_SetConfig+0xdc>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d10d      	bne.n	80063d8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	68db      	ldr	r3, [r3, #12]
 80063c8:	011b      	lsls	r3, r3, #4
 80063ca:	697a      	ldr	r2, [r7, #20]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063d6:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	4a14      	ldr	r2, [pc, #80]	; (800642c <TIM_OC2_SetConfig+0xdc>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d113      	bne.n	8006408 <TIM_OC2_SetConfig+0xb8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80063e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80063ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	695b      	ldr	r3, [r3, #20]
 80063f4:	009b      	lsls	r3, r3, #2
 80063f6:	693a      	ldr	r2, [r7, #16]
 80063f8:	4313      	orrs	r3, r2
 80063fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	009b      	lsls	r3, r3, #2
 8006402:	693a      	ldr	r2, [r7, #16]
 8006404:	4313      	orrs	r3, r2
 8006406:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	693a      	ldr	r2, [r7, #16]
 800640c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	68fa      	ldr	r2, [r7, #12]
 8006412:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	685a      	ldr	r2, [r3, #4]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	697a      	ldr	r2, [r7, #20]
 8006420:	621a      	str	r2, [r3, #32]
}
 8006422:	bf00      	nop
 8006424:	371c      	adds	r7, #28
 8006426:	46bd      	mov	sp, r7
 8006428:	bc80      	pop	{r7}
 800642a:	4770      	bx	lr
 800642c:	40012c00 	.word	0x40012c00

08006430 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006430:	b480      	push	{r7}
 8006432:	b087      	sub	sp, #28
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800643a:	2300      	movs	r3, #0
 800643c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800643e:	2300      	movs	r3, #0
 8006440:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8006442:	2300      	movs	r3, #0
 8006444:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6a1b      	ldr	r3, [r3, #32]
 800644a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6a1b      	ldr	r3, [r3, #32]
 8006456:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	69db      	ldr	r3, [r3, #28]
 8006462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800646a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f023 0303 	bic.w	r3, r3, #3
 8006472:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	4313      	orrs	r3, r2
 800647c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006484:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	021b      	lsls	r3, r3, #8
 800648c:	697a      	ldr	r2, [r7, #20]
 800648e:	4313      	orrs	r3, r2
 8006490:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	4a1d      	ldr	r2, [pc, #116]	; (800650c <TIM_OC3_SetConfig+0xdc>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d10d      	bne.n	80064b6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80064a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	021b      	lsls	r3, r3, #8
 80064a8:	697a      	ldr	r2, [r7, #20]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80064b4:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4a14      	ldr	r2, [pc, #80]	; (800650c <TIM_OC3_SetConfig+0xdc>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d113      	bne.n	80064e6 <TIM_OC3_SetConfig+0xb6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80064cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	695b      	ldr	r3, [r3, #20]
 80064d2:	011b      	lsls	r3, r3, #4
 80064d4:	693a      	ldr	r2, [r7, #16]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	699b      	ldr	r3, [r3, #24]
 80064de:	011b      	lsls	r3, r3, #4
 80064e0:	693a      	ldr	r2, [r7, #16]
 80064e2:	4313      	orrs	r3, r2
 80064e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	693a      	ldr	r2, [r7, #16]
 80064ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	68fa      	ldr	r2, [r7, #12]
 80064f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	685a      	ldr	r2, [r3, #4]
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	697a      	ldr	r2, [r7, #20]
 80064fe:	621a      	str	r2, [r3, #32]
}
 8006500:	bf00      	nop
 8006502:	371c      	adds	r7, #28
 8006504:	46bd      	mov	sp, r7
 8006506:	bc80      	pop	{r7}
 8006508:	4770      	bx	lr
 800650a:	bf00      	nop
 800650c:	40012c00 	.word	0x40012c00

08006510 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006510:	b480      	push	{r7}
 8006512:	b087      	sub	sp, #28
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
 8006518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800651a:	2300      	movs	r3, #0
 800651c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800651e:	2300      	movs	r3, #0
 8006520:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8006522:	2300      	movs	r3, #0
 8006524:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a1b      	ldr	r3, [r3, #32]
 800652a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a1b      	ldr	r3, [r3, #32]
 8006536:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	69db      	ldr	r3, [r3, #28]
 8006542:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800654a:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006552:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	021b      	lsls	r3, r3, #8
 800655a:	693a      	ldr	r2, [r7, #16]
 800655c:	4313      	orrs	r3, r2
 800655e:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006566:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	031b      	lsls	r3, r3, #12
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	4313      	orrs	r3, r2
 8006572:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	4a0f      	ldr	r2, [pc, #60]	; (80065b4 <TIM_OC4_SetConfig+0xa4>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d109      	bne.n	8006590 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006582:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	695b      	ldr	r3, [r3, #20]
 8006588:	019b      	lsls	r3, r3, #6
 800658a:	697a      	ldr	r2, [r7, #20]
 800658c:	4313      	orrs	r3, r2
 800658e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	697a      	ldr	r2, [r7, #20]
 8006594:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	693a      	ldr	r2, [r7, #16]
 800659a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	685a      	ldr	r2, [r3, #4]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	68fa      	ldr	r2, [r7, #12]
 80065a8:	621a      	str	r2, [r3, #32]
}
 80065aa:	bf00      	nop
 80065ac:	371c      	adds	r7, #28
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bc80      	pop	{r7}
 80065b2:	4770      	bx	lr
 80065b4:	40012c00 	.word	0x40012c00

080065b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b087      	sub	sp, #28
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80065c4:	2300      	movs	r3, #0
 80065c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80065c8:	2201      	movs	r2, #1
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	fa02 f303 	lsl.w	r3, r2, r3
 80065d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6a1a      	ldr	r2, [r3, #32]
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	43db      	mvns	r3, r3
 80065da:	401a      	ands	r2, r3
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	6a1a      	ldr	r2, [r3, #32]
 80065e4:	6879      	ldr	r1, [r7, #4]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	fa01 f303 	lsl.w	r3, r1, r3
 80065ec:	431a      	orrs	r2, r3
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	621a      	str	r2, [r3, #32]
}
 80065f2:	bf00      	nop
 80065f4:	371c      	adds	r7, #28
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bc80      	pop	{r7}
 80065fa:	4770      	bx	lr

080065fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b083      	sub	sp, #12
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800660c:	2b01      	cmp	r3, #1
 800660e:	d101      	bne.n	8006614 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006610:	2302      	movs	r3, #2
 8006612:	e032      	b.n	800667a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2202      	movs	r2, #2
 8006620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	685a      	ldr	r2, [r3, #4]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006632:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	6859      	ldr	r1, [r3, #4]
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	430a      	orrs	r2, r1
 8006644:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	689a      	ldr	r2, [r3, #8]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006654:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	6899      	ldr	r1, [r3, #8]
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	685a      	ldr	r2, [r3, #4]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	430a      	orrs	r2, r1
 8006666:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2201      	movs	r2, #1
 800666c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006678:	2300      	movs	r3, #0
}
 800667a:	4618      	mov	r0, r3
 800667c:	370c      	adds	r7, #12
 800667e:	46bd      	mov	sp, r7
 8006680:	bc80      	pop	{r7}
 8006682:	4770      	bx	lr

08006684 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d101      	bne.n	8006696 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e03f      	b.n	8006716 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800669c:	b2db      	uxtb	r3, r3
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d106      	bne.n	80066b0 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f7fc f922 	bl	80028f4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2224      	movs	r2, #36	; 0x24
 80066b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	68da      	ldr	r2, [r3, #12]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80066c6:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f000 fa5f 	bl	8006b8c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	691a      	ldr	r2, [r3, #16]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80066dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	695a      	ldr	r2, [r3, #20]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80066ec:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	68da      	ldr	r2, [r3, #12]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066fc:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2200      	movs	r2, #0
 8006702:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2220      	movs	r2, #32
 8006708:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2220      	movs	r2, #32
 8006710:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8006714:	2300      	movs	r3, #0
}
 8006716:	4618      	mov	r0, r3
 8006718:	3708      	adds	r7, #8
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
	...

08006720 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b088      	sub	sp, #32
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	695b      	ldr	r3, [r3, #20]
 800673e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8006740:	2300      	movs	r3, #0
 8006742:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8006744:	2300      	movs	r3, #0
 8006746:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006748:	69fb      	ldr	r3, [r7, #28]
 800674a:	f003 030f 	and.w	r3, r3, #15
 800674e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d10d      	bne.n	8006772 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006756:	69fb      	ldr	r3, [r7, #28]
 8006758:	f003 0320 	and.w	r3, r3, #32
 800675c:	2b00      	cmp	r3, #0
 800675e:	d008      	beq.n	8006772 <HAL_UART_IRQHandler+0x52>
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	f003 0320 	and.w	r3, r3, #32
 8006766:	2b00      	cmp	r3, #0
 8006768:	d003      	beq.n	8006772 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 f98d 	bl	8006a8a <UART_Receive_IT>
      return;
 8006770:	e0cc      	b.n	800690c <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	2b00      	cmp	r3, #0
 8006776:	f000 80ab 	beq.w	80068d0 <HAL_UART_IRQHandler+0x1b0>
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	f003 0301 	and.w	r3, r3, #1
 8006780:	2b00      	cmp	r3, #0
 8006782:	d105      	bne.n	8006790 <HAL_UART_IRQHandler+0x70>
 8006784:	69bb      	ldr	r3, [r7, #24]
 8006786:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800678a:	2b00      	cmp	r3, #0
 800678c:	f000 80a0 	beq.w	80068d0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006790:	69fb      	ldr	r3, [r7, #28]
 8006792:	f003 0301 	and.w	r3, r3, #1
 8006796:	2b00      	cmp	r3, #0
 8006798:	d00a      	beq.n	80067b0 <HAL_UART_IRQHandler+0x90>
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d005      	beq.n	80067b0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067a8:	f043 0201 	orr.w	r2, r3, #1
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067b0:	69fb      	ldr	r3, [r7, #28]
 80067b2:	f003 0304 	and.w	r3, r3, #4
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d00a      	beq.n	80067d0 <HAL_UART_IRQHandler+0xb0>
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	f003 0301 	and.w	r3, r3, #1
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d005      	beq.n	80067d0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067c8:	f043 0202 	orr.w	r2, r3, #2
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067d0:	69fb      	ldr	r3, [r7, #28]
 80067d2:	f003 0302 	and.w	r3, r3, #2
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d00a      	beq.n	80067f0 <HAL_UART_IRQHandler+0xd0>
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	f003 0301 	and.w	r3, r3, #1
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d005      	beq.n	80067f0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067e8:	f043 0204 	orr.w	r2, r3, #4
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067f0:	69fb      	ldr	r3, [r7, #28]
 80067f2:	f003 0308 	and.w	r3, r3, #8
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d00a      	beq.n	8006810 <HAL_UART_IRQHandler+0xf0>
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	f003 0301 	and.w	r3, r3, #1
 8006800:	2b00      	cmp	r3, #0
 8006802:	d005      	beq.n	8006810 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006808:	f043 0208 	orr.w	r2, r3, #8
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006814:	2b00      	cmp	r3, #0
 8006816:	d078      	beq.n	800690a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	f003 0320 	and.w	r3, r3, #32
 800681e:	2b00      	cmp	r3, #0
 8006820:	d007      	beq.n	8006832 <HAL_UART_IRQHandler+0x112>
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	f003 0320 	and.w	r3, r3, #32
 8006828:	2b00      	cmp	r3, #0
 800682a:	d002      	beq.n	8006832 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f000 f92c 	bl	8006a8a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	695b      	ldr	r3, [r3, #20]
 8006838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800683c:	2b00      	cmp	r3, #0
 800683e:	bf14      	ite	ne
 8006840:	2301      	movne	r3, #1
 8006842:	2300      	moveq	r3, #0
 8006844:	b2db      	uxtb	r3, r3
 8006846:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800684c:	f003 0308 	and.w	r3, r3, #8
 8006850:	2b00      	cmp	r3, #0
 8006852:	d102      	bne.n	800685a <HAL_UART_IRQHandler+0x13a>
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d031      	beq.n	80068be <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f000 f877 	bl	800694e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	695b      	ldr	r3, [r3, #20]
 8006866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800686a:	2b00      	cmp	r3, #0
 800686c:	d023      	beq.n	80068b6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	695a      	ldr	r2, [r3, #20]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800687c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006882:	2b00      	cmp	r3, #0
 8006884:	d013      	beq.n	80068ae <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800688a:	4a22      	ldr	r2, [pc, #136]	; (8006914 <HAL_UART_IRQHandler+0x1f4>)
 800688c:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006892:	4618      	mov	r0, r3
 8006894:	f7fd f8f2 	bl	8003a7c <HAL_DMA_Abort_IT>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d016      	beq.n	80068cc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068a4:	687a      	ldr	r2, [r7, #4]
 80068a6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80068a8:	4610      	mov	r0, r2
 80068aa:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068ac:	e00e      	b.n	80068cc <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f000 f844 	bl	800693c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068b4:	e00a      	b.n	80068cc <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 f840 	bl	800693c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068bc:	e006      	b.n	80068cc <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f000 f83c 	bl	800693c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80068ca:	e01e      	b.n	800690a <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068cc:	bf00      	nop
    return;
 80068ce:	e01c      	b.n	800690a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d008      	beq.n	80068ec <HAL_UART_IRQHandler+0x1cc>
 80068da:	69bb      	ldr	r3, [r7, #24]
 80068dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d003      	beq.n	80068ec <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f000 f863 	bl	80069b0 <UART_Transmit_IT>
    return;
 80068ea:	e00f      	b.n	800690c <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d00a      	beq.n	800690c <HAL_UART_IRQHandler+0x1ec>
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d005      	beq.n	800690c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f000 f8aa 	bl	8006a5a <UART_EndTransmit_IT>
    return;
 8006906:	bf00      	nop
 8006908:	e000      	b.n	800690c <HAL_UART_IRQHandler+0x1ec>
    return;
 800690a:	bf00      	nop
  }
}
 800690c:	3720      	adds	r7, #32
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	08006989 	.word	0x08006989

08006918 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8006920:	bf00      	nop
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	bc80      	pop	{r7}
 8006928:	4770      	bx	lr

0800692a <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800692a:	b480      	push	{r7}
 800692c:	b083      	sub	sp, #12
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006932:	bf00      	nop
 8006934:	370c      	adds	r7, #12
 8006936:	46bd      	mov	sp, r7
 8006938:	bc80      	pop	{r7}
 800693a:	4770      	bx	lr

0800693c <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800693c:	b480      	push	{r7}
 800693e:	b083      	sub	sp, #12
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8006944:	bf00      	nop
 8006946:	370c      	adds	r7, #12
 8006948:	46bd      	mov	sp, r7
 800694a:	bc80      	pop	{r7}
 800694c:	4770      	bx	lr

0800694e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800694e:	b480      	push	{r7}
 8006950:	b083      	sub	sp, #12
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	68da      	ldr	r2, [r3, #12]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006964:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	695a      	ldr	r2, [r3, #20]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f022 0201 	bic.w	r2, r2, #1
 8006974:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2220      	movs	r2, #32
 800697a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800697e:	bf00      	nop
 8006980:	370c      	adds	r7, #12
 8006982:	46bd      	mov	sp, r7
 8006984:	bc80      	pop	{r7}
 8006986:	4770      	bx	lr

08006988 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b084      	sub	sp, #16
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006994:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2200      	movs	r2, #0
 800699a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2200      	movs	r2, #0
 80069a0:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80069a2:	68f8      	ldr	r0, [r7, #12]
 80069a4:	f7ff ffca 	bl	800693c <HAL_UART_ErrorCallback>
}
 80069a8:	bf00      	nop
 80069aa:	3710      	adds	r7, #16
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b085      	sub	sp, #20
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	2b21      	cmp	r3, #33	; 0x21
 80069c2:	d144      	bne.n	8006a4e <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069cc:	d11a      	bne.n	8006a04 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a1b      	ldr	r3, [r3, #32]
 80069d2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	881b      	ldrh	r3, [r3, #0]
 80069d8:	461a      	mov	r2, r3
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069e2:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	691b      	ldr	r3, [r3, #16]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d105      	bne.n	80069f8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6a1b      	ldr	r3, [r3, #32]
 80069f0:	1c9a      	adds	r2, r3, #2
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	621a      	str	r2, [r3, #32]
 80069f6:	e00e      	b.n	8006a16 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a1b      	ldr	r3, [r3, #32]
 80069fc:	1c5a      	adds	r2, r3, #1
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	621a      	str	r2, [r3, #32]
 8006a02:	e008      	b.n	8006a16 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6a1b      	ldr	r3, [r3, #32]
 8006a08:	1c59      	adds	r1, r3, #1
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	6211      	str	r1, [r2, #32]
 8006a0e:	781a      	ldrb	r2, [r3, #0]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	3b01      	subs	r3, #1
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	4619      	mov	r1, r3
 8006a24:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d10f      	bne.n	8006a4a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	68da      	ldr	r2, [r3, #12]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a38:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	68da      	ldr	r2, [r3, #12]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a48:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	e000      	b.n	8006a50 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006a4e:	2302      	movs	r3, #2
  }
}
 8006a50:	4618      	mov	r0, r3
 8006a52:	3714      	adds	r7, #20
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bc80      	pop	{r7}
 8006a58:	4770      	bx	lr

08006a5a <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a5a:	b580      	push	{r7, lr}
 8006a5c:	b082      	sub	sp, #8
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	68da      	ldr	r2, [r3, #12]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a70:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2220      	movs	r2, #32
 8006a76:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f7ff ff4c 	bl	8006918 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8006a80:	2300      	movs	r3, #0
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	3708      	adds	r7, #8
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}

08006a8a <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006a8a:	b580      	push	{r7, lr}
 8006a8c:	b084      	sub	sp, #16
 8006a8e:	af00      	add	r7, sp, #0
 8006a90:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	2b22      	cmp	r3, #34	; 0x22
 8006a9c:	d171      	bne.n	8006b82 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aa6:	d123      	bne.n	8006af0 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aac:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	691b      	ldr	r3, [r3, #16]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d10e      	bne.n	8006ad4 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ac2:	b29a      	uxth	r2, r3
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006acc:	1c9a      	adds	r2, r3, #2
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	629a      	str	r2, [r3, #40]	; 0x28
 8006ad2:	e029      	b.n	8006b28 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	b29a      	uxth	r2, r3
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ae8:	1c5a      	adds	r2, r3, #1
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	629a      	str	r2, [r3, #40]	; 0x28
 8006aee:	e01b      	b.n	8006b28 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	691b      	ldr	r3, [r3, #16]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d10a      	bne.n	8006b0e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	6858      	ldr	r0, [r3, #4]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b02:	1c59      	adds	r1, r3, #1
 8006b04:	687a      	ldr	r2, [r7, #4]
 8006b06:	6291      	str	r1, [r2, #40]	; 0x28
 8006b08:	b2c2      	uxtb	r2, r0
 8006b0a:	701a      	strb	r2, [r3, #0]
 8006b0c:	e00c      	b.n	8006b28 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	b2da      	uxtb	r2, r3
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b1a:	1c58      	adds	r0, r3, #1
 8006b1c:	6879      	ldr	r1, [r7, #4]
 8006b1e:	6288      	str	r0, [r1, #40]	; 0x28
 8006b20:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006b24:	b2d2      	uxtb	r2, r2
 8006b26:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	4619      	mov	r1, r3
 8006b36:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d120      	bne.n	8006b7e <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	68da      	ldr	r2, [r3, #12]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f022 0220 	bic.w	r2, r2, #32
 8006b4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68da      	ldr	r2, [r3, #12]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b5a:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	695a      	ldr	r2, [r3, #20]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f022 0201 	bic.w	r2, r2, #1
 8006b6a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2220      	movs	r2, #32
 8006b70:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f7ff fed8 	bl	800692a <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	e002      	b.n	8006b84 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	e000      	b.n	8006b84 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006b82:	2302      	movs	r3, #2
  }
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3710      	adds	r7, #16
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}

08006b8c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b8c:	b5b0      	push	{r4, r5, r7, lr}
 8006b8e:	b084      	sub	sp, #16
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006b94:	2300      	movs	r3, #0
 8006b96:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	691b      	ldr	r3, [r3, #16]
 8006b9e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	68da      	ldr	r2, [r3, #12]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	430a      	orrs	r2, r1
 8006bac:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	689a      	ldr	r2, [r3, #8]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	691b      	ldr	r3, [r3, #16]
 8006bb6:	431a      	orrs	r2, r3
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	695b      	ldr	r3, [r3, #20]
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	68fa      	ldr	r2, [r7, #12]
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006bce:	f023 030c 	bic.w	r3, r3, #12
 8006bd2:	687a      	ldr	r2, [r7, #4]
 8006bd4:	6812      	ldr	r2, [r2, #0]
 8006bd6:	68f9      	ldr	r1, [r7, #12]
 8006bd8:	430b      	orrs	r3, r1
 8006bda:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	695b      	ldr	r3, [r3, #20]
 8006be2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	699a      	ldr	r2, [r3, #24]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	430a      	orrs	r2, r1
 8006bf0:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a6f      	ldr	r2, [pc, #444]	; (8006db4 <UART_SetConfig+0x228>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d16b      	bne.n	8006cd4 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006bfc:	f7fe fc50 	bl	80054a0 <HAL_RCC_GetPCLK2Freq>
 8006c00:	4602      	mov	r2, r0
 8006c02:	4613      	mov	r3, r2
 8006c04:	009b      	lsls	r3, r3, #2
 8006c06:	4413      	add	r3, r2
 8006c08:	009a      	lsls	r2, r3, #2
 8006c0a:	441a      	add	r2, r3
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	009b      	lsls	r3, r3, #2
 8006c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c16:	4a68      	ldr	r2, [pc, #416]	; (8006db8 <UART_SetConfig+0x22c>)
 8006c18:	fba2 2303 	umull	r2, r3, r2, r3
 8006c1c:	095b      	lsrs	r3, r3, #5
 8006c1e:	011c      	lsls	r4, r3, #4
 8006c20:	f7fe fc3e 	bl	80054a0 <HAL_RCC_GetPCLK2Freq>
 8006c24:	4602      	mov	r2, r0
 8006c26:	4613      	mov	r3, r2
 8006c28:	009b      	lsls	r3, r3, #2
 8006c2a:	4413      	add	r3, r2
 8006c2c:	009a      	lsls	r2, r3, #2
 8006c2e:	441a      	add	r2, r3
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	009b      	lsls	r3, r3, #2
 8006c36:	fbb2 f5f3 	udiv	r5, r2, r3
 8006c3a:	f7fe fc31 	bl	80054a0 <HAL_RCC_GetPCLK2Freq>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	4613      	mov	r3, r2
 8006c42:	009b      	lsls	r3, r3, #2
 8006c44:	4413      	add	r3, r2
 8006c46:	009a      	lsls	r2, r3, #2
 8006c48:	441a      	add	r2, r3
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	009b      	lsls	r3, r3, #2
 8006c50:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c54:	4a58      	ldr	r2, [pc, #352]	; (8006db8 <UART_SetConfig+0x22c>)
 8006c56:	fba2 2303 	umull	r2, r3, r2, r3
 8006c5a:	095b      	lsrs	r3, r3, #5
 8006c5c:	2264      	movs	r2, #100	; 0x64
 8006c5e:	fb02 f303 	mul.w	r3, r2, r3
 8006c62:	1aeb      	subs	r3, r5, r3
 8006c64:	011b      	lsls	r3, r3, #4
 8006c66:	3332      	adds	r3, #50	; 0x32
 8006c68:	4a53      	ldr	r2, [pc, #332]	; (8006db8 <UART_SetConfig+0x22c>)
 8006c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c6e:	095b      	lsrs	r3, r3, #5
 8006c70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c74:	441c      	add	r4, r3
 8006c76:	f7fe fc13 	bl	80054a0 <HAL_RCC_GetPCLK2Freq>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	4613      	mov	r3, r2
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	4413      	add	r3, r2
 8006c82:	009a      	lsls	r2, r3, #2
 8006c84:	441a      	add	r2, r3
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	009b      	lsls	r3, r3, #2
 8006c8c:	fbb2 f5f3 	udiv	r5, r2, r3
 8006c90:	f7fe fc06 	bl	80054a0 <HAL_RCC_GetPCLK2Freq>
 8006c94:	4602      	mov	r2, r0
 8006c96:	4613      	mov	r3, r2
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	4413      	add	r3, r2
 8006c9c:	009a      	lsls	r2, r3, #2
 8006c9e:	441a      	add	r2, r3
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	009b      	lsls	r3, r3, #2
 8006ca6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006caa:	4a43      	ldr	r2, [pc, #268]	; (8006db8 <UART_SetConfig+0x22c>)
 8006cac:	fba2 2303 	umull	r2, r3, r2, r3
 8006cb0:	095b      	lsrs	r3, r3, #5
 8006cb2:	2264      	movs	r2, #100	; 0x64
 8006cb4:	fb02 f303 	mul.w	r3, r2, r3
 8006cb8:	1aeb      	subs	r3, r5, r3
 8006cba:	011b      	lsls	r3, r3, #4
 8006cbc:	3332      	adds	r3, #50	; 0x32
 8006cbe:	4a3e      	ldr	r2, [pc, #248]	; (8006db8 <UART_SetConfig+0x22c>)
 8006cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8006cc4:	095b      	lsrs	r3, r3, #5
 8006cc6:	f003 020f 	and.w	r2, r3, #15
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4422      	add	r2, r4
 8006cd0:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8006cd2:	e06a      	b.n	8006daa <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006cd4:	f7fe fbd0 	bl	8005478 <HAL_RCC_GetPCLK1Freq>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	4613      	mov	r3, r2
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	4413      	add	r3, r2
 8006ce0:	009a      	lsls	r2, r3, #2
 8006ce2:	441a      	add	r2, r3
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cee:	4a32      	ldr	r2, [pc, #200]	; (8006db8 <UART_SetConfig+0x22c>)
 8006cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf4:	095b      	lsrs	r3, r3, #5
 8006cf6:	011c      	lsls	r4, r3, #4
 8006cf8:	f7fe fbbe 	bl	8005478 <HAL_RCC_GetPCLK1Freq>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	4613      	mov	r3, r2
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	4413      	add	r3, r2
 8006d04:	009a      	lsls	r2, r3, #2
 8006d06:	441a      	add	r2, r3
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	fbb2 f5f3 	udiv	r5, r2, r3
 8006d12:	f7fe fbb1 	bl	8005478 <HAL_RCC_GetPCLK1Freq>
 8006d16:	4602      	mov	r2, r0
 8006d18:	4613      	mov	r3, r2
 8006d1a:	009b      	lsls	r3, r3, #2
 8006d1c:	4413      	add	r3, r2
 8006d1e:	009a      	lsls	r2, r3, #2
 8006d20:	441a      	add	r2, r3
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	009b      	lsls	r3, r3, #2
 8006d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d2c:	4a22      	ldr	r2, [pc, #136]	; (8006db8 <UART_SetConfig+0x22c>)
 8006d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8006d32:	095b      	lsrs	r3, r3, #5
 8006d34:	2264      	movs	r2, #100	; 0x64
 8006d36:	fb02 f303 	mul.w	r3, r2, r3
 8006d3a:	1aeb      	subs	r3, r5, r3
 8006d3c:	011b      	lsls	r3, r3, #4
 8006d3e:	3332      	adds	r3, #50	; 0x32
 8006d40:	4a1d      	ldr	r2, [pc, #116]	; (8006db8 <UART_SetConfig+0x22c>)
 8006d42:	fba2 2303 	umull	r2, r3, r2, r3
 8006d46:	095b      	lsrs	r3, r3, #5
 8006d48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d4c:	441c      	add	r4, r3
 8006d4e:	f7fe fb93 	bl	8005478 <HAL_RCC_GetPCLK1Freq>
 8006d52:	4602      	mov	r2, r0
 8006d54:	4613      	mov	r3, r2
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	4413      	add	r3, r2
 8006d5a:	009a      	lsls	r2, r3, #2
 8006d5c:	441a      	add	r2, r3
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	009b      	lsls	r3, r3, #2
 8006d64:	fbb2 f5f3 	udiv	r5, r2, r3
 8006d68:	f7fe fb86 	bl	8005478 <HAL_RCC_GetPCLK1Freq>
 8006d6c:	4602      	mov	r2, r0
 8006d6e:	4613      	mov	r3, r2
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	4413      	add	r3, r2
 8006d74:	009a      	lsls	r2, r3, #2
 8006d76:	441a      	add	r2, r3
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	009b      	lsls	r3, r3, #2
 8006d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d82:	4a0d      	ldr	r2, [pc, #52]	; (8006db8 <UART_SetConfig+0x22c>)
 8006d84:	fba2 2303 	umull	r2, r3, r2, r3
 8006d88:	095b      	lsrs	r3, r3, #5
 8006d8a:	2264      	movs	r2, #100	; 0x64
 8006d8c:	fb02 f303 	mul.w	r3, r2, r3
 8006d90:	1aeb      	subs	r3, r5, r3
 8006d92:	011b      	lsls	r3, r3, #4
 8006d94:	3332      	adds	r3, #50	; 0x32
 8006d96:	4a08      	ldr	r2, [pc, #32]	; (8006db8 <UART_SetConfig+0x22c>)
 8006d98:	fba2 2303 	umull	r2, r3, r2, r3
 8006d9c:	095b      	lsrs	r3, r3, #5
 8006d9e:	f003 020f 	and.w	r2, r3, #15
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4422      	add	r2, r4
 8006da8:	609a      	str	r2, [r3, #8]
}
 8006daa:	bf00      	nop
 8006dac:	3710      	adds	r7, #16
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bdb0      	pop	{r4, r5, r7, pc}
 8006db2:	bf00      	nop
 8006db4:	40013800 	.word	0x40013800
 8006db8:	51eb851f 	.word	0x51eb851f

08006dbc <atoi>:
 8006dbc:	220a      	movs	r2, #10
 8006dbe:	2100      	movs	r1, #0
 8006dc0:	f001 bda0 	b.w	8008904 <strtol>

08006dc4 <__errno>:
 8006dc4:	4b01      	ldr	r3, [pc, #4]	; (8006dcc <__errno+0x8>)
 8006dc6:	6818      	ldr	r0, [r3, #0]
 8006dc8:	4770      	bx	lr
 8006dca:	bf00      	nop
 8006dcc:	20000024 	.word	0x20000024

08006dd0 <__libc_init_array>:
 8006dd0:	b570      	push	{r4, r5, r6, lr}
 8006dd2:	2500      	movs	r5, #0
 8006dd4:	4e0c      	ldr	r6, [pc, #48]	; (8006e08 <__libc_init_array+0x38>)
 8006dd6:	4c0d      	ldr	r4, [pc, #52]	; (8006e0c <__libc_init_array+0x3c>)
 8006dd8:	1ba4      	subs	r4, r4, r6
 8006dda:	10a4      	asrs	r4, r4, #2
 8006ddc:	42a5      	cmp	r5, r4
 8006dde:	d109      	bne.n	8006df4 <__libc_init_array+0x24>
 8006de0:	f003 fdac 	bl	800a93c <_init>
 8006de4:	2500      	movs	r5, #0
 8006de6:	4e0a      	ldr	r6, [pc, #40]	; (8006e10 <__libc_init_array+0x40>)
 8006de8:	4c0a      	ldr	r4, [pc, #40]	; (8006e14 <__libc_init_array+0x44>)
 8006dea:	1ba4      	subs	r4, r4, r6
 8006dec:	10a4      	asrs	r4, r4, #2
 8006dee:	42a5      	cmp	r5, r4
 8006df0:	d105      	bne.n	8006dfe <__libc_init_array+0x2e>
 8006df2:	bd70      	pop	{r4, r5, r6, pc}
 8006df4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006df8:	4798      	blx	r3
 8006dfa:	3501      	adds	r5, #1
 8006dfc:	e7ee      	b.n	8006ddc <__libc_init_array+0xc>
 8006dfe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006e02:	4798      	blx	r3
 8006e04:	3501      	adds	r5, #1
 8006e06:	e7f2      	b.n	8006dee <__libc_init_array+0x1e>
 8006e08:	0800b3d8 	.word	0x0800b3d8
 8006e0c:	0800b3d8 	.word	0x0800b3d8
 8006e10:	0800b3d8 	.word	0x0800b3d8
 8006e14:	0800b3dc 	.word	0x0800b3dc

08006e18 <memcpy>:
 8006e18:	b510      	push	{r4, lr}
 8006e1a:	1e43      	subs	r3, r0, #1
 8006e1c:	440a      	add	r2, r1
 8006e1e:	4291      	cmp	r1, r2
 8006e20:	d100      	bne.n	8006e24 <memcpy+0xc>
 8006e22:	bd10      	pop	{r4, pc}
 8006e24:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e2c:	e7f7      	b.n	8006e1e <memcpy+0x6>

08006e2e <memmove>:
 8006e2e:	4288      	cmp	r0, r1
 8006e30:	b510      	push	{r4, lr}
 8006e32:	eb01 0302 	add.w	r3, r1, r2
 8006e36:	d807      	bhi.n	8006e48 <memmove+0x1a>
 8006e38:	1e42      	subs	r2, r0, #1
 8006e3a:	4299      	cmp	r1, r3
 8006e3c:	d00a      	beq.n	8006e54 <memmove+0x26>
 8006e3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e42:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006e46:	e7f8      	b.n	8006e3a <memmove+0xc>
 8006e48:	4283      	cmp	r3, r0
 8006e4a:	d9f5      	bls.n	8006e38 <memmove+0xa>
 8006e4c:	1881      	adds	r1, r0, r2
 8006e4e:	1ad2      	subs	r2, r2, r3
 8006e50:	42d3      	cmn	r3, r2
 8006e52:	d100      	bne.n	8006e56 <memmove+0x28>
 8006e54:	bd10      	pop	{r4, pc}
 8006e56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006e5a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006e5e:	e7f7      	b.n	8006e50 <memmove+0x22>

08006e60 <memset>:
 8006e60:	4603      	mov	r3, r0
 8006e62:	4402      	add	r2, r0
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d100      	bne.n	8006e6a <memset+0xa>
 8006e68:	4770      	bx	lr
 8006e6a:	f803 1b01 	strb.w	r1, [r3], #1
 8006e6e:	e7f9      	b.n	8006e64 <memset+0x4>

08006e70 <__cvt>:
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e76:	461e      	mov	r6, r3
 8006e78:	bfbb      	ittet	lt
 8006e7a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006e7e:	461e      	movlt	r6, r3
 8006e80:	2300      	movge	r3, #0
 8006e82:	232d      	movlt	r3, #45	; 0x2d
 8006e84:	b088      	sub	sp, #32
 8006e86:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006e88:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8006e8c:	f027 0720 	bic.w	r7, r7, #32
 8006e90:	2f46      	cmp	r7, #70	; 0x46
 8006e92:	4614      	mov	r4, r2
 8006e94:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006e96:	700b      	strb	r3, [r1, #0]
 8006e98:	d004      	beq.n	8006ea4 <__cvt+0x34>
 8006e9a:	2f45      	cmp	r7, #69	; 0x45
 8006e9c:	d100      	bne.n	8006ea0 <__cvt+0x30>
 8006e9e:	3501      	adds	r5, #1
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	e000      	b.n	8006ea6 <__cvt+0x36>
 8006ea4:	2303      	movs	r3, #3
 8006ea6:	aa07      	add	r2, sp, #28
 8006ea8:	9204      	str	r2, [sp, #16]
 8006eaa:	aa06      	add	r2, sp, #24
 8006eac:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006eb0:	e9cd 3500 	strd	r3, r5, [sp]
 8006eb4:	4622      	mov	r2, r4
 8006eb6:	4633      	mov	r3, r6
 8006eb8:	f001 fdca 	bl	8008a50 <_dtoa_r>
 8006ebc:	2f47      	cmp	r7, #71	; 0x47
 8006ebe:	4680      	mov	r8, r0
 8006ec0:	d102      	bne.n	8006ec8 <__cvt+0x58>
 8006ec2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ec4:	07db      	lsls	r3, r3, #31
 8006ec6:	d526      	bpl.n	8006f16 <__cvt+0xa6>
 8006ec8:	2f46      	cmp	r7, #70	; 0x46
 8006eca:	eb08 0905 	add.w	r9, r8, r5
 8006ece:	d111      	bne.n	8006ef4 <__cvt+0x84>
 8006ed0:	f898 3000 	ldrb.w	r3, [r8]
 8006ed4:	2b30      	cmp	r3, #48	; 0x30
 8006ed6:	d10a      	bne.n	8006eee <__cvt+0x7e>
 8006ed8:	2200      	movs	r2, #0
 8006eda:	2300      	movs	r3, #0
 8006edc:	4620      	mov	r0, r4
 8006ede:	4631      	mov	r1, r6
 8006ee0:	f7f9 fd62 	bl	80009a8 <__aeabi_dcmpeq>
 8006ee4:	b918      	cbnz	r0, 8006eee <__cvt+0x7e>
 8006ee6:	f1c5 0501 	rsb	r5, r5, #1
 8006eea:	f8ca 5000 	str.w	r5, [sl]
 8006eee:	f8da 3000 	ldr.w	r3, [sl]
 8006ef2:	4499      	add	r9, r3
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	4620      	mov	r0, r4
 8006efa:	4631      	mov	r1, r6
 8006efc:	f7f9 fd54 	bl	80009a8 <__aeabi_dcmpeq>
 8006f00:	b938      	cbnz	r0, 8006f12 <__cvt+0xa2>
 8006f02:	2230      	movs	r2, #48	; 0x30
 8006f04:	9b07      	ldr	r3, [sp, #28]
 8006f06:	454b      	cmp	r3, r9
 8006f08:	d205      	bcs.n	8006f16 <__cvt+0xa6>
 8006f0a:	1c59      	adds	r1, r3, #1
 8006f0c:	9107      	str	r1, [sp, #28]
 8006f0e:	701a      	strb	r2, [r3, #0]
 8006f10:	e7f8      	b.n	8006f04 <__cvt+0x94>
 8006f12:	f8cd 901c 	str.w	r9, [sp, #28]
 8006f16:	4640      	mov	r0, r8
 8006f18:	9b07      	ldr	r3, [sp, #28]
 8006f1a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006f1c:	eba3 0308 	sub.w	r3, r3, r8
 8006f20:	6013      	str	r3, [r2, #0]
 8006f22:	b008      	add	sp, #32
 8006f24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006f28 <__exponent>:
 8006f28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f2a:	2900      	cmp	r1, #0
 8006f2c:	bfb4      	ite	lt
 8006f2e:	232d      	movlt	r3, #45	; 0x2d
 8006f30:	232b      	movge	r3, #43	; 0x2b
 8006f32:	4604      	mov	r4, r0
 8006f34:	bfb8      	it	lt
 8006f36:	4249      	neglt	r1, r1
 8006f38:	2909      	cmp	r1, #9
 8006f3a:	f804 2b02 	strb.w	r2, [r4], #2
 8006f3e:	7043      	strb	r3, [r0, #1]
 8006f40:	dd21      	ble.n	8006f86 <__exponent+0x5e>
 8006f42:	f10d 0307 	add.w	r3, sp, #7
 8006f46:	461f      	mov	r7, r3
 8006f48:	260a      	movs	r6, #10
 8006f4a:	fb91 f5f6 	sdiv	r5, r1, r6
 8006f4e:	fb06 1115 	mls	r1, r6, r5, r1
 8006f52:	2d09      	cmp	r5, #9
 8006f54:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8006f58:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006f5c:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8006f60:	4629      	mov	r1, r5
 8006f62:	dc09      	bgt.n	8006f78 <__exponent+0x50>
 8006f64:	3130      	adds	r1, #48	; 0x30
 8006f66:	3b02      	subs	r3, #2
 8006f68:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006f6c:	42bb      	cmp	r3, r7
 8006f6e:	4622      	mov	r2, r4
 8006f70:	d304      	bcc.n	8006f7c <__exponent+0x54>
 8006f72:	1a10      	subs	r0, r2, r0
 8006f74:	b003      	add	sp, #12
 8006f76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f78:	4613      	mov	r3, r2
 8006f7a:	e7e6      	b.n	8006f4a <__exponent+0x22>
 8006f7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f80:	f804 2b01 	strb.w	r2, [r4], #1
 8006f84:	e7f2      	b.n	8006f6c <__exponent+0x44>
 8006f86:	2330      	movs	r3, #48	; 0x30
 8006f88:	4419      	add	r1, r3
 8006f8a:	7083      	strb	r3, [r0, #2]
 8006f8c:	1d02      	adds	r2, r0, #4
 8006f8e:	70c1      	strb	r1, [r0, #3]
 8006f90:	e7ef      	b.n	8006f72 <__exponent+0x4a>
	...

08006f94 <_printf_float>:
 8006f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f98:	b091      	sub	sp, #68	; 0x44
 8006f9a:	460c      	mov	r4, r1
 8006f9c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8006f9e:	4693      	mov	fp, r2
 8006fa0:	461e      	mov	r6, r3
 8006fa2:	4605      	mov	r5, r0
 8006fa4:	f002 fe36 	bl	8009c14 <_localeconv_r>
 8006fa8:	6803      	ldr	r3, [r0, #0]
 8006faa:	4618      	mov	r0, r3
 8006fac:	9309      	str	r3, [sp, #36]	; 0x24
 8006fae:	f7f9 f8cf 	bl	8000150 <strlen>
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	930e      	str	r3, [sp, #56]	; 0x38
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	900a      	str	r0, [sp, #40]	; 0x28
 8006fba:	3307      	adds	r3, #7
 8006fbc:	f023 0307 	bic.w	r3, r3, #7
 8006fc0:	f103 0208 	add.w	r2, r3, #8
 8006fc4:	f894 8018 	ldrb.w	r8, [r4, #24]
 8006fc8:	f8d4 a000 	ldr.w	sl, [r4]
 8006fcc:	603a      	str	r2, [r7, #0]
 8006fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006fd6:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8006fda:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006fde:	930b      	str	r3, [sp, #44]	; 0x2c
 8006fe0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006fe4:	4ba6      	ldr	r3, [pc, #664]	; (8007280 <_printf_float+0x2ec>)
 8006fe6:	4638      	mov	r0, r7
 8006fe8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006fea:	f7f9 fd0f 	bl	8000a0c <__aeabi_dcmpun>
 8006fee:	bb68      	cbnz	r0, 800704c <_printf_float+0xb8>
 8006ff0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006ff4:	4ba2      	ldr	r3, [pc, #648]	; (8007280 <_printf_float+0x2ec>)
 8006ff6:	4638      	mov	r0, r7
 8006ff8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ffa:	f7f9 fce9 	bl	80009d0 <__aeabi_dcmple>
 8006ffe:	bb28      	cbnz	r0, 800704c <_printf_float+0xb8>
 8007000:	2200      	movs	r2, #0
 8007002:	2300      	movs	r3, #0
 8007004:	4638      	mov	r0, r7
 8007006:	4649      	mov	r1, r9
 8007008:	f7f9 fcd8 	bl	80009bc <__aeabi_dcmplt>
 800700c:	b110      	cbz	r0, 8007014 <_printf_float+0x80>
 800700e:	232d      	movs	r3, #45	; 0x2d
 8007010:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007014:	4f9b      	ldr	r7, [pc, #620]	; (8007284 <_printf_float+0x2f0>)
 8007016:	4b9c      	ldr	r3, [pc, #624]	; (8007288 <_printf_float+0x2f4>)
 8007018:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800701c:	bf98      	it	ls
 800701e:	461f      	movls	r7, r3
 8007020:	2303      	movs	r3, #3
 8007022:	f04f 0900 	mov.w	r9, #0
 8007026:	6123      	str	r3, [r4, #16]
 8007028:	f02a 0304 	bic.w	r3, sl, #4
 800702c:	6023      	str	r3, [r4, #0]
 800702e:	9600      	str	r6, [sp, #0]
 8007030:	465b      	mov	r3, fp
 8007032:	aa0f      	add	r2, sp, #60	; 0x3c
 8007034:	4621      	mov	r1, r4
 8007036:	4628      	mov	r0, r5
 8007038:	f000 f9e2 	bl	8007400 <_printf_common>
 800703c:	3001      	adds	r0, #1
 800703e:	f040 8090 	bne.w	8007162 <_printf_float+0x1ce>
 8007042:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007046:	b011      	add	sp, #68	; 0x44
 8007048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800704c:	463a      	mov	r2, r7
 800704e:	464b      	mov	r3, r9
 8007050:	4638      	mov	r0, r7
 8007052:	4649      	mov	r1, r9
 8007054:	f7f9 fcda 	bl	8000a0c <__aeabi_dcmpun>
 8007058:	b110      	cbz	r0, 8007060 <_printf_float+0xcc>
 800705a:	4f8c      	ldr	r7, [pc, #560]	; (800728c <_printf_float+0x2f8>)
 800705c:	4b8c      	ldr	r3, [pc, #560]	; (8007290 <_printf_float+0x2fc>)
 800705e:	e7db      	b.n	8007018 <_printf_float+0x84>
 8007060:	6863      	ldr	r3, [r4, #4]
 8007062:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8007066:	1c59      	adds	r1, r3, #1
 8007068:	a80d      	add	r0, sp, #52	; 0x34
 800706a:	a90e      	add	r1, sp, #56	; 0x38
 800706c:	d140      	bne.n	80070f0 <_printf_float+0x15c>
 800706e:	2306      	movs	r3, #6
 8007070:	6063      	str	r3, [r4, #4]
 8007072:	f04f 0c00 	mov.w	ip, #0
 8007076:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800707a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800707e:	6863      	ldr	r3, [r4, #4]
 8007080:	6022      	str	r2, [r4, #0]
 8007082:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8007086:	9300      	str	r3, [sp, #0]
 8007088:	463a      	mov	r2, r7
 800708a:	464b      	mov	r3, r9
 800708c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8007090:	4628      	mov	r0, r5
 8007092:	f7ff feed 	bl	8006e70 <__cvt>
 8007096:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800709a:	2b47      	cmp	r3, #71	; 0x47
 800709c:	4607      	mov	r7, r0
 800709e:	d109      	bne.n	80070b4 <_printf_float+0x120>
 80070a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070a2:	1cd8      	adds	r0, r3, #3
 80070a4:	db02      	blt.n	80070ac <_printf_float+0x118>
 80070a6:	6862      	ldr	r2, [r4, #4]
 80070a8:	4293      	cmp	r3, r2
 80070aa:	dd47      	ble.n	800713c <_printf_float+0x1a8>
 80070ac:	f1a8 0802 	sub.w	r8, r8, #2
 80070b0:	fa5f f888 	uxtb.w	r8, r8
 80070b4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80070b8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80070ba:	d824      	bhi.n	8007106 <_printf_float+0x172>
 80070bc:	3901      	subs	r1, #1
 80070be:	4642      	mov	r2, r8
 80070c0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80070c4:	910d      	str	r1, [sp, #52]	; 0x34
 80070c6:	f7ff ff2f 	bl	8006f28 <__exponent>
 80070ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80070cc:	4681      	mov	r9, r0
 80070ce:	1813      	adds	r3, r2, r0
 80070d0:	2a01      	cmp	r2, #1
 80070d2:	6123      	str	r3, [r4, #16]
 80070d4:	dc02      	bgt.n	80070dc <_printf_float+0x148>
 80070d6:	6822      	ldr	r2, [r4, #0]
 80070d8:	07d1      	lsls	r1, r2, #31
 80070da:	d501      	bpl.n	80070e0 <_printf_float+0x14c>
 80070dc:	3301      	adds	r3, #1
 80070de:	6123      	str	r3, [r4, #16]
 80070e0:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d0a2      	beq.n	800702e <_printf_float+0x9a>
 80070e8:	232d      	movs	r3, #45	; 0x2d
 80070ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070ee:	e79e      	b.n	800702e <_printf_float+0x9a>
 80070f0:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80070f4:	f000 816e 	beq.w	80073d4 <_printf_float+0x440>
 80070f8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80070fc:	d1b9      	bne.n	8007072 <_printf_float+0xde>
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d1b7      	bne.n	8007072 <_printf_float+0xde>
 8007102:	2301      	movs	r3, #1
 8007104:	e7b4      	b.n	8007070 <_printf_float+0xdc>
 8007106:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800710a:	d119      	bne.n	8007140 <_printf_float+0x1ac>
 800710c:	2900      	cmp	r1, #0
 800710e:	6863      	ldr	r3, [r4, #4]
 8007110:	dd0c      	ble.n	800712c <_printf_float+0x198>
 8007112:	6121      	str	r1, [r4, #16]
 8007114:	b913      	cbnz	r3, 800711c <_printf_float+0x188>
 8007116:	6822      	ldr	r2, [r4, #0]
 8007118:	07d2      	lsls	r2, r2, #31
 800711a:	d502      	bpl.n	8007122 <_printf_float+0x18e>
 800711c:	3301      	adds	r3, #1
 800711e:	440b      	add	r3, r1
 8007120:	6123      	str	r3, [r4, #16]
 8007122:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007124:	f04f 0900 	mov.w	r9, #0
 8007128:	65a3      	str	r3, [r4, #88]	; 0x58
 800712a:	e7d9      	b.n	80070e0 <_printf_float+0x14c>
 800712c:	b913      	cbnz	r3, 8007134 <_printf_float+0x1a0>
 800712e:	6822      	ldr	r2, [r4, #0]
 8007130:	07d0      	lsls	r0, r2, #31
 8007132:	d501      	bpl.n	8007138 <_printf_float+0x1a4>
 8007134:	3302      	adds	r3, #2
 8007136:	e7f3      	b.n	8007120 <_printf_float+0x18c>
 8007138:	2301      	movs	r3, #1
 800713a:	e7f1      	b.n	8007120 <_printf_float+0x18c>
 800713c:	f04f 0867 	mov.w	r8, #103	; 0x67
 8007140:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8007144:	4293      	cmp	r3, r2
 8007146:	db05      	blt.n	8007154 <_printf_float+0x1c0>
 8007148:	6822      	ldr	r2, [r4, #0]
 800714a:	6123      	str	r3, [r4, #16]
 800714c:	07d1      	lsls	r1, r2, #31
 800714e:	d5e8      	bpl.n	8007122 <_printf_float+0x18e>
 8007150:	3301      	adds	r3, #1
 8007152:	e7e5      	b.n	8007120 <_printf_float+0x18c>
 8007154:	2b00      	cmp	r3, #0
 8007156:	bfcc      	ite	gt
 8007158:	2301      	movgt	r3, #1
 800715a:	f1c3 0302 	rsble	r3, r3, #2
 800715e:	4413      	add	r3, r2
 8007160:	e7de      	b.n	8007120 <_printf_float+0x18c>
 8007162:	6823      	ldr	r3, [r4, #0]
 8007164:	055a      	lsls	r2, r3, #21
 8007166:	d407      	bmi.n	8007178 <_printf_float+0x1e4>
 8007168:	6923      	ldr	r3, [r4, #16]
 800716a:	463a      	mov	r2, r7
 800716c:	4659      	mov	r1, fp
 800716e:	4628      	mov	r0, r5
 8007170:	47b0      	blx	r6
 8007172:	3001      	adds	r0, #1
 8007174:	d129      	bne.n	80071ca <_printf_float+0x236>
 8007176:	e764      	b.n	8007042 <_printf_float+0xae>
 8007178:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800717c:	f240 80d7 	bls.w	800732e <_printf_float+0x39a>
 8007180:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007184:	2200      	movs	r2, #0
 8007186:	2300      	movs	r3, #0
 8007188:	f7f9 fc0e 	bl	80009a8 <__aeabi_dcmpeq>
 800718c:	b388      	cbz	r0, 80071f2 <_printf_float+0x25e>
 800718e:	2301      	movs	r3, #1
 8007190:	4a40      	ldr	r2, [pc, #256]	; (8007294 <_printf_float+0x300>)
 8007192:	4659      	mov	r1, fp
 8007194:	4628      	mov	r0, r5
 8007196:	47b0      	blx	r6
 8007198:	3001      	adds	r0, #1
 800719a:	f43f af52 	beq.w	8007042 <_printf_float+0xae>
 800719e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80071a2:	429a      	cmp	r2, r3
 80071a4:	db02      	blt.n	80071ac <_printf_float+0x218>
 80071a6:	6823      	ldr	r3, [r4, #0]
 80071a8:	07d8      	lsls	r0, r3, #31
 80071aa:	d50e      	bpl.n	80071ca <_printf_float+0x236>
 80071ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071b0:	4659      	mov	r1, fp
 80071b2:	4628      	mov	r0, r5
 80071b4:	47b0      	blx	r6
 80071b6:	3001      	adds	r0, #1
 80071b8:	f43f af43 	beq.w	8007042 <_printf_float+0xae>
 80071bc:	2700      	movs	r7, #0
 80071be:	f104 081a 	add.w	r8, r4, #26
 80071c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071c4:	3b01      	subs	r3, #1
 80071c6:	42bb      	cmp	r3, r7
 80071c8:	dc09      	bgt.n	80071de <_printf_float+0x24a>
 80071ca:	6823      	ldr	r3, [r4, #0]
 80071cc:	079f      	lsls	r7, r3, #30
 80071ce:	f100 80fd 	bmi.w	80073cc <_printf_float+0x438>
 80071d2:	68e0      	ldr	r0, [r4, #12]
 80071d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80071d6:	4298      	cmp	r0, r3
 80071d8:	bfb8      	it	lt
 80071da:	4618      	movlt	r0, r3
 80071dc:	e733      	b.n	8007046 <_printf_float+0xb2>
 80071de:	2301      	movs	r3, #1
 80071e0:	4642      	mov	r2, r8
 80071e2:	4659      	mov	r1, fp
 80071e4:	4628      	mov	r0, r5
 80071e6:	47b0      	blx	r6
 80071e8:	3001      	adds	r0, #1
 80071ea:	f43f af2a 	beq.w	8007042 <_printf_float+0xae>
 80071ee:	3701      	adds	r7, #1
 80071f0:	e7e7      	b.n	80071c2 <_printf_float+0x22e>
 80071f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	dc2b      	bgt.n	8007250 <_printf_float+0x2bc>
 80071f8:	2301      	movs	r3, #1
 80071fa:	4a26      	ldr	r2, [pc, #152]	; (8007294 <_printf_float+0x300>)
 80071fc:	4659      	mov	r1, fp
 80071fe:	4628      	mov	r0, r5
 8007200:	47b0      	blx	r6
 8007202:	3001      	adds	r0, #1
 8007204:	f43f af1d 	beq.w	8007042 <_printf_float+0xae>
 8007208:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800720a:	b923      	cbnz	r3, 8007216 <_printf_float+0x282>
 800720c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800720e:	b913      	cbnz	r3, 8007216 <_printf_float+0x282>
 8007210:	6823      	ldr	r3, [r4, #0]
 8007212:	07d9      	lsls	r1, r3, #31
 8007214:	d5d9      	bpl.n	80071ca <_printf_float+0x236>
 8007216:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800721a:	4659      	mov	r1, fp
 800721c:	4628      	mov	r0, r5
 800721e:	47b0      	blx	r6
 8007220:	3001      	adds	r0, #1
 8007222:	f43f af0e 	beq.w	8007042 <_printf_float+0xae>
 8007226:	f04f 0800 	mov.w	r8, #0
 800722a:	f104 091a 	add.w	r9, r4, #26
 800722e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007230:	425b      	negs	r3, r3
 8007232:	4543      	cmp	r3, r8
 8007234:	dc01      	bgt.n	800723a <_printf_float+0x2a6>
 8007236:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007238:	e797      	b.n	800716a <_printf_float+0x1d6>
 800723a:	2301      	movs	r3, #1
 800723c:	464a      	mov	r2, r9
 800723e:	4659      	mov	r1, fp
 8007240:	4628      	mov	r0, r5
 8007242:	47b0      	blx	r6
 8007244:	3001      	adds	r0, #1
 8007246:	f43f aefc 	beq.w	8007042 <_printf_float+0xae>
 800724a:	f108 0801 	add.w	r8, r8, #1
 800724e:	e7ee      	b.n	800722e <_printf_float+0x29a>
 8007250:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007252:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007254:	429a      	cmp	r2, r3
 8007256:	bfa8      	it	ge
 8007258:	461a      	movge	r2, r3
 800725a:	2a00      	cmp	r2, #0
 800725c:	4690      	mov	r8, r2
 800725e:	dd07      	ble.n	8007270 <_printf_float+0x2dc>
 8007260:	4613      	mov	r3, r2
 8007262:	4659      	mov	r1, fp
 8007264:	463a      	mov	r2, r7
 8007266:	4628      	mov	r0, r5
 8007268:	47b0      	blx	r6
 800726a:	3001      	adds	r0, #1
 800726c:	f43f aee9 	beq.w	8007042 <_printf_float+0xae>
 8007270:	f104 031a 	add.w	r3, r4, #26
 8007274:	f04f 0a00 	mov.w	sl, #0
 8007278:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800727c:	930b      	str	r3, [sp, #44]	; 0x2c
 800727e:	e015      	b.n	80072ac <_printf_float+0x318>
 8007280:	7fefffff 	.word	0x7fefffff
 8007284:	0800b128 	.word	0x0800b128
 8007288:	0800b124 	.word	0x0800b124
 800728c:	0800b130 	.word	0x0800b130
 8007290:	0800b12c 	.word	0x0800b12c
 8007294:	0800b134 	.word	0x0800b134
 8007298:	2301      	movs	r3, #1
 800729a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800729c:	4659      	mov	r1, fp
 800729e:	4628      	mov	r0, r5
 80072a0:	47b0      	blx	r6
 80072a2:	3001      	adds	r0, #1
 80072a4:	f43f aecd 	beq.w	8007042 <_printf_float+0xae>
 80072a8:	f10a 0a01 	add.w	sl, sl, #1
 80072ac:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 80072b0:	eba9 0308 	sub.w	r3, r9, r8
 80072b4:	4553      	cmp	r3, sl
 80072b6:	dcef      	bgt.n	8007298 <_printf_float+0x304>
 80072b8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80072bc:	429a      	cmp	r2, r3
 80072be:	444f      	add	r7, r9
 80072c0:	db14      	blt.n	80072ec <_printf_float+0x358>
 80072c2:	6823      	ldr	r3, [r4, #0]
 80072c4:	07da      	lsls	r2, r3, #31
 80072c6:	d411      	bmi.n	80072ec <_printf_float+0x358>
 80072c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80072ca:	990d      	ldr	r1, [sp, #52]	; 0x34
 80072cc:	eba3 0209 	sub.w	r2, r3, r9
 80072d0:	eba3 0901 	sub.w	r9, r3, r1
 80072d4:	4591      	cmp	r9, r2
 80072d6:	bfa8      	it	ge
 80072d8:	4691      	movge	r9, r2
 80072da:	f1b9 0f00 	cmp.w	r9, #0
 80072de:	dc0d      	bgt.n	80072fc <_printf_float+0x368>
 80072e0:	2700      	movs	r7, #0
 80072e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072e6:	f104 081a 	add.w	r8, r4, #26
 80072ea:	e018      	b.n	800731e <_printf_float+0x38a>
 80072ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072f0:	4659      	mov	r1, fp
 80072f2:	4628      	mov	r0, r5
 80072f4:	47b0      	blx	r6
 80072f6:	3001      	adds	r0, #1
 80072f8:	d1e6      	bne.n	80072c8 <_printf_float+0x334>
 80072fa:	e6a2      	b.n	8007042 <_printf_float+0xae>
 80072fc:	464b      	mov	r3, r9
 80072fe:	463a      	mov	r2, r7
 8007300:	4659      	mov	r1, fp
 8007302:	4628      	mov	r0, r5
 8007304:	47b0      	blx	r6
 8007306:	3001      	adds	r0, #1
 8007308:	d1ea      	bne.n	80072e0 <_printf_float+0x34c>
 800730a:	e69a      	b.n	8007042 <_printf_float+0xae>
 800730c:	2301      	movs	r3, #1
 800730e:	4642      	mov	r2, r8
 8007310:	4659      	mov	r1, fp
 8007312:	4628      	mov	r0, r5
 8007314:	47b0      	blx	r6
 8007316:	3001      	adds	r0, #1
 8007318:	f43f ae93 	beq.w	8007042 <_printf_float+0xae>
 800731c:	3701      	adds	r7, #1
 800731e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007322:	1a9b      	subs	r3, r3, r2
 8007324:	eba3 0309 	sub.w	r3, r3, r9
 8007328:	42bb      	cmp	r3, r7
 800732a:	dcef      	bgt.n	800730c <_printf_float+0x378>
 800732c:	e74d      	b.n	80071ca <_printf_float+0x236>
 800732e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007330:	2a01      	cmp	r2, #1
 8007332:	dc01      	bgt.n	8007338 <_printf_float+0x3a4>
 8007334:	07db      	lsls	r3, r3, #31
 8007336:	d538      	bpl.n	80073aa <_printf_float+0x416>
 8007338:	2301      	movs	r3, #1
 800733a:	463a      	mov	r2, r7
 800733c:	4659      	mov	r1, fp
 800733e:	4628      	mov	r0, r5
 8007340:	47b0      	blx	r6
 8007342:	3001      	adds	r0, #1
 8007344:	f43f ae7d 	beq.w	8007042 <_printf_float+0xae>
 8007348:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800734c:	4659      	mov	r1, fp
 800734e:	4628      	mov	r0, r5
 8007350:	47b0      	blx	r6
 8007352:	3001      	adds	r0, #1
 8007354:	f107 0701 	add.w	r7, r7, #1
 8007358:	f43f ae73 	beq.w	8007042 <_printf_float+0xae>
 800735c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007360:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007362:	2200      	movs	r2, #0
 8007364:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8007368:	2300      	movs	r3, #0
 800736a:	f7f9 fb1d 	bl	80009a8 <__aeabi_dcmpeq>
 800736e:	b9c0      	cbnz	r0, 80073a2 <_printf_float+0x40e>
 8007370:	4643      	mov	r3, r8
 8007372:	463a      	mov	r2, r7
 8007374:	4659      	mov	r1, fp
 8007376:	4628      	mov	r0, r5
 8007378:	47b0      	blx	r6
 800737a:	3001      	adds	r0, #1
 800737c:	d10d      	bne.n	800739a <_printf_float+0x406>
 800737e:	e660      	b.n	8007042 <_printf_float+0xae>
 8007380:	2301      	movs	r3, #1
 8007382:	4642      	mov	r2, r8
 8007384:	4659      	mov	r1, fp
 8007386:	4628      	mov	r0, r5
 8007388:	47b0      	blx	r6
 800738a:	3001      	adds	r0, #1
 800738c:	f43f ae59 	beq.w	8007042 <_printf_float+0xae>
 8007390:	3701      	adds	r7, #1
 8007392:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007394:	3b01      	subs	r3, #1
 8007396:	42bb      	cmp	r3, r7
 8007398:	dcf2      	bgt.n	8007380 <_printf_float+0x3ec>
 800739a:	464b      	mov	r3, r9
 800739c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80073a0:	e6e4      	b.n	800716c <_printf_float+0x1d8>
 80073a2:	2700      	movs	r7, #0
 80073a4:	f104 081a 	add.w	r8, r4, #26
 80073a8:	e7f3      	b.n	8007392 <_printf_float+0x3fe>
 80073aa:	2301      	movs	r3, #1
 80073ac:	e7e1      	b.n	8007372 <_printf_float+0x3de>
 80073ae:	2301      	movs	r3, #1
 80073b0:	4642      	mov	r2, r8
 80073b2:	4659      	mov	r1, fp
 80073b4:	4628      	mov	r0, r5
 80073b6:	47b0      	blx	r6
 80073b8:	3001      	adds	r0, #1
 80073ba:	f43f ae42 	beq.w	8007042 <_printf_float+0xae>
 80073be:	3701      	adds	r7, #1
 80073c0:	68e3      	ldr	r3, [r4, #12]
 80073c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80073c4:	1a9b      	subs	r3, r3, r2
 80073c6:	42bb      	cmp	r3, r7
 80073c8:	dcf1      	bgt.n	80073ae <_printf_float+0x41a>
 80073ca:	e702      	b.n	80071d2 <_printf_float+0x23e>
 80073cc:	2700      	movs	r7, #0
 80073ce:	f104 0819 	add.w	r8, r4, #25
 80073d2:	e7f5      	b.n	80073c0 <_printf_float+0x42c>
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	f43f ae94 	beq.w	8007102 <_printf_float+0x16e>
 80073da:	f04f 0c00 	mov.w	ip, #0
 80073de:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80073e2:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 80073e6:	6022      	str	r2, [r4, #0]
 80073e8:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80073ec:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80073f0:	9300      	str	r3, [sp, #0]
 80073f2:	463a      	mov	r2, r7
 80073f4:	464b      	mov	r3, r9
 80073f6:	4628      	mov	r0, r5
 80073f8:	f7ff fd3a 	bl	8006e70 <__cvt>
 80073fc:	4607      	mov	r7, r0
 80073fe:	e64f      	b.n	80070a0 <_printf_float+0x10c>

08007400 <_printf_common>:
 8007400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007404:	4691      	mov	r9, r2
 8007406:	461f      	mov	r7, r3
 8007408:	688a      	ldr	r2, [r1, #8]
 800740a:	690b      	ldr	r3, [r1, #16]
 800740c:	4606      	mov	r6, r0
 800740e:	4293      	cmp	r3, r2
 8007410:	bfb8      	it	lt
 8007412:	4613      	movlt	r3, r2
 8007414:	f8c9 3000 	str.w	r3, [r9]
 8007418:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800741c:	460c      	mov	r4, r1
 800741e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007422:	b112      	cbz	r2, 800742a <_printf_common+0x2a>
 8007424:	3301      	adds	r3, #1
 8007426:	f8c9 3000 	str.w	r3, [r9]
 800742a:	6823      	ldr	r3, [r4, #0]
 800742c:	0699      	lsls	r1, r3, #26
 800742e:	bf42      	ittt	mi
 8007430:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007434:	3302      	addmi	r3, #2
 8007436:	f8c9 3000 	strmi.w	r3, [r9]
 800743a:	6825      	ldr	r5, [r4, #0]
 800743c:	f015 0506 	ands.w	r5, r5, #6
 8007440:	d107      	bne.n	8007452 <_printf_common+0x52>
 8007442:	f104 0a19 	add.w	sl, r4, #25
 8007446:	68e3      	ldr	r3, [r4, #12]
 8007448:	f8d9 2000 	ldr.w	r2, [r9]
 800744c:	1a9b      	subs	r3, r3, r2
 800744e:	42ab      	cmp	r3, r5
 8007450:	dc29      	bgt.n	80074a6 <_printf_common+0xa6>
 8007452:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007456:	6822      	ldr	r2, [r4, #0]
 8007458:	3300      	adds	r3, #0
 800745a:	bf18      	it	ne
 800745c:	2301      	movne	r3, #1
 800745e:	0692      	lsls	r2, r2, #26
 8007460:	d42e      	bmi.n	80074c0 <_printf_common+0xc0>
 8007462:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007466:	4639      	mov	r1, r7
 8007468:	4630      	mov	r0, r6
 800746a:	47c0      	blx	r8
 800746c:	3001      	adds	r0, #1
 800746e:	d021      	beq.n	80074b4 <_printf_common+0xb4>
 8007470:	6823      	ldr	r3, [r4, #0]
 8007472:	68e5      	ldr	r5, [r4, #12]
 8007474:	f003 0306 	and.w	r3, r3, #6
 8007478:	2b04      	cmp	r3, #4
 800747a:	bf18      	it	ne
 800747c:	2500      	movne	r5, #0
 800747e:	f8d9 2000 	ldr.w	r2, [r9]
 8007482:	f04f 0900 	mov.w	r9, #0
 8007486:	bf08      	it	eq
 8007488:	1aad      	subeq	r5, r5, r2
 800748a:	68a3      	ldr	r3, [r4, #8]
 800748c:	6922      	ldr	r2, [r4, #16]
 800748e:	bf08      	it	eq
 8007490:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007494:	4293      	cmp	r3, r2
 8007496:	bfc4      	itt	gt
 8007498:	1a9b      	subgt	r3, r3, r2
 800749a:	18ed      	addgt	r5, r5, r3
 800749c:	341a      	adds	r4, #26
 800749e:	454d      	cmp	r5, r9
 80074a0:	d11a      	bne.n	80074d8 <_printf_common+0xd8>
 80074a2:	2000      	movs	r0, #0
 80074a4:	e008      	b.n	80074b8 <_printf_common+0xb8>
 80074a6:	2301      	movs	r3, #1
 80074a8:	4652      	mov	r2, sl
 80074aa:	4639      	mov	r1, r7
 80074ac:	4630      	mov	r0, r6
 80074ae:	47c0      	blx	r8
 80074b0:	3001      	adds	r0, #1
 80074b2:	d103      	bne.n	80074bc <_printf_common+0xbc>
 80074b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074bc:	3501      	adds	r5, #1
 80074be:	e7c2      	b.n	8007446 <_printf_common+0x46>
 80074c0:	2030      	movs	r0, #48	; 0x30
 80074c2:	18e1      	adds	r1, r4, r3
 80074c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80074c8:	1c5a      	adds	r2, r3, #1
 80074ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80074ce:	4422      	add	r2, r4
 80074d0:	3302      	adds	r3, #2
 80074d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80074d6:	e7c4      	b.n	8007462 <_printf_common+0x62>
 80074d8:	2301      	movs	r3, #1
 80074da:	4622      	mov	r2, r4
 80074dc:	4639      	mov	r1, r7
 80074de:	4630      	mov	r0, r6
 80074e0:	47c0      	blx	r8
 80074e2:	3001      	adds	r0, #1
 80074e4:	d0e6      	beq.n	80074b4 <_printf_common+0xb4>
 80074e6:	f109 0901 	add.w	r9, r9, #1
 80074ea:	e7d8      	b.n	800749e <_printf_common+0x9e>

080074ec <_printf_i>:
 80074ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80074f0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80074f4:	460c      	mov	r4, r1
 80074f6:	7e09      	ldrb	r1, [r1, #24]
 80074f8:	b085      	sub	sp, #20
 80074fa:	296e      	cmp	r1, #110	; 0x6e
 80074fc:	4617      	mov	r7, r2
 80074fe:	4606      	mov	r6, r0
 8007500:	4698      	mov	r8, r3
 8007502:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007504:	f000 80b3 	beq.w	800766e <_printf_i+0x182>
 8007508:	d822      	bhi.n	8007550 <_printf_i+0x64>
 800750a:	2963      	cmp	r1, #99	; 0x63
 800750c:	d036      	beq.n	800757c <_printf_i+0x90>
 800750e:	d80a      	bhi.n	8007526 <_printf_i+0x3a>
 8007510:	2900      	cmp	r1, #0
 8007512:	f000 80b9 	beq.w	8007688 <_printf_i+0x19c>
 8007516:	2958      	cmp	r1, #88	; 0x58
 8007518:	f000 8083 	beq.w	8007622 <_printf_i+0x136>
 800751c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007520:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007524:	e032      	b.n	800758c <_printf_i+0xa0>
 8007526:	2964      	cmp	r1, #100	; 0x64
 8007528:	d001      	beq.n	800752e <_printf_i+0x42>
 800752a:	2969      	cmp	r1, #105	; 0x69
 800752c:	d1f6      	bne.n	800751c <_printf_i+0x30>
 800752e:	6820      	ldr	r0, [r4, #0]
 8007530:	6813      	ldr	r3, [r2, #0]
 8007532:	0605      	lsls	r5, r0, #24
 8007534:	f103 0104 	add.w	r1, r3, #4
 8007538:	d52a      	bpl.n	8007590 <_printf_i+0xa4>
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	6011      	str	r1, [r2, #0]
 800753e:	2b00      	cmp	r3, #0
 8007540:	da03      	bge.n	800754a <_printf_i+0x5e>
 8007542:	222d      	movs	r2, #45	; 0x2d
 8007544:	425b      	negs	r3, r3
 8007546:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800754a:	486f      	ldr	r0, [pc, #444]	; (8007708 <_printf_i+0x21c>)
 800754c:	220a      	movs	r2, #10
 800754e:	e039      	b.n	80075c4 <_printf_i+0xd8>
 8007550:	2973      	cmp	r1, #115	; 0x73
 8007552:	f000 809d 	beq.w	8007690 <_printf_i+0x1a4>
 8007556:	d808      	bhi.n	800756a <_printf_i+0x7e>
 8007558:	296f      	cmp	r1, #111	; 0x6f
 800755a:	d020      	beq.n	800759e <_printf_i+0xb2>
 800755c:	2970      	cmp	r1, #112	; 0x70
 800755e:	d1dd      	bne.n	800751c <_printf_i+0x30>
 8007560:	6823      	ldr	r3, [r4, #0]
 8007562:	f043 0320 	orr.w	r3, r3, #32
 8007566:	6023      	str	r3, [r4, #0]
 8007568:	e003      	b.n	8007572 <_printf_i+0x86>
 800756a:	2975      	cmp	r1, #117	; 0x75
 800756c:	d017      	beq.n	800759e <_printf_i+0xb2>
 800756e:	2978      	cmp	r1, #120	; 0x78
 8007570:	d1d4      	bne.n	800751c <_printf_i+0x30>
 8007572:	2378      	movs	r3, #120	; 0x78
 8007574:	4865      	ldr	r0, [pc, #404]	; (800770c <_printf_i+0x220>)
 8007576:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800757a:	e055      	b.n	8007628 <_printf_i+0x13c>
 800757c:	6813      	ldr	r3, [r2, #0]
 800757e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007582:	1d19      	adds	r1, r3, #4
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	6011      	str	r1, [r2, #0]
 8007588:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800758c:	2301      	movs	r3, #1
 800758e:	e08c      	b.n	80076aa <_printf_i+0x1be>
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007596:	6011      	str	r1, [r2, #0]
 8007598:	bf18      	it	ne
 800759a:	b21b      	sxthne	r3, r3
 800759c:	e7cf      	b.n	800753e <_printf_i+0x52>
 800759e:	6813      	ldr	r3, [r2, #0]
 80075a0:	6825      	ldr	r5, [r4, #0]
 80075a2:	1d18      	adds	r0, r3, #4
 80075a4:	6010      	str	r0, [r2, #0]
 80075a6:	0628      	lsls	r0, r5, #24
 80075a8:	d501      	bpl.n	80075ae <_printf_i+0xc2>
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	e002      	b.n	80075b4 <_printf_i+0xc8>
 80075ae:	0668      	lsls	r0, r5, #25
 80075b0:	d5fb      	bpl.n	80075aa <_printf_i+0xbe>
 80075b2:	881b      	ldrh	r3, [r3, #0]
 80075b4:	296f      	cmp	r1, #111	; 0x6f
 80075b6:	bf14      	ite	ne
 80075b8:	220a      	movne	r2, #10
 80075ba:	2208      	moveq	r2, #8
 80075bc:	4852      	ldr	r0, [pc, #328]	; (8007708 <_printf_i+0x21c>)
 80075be:	2100      	movs	r1, #0
 80075c0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80075c4:	6865      	ldr	r5, [r4, #4]
 80075c6:	2d00      	cmp	r5, #0
 80075c8:	60a5      	str	r5, [r4, #8]
 80075ca:	f2c0 8095 	blt.w	80076f8 <_printf_i+0x20c>
 80075ce:	6821      	ldr	r1, [r4, #0]
 80075d0:	f021 0104 	bic.w	r1, r1, #4
 80075d4:	6021      	str	r1, [r4, #0]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d13d      	bne.n	8007656 <_printf_i+0x16a>
 80075da:	2d00      	cmp	r5, #0
 80075dc:	f040 808e 	bne.w	80076fc <_printf_i+0x210>
 80075e0:	4665      	mov	r5, ip
 80075e2:	2a08      	cmp	r2, #8
 80075e4:	d10b      	bne.n	80075fe <_printf_i+0x112>
 80075e6:	6823      	ldr	r3, [r4, #0]
 80075e8:	07db      	lsls	r3, r3, #31
 80075ea:	d508      	bpl.n	80075fe <_printf_i+0x112>
 80075ec:	6923      	ldr	r3, [r4, #16]
 80075ee:	6862      	ldr	r2, [r4, #4]
 80075f0:	429a      	cmp	r2, r3
 80075f2:	bfde      	ittt	le
 80075f4:	2330      	movle	r3, #48	; 0x30
 80075f6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80075fa:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80075fe:	ebac 0305 	sub.w	r3, ip, r5
 8007602:	6123      	str	r3, [r4, #16]
 8007604:	f8cd 8000 	str.w	r8, [sp]
 8007608:	463b      	mov	r3, r7
 800760a:	aa03      	add	r2, sp, #12
 800760c:	4621      	mov	r1, r4
 800760e:	4630      	mov	r0, r6
 8007610:	f7ff fef6 	bl	8007400 <_printf_common>
 8007614:	3001      	adds	r0, #1
 8007616:	d14d      	bne.n	80076b4 <_printf_i+0x1c8>
 8007618:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800761c:	b005      	add	sp, #20
 800761e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007622:	4839      	ldr	r0, [pc, #228]	; (8007708 <_printf_i+0x21c>)
 8007624:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007628:	6813      	ldr	r3, [r2, #0]
 800762a:	6821      	ldr	r1, [r4, #0]
 800762c:	1d1d      	adds	r5, r3, #4
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	6015      	str	r5, [r2, #0]
 8007632:	060a      	lsls	r2, r1, #24
 8007634:	d50b      	bpl.n	800764e <_printf_i+0x162>
 8007636:	07ca      	lsls	r2, r1, #31
 8007638:	bf44      	itt	mi
 800763a:	f041 0120 	orrmi.w	r1, r1, #32
 800763e:	6021      	strmi	r1, [r4, #0]
 8007640:	b91b      	cbnz	r3, 800764a <_printf_i+0x15e>
 8007642:	6822      	ldr	r2, [r4, #0]
 8007644:	f022 0220 	bic.w	r2, r2, #32
 8007648:	6022      	str	r2, [r4, #0]
 800764a:	2210      	movs	r2, #16
 800764c:	e7b7      	b.n	80075be <_printf_i+0xd2>
 800764e:	064d      	lsls	r5, r1, #25
 8007650:	bf48      	it	mi
 8007652:	b29b      	uxthmi	r3, r3
 8007654:	e7ef      	b.n	8007636 <_printf_i+0x14a>
 8007656:	4665      	mov	r5, ip
 8007658:	fbb3 f1f2 	udiv	r1, r3, r2
 800765c:	fb02 3311 	mls	r3, r2, r1, r3
 8007660:	5cc3      	ldrb	r3, [r0, r3]
 8007662:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007666:	460b      	mov	r3, r1
 8007668:	2900      	cmp	r1, #0
 800766a:	d1f5      	bne.n	8007658 <_printf_i+0x16c>
 800766c:	e7b9      	b.n	80075e2 <_printf_i+0xf6>
 800766e:	6813      	ldr	r3, [r2, #0]
 8007670:	6825      	ldr	r5, [r4, #0]
 8007672:	1d18      	adds	r0, r3, #4
 8007674:	6961      	ldr	r1, [r4, #20]
 8007676:	6010      	str	r0, [r2, #0]
 8007678:	0628      	lsls	r0, r5, #24
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	d501      	bpl.n	8007682 <_printf_i+0x196>
 800767e:	6019      	str	r1, [r3, #0]
 8007680:	e002      	b.n	8007688 <_printf_i+0x19c>
 8007682:	066a      	lsls	r2, r5, #25
 8007684:	d5fb      	bpl.n	800767e <_printf_i+0x192>
 8007686:	8019      	strh	r1, [r3, #0]
 8007688:	2300      	movs	r3, #0
 800768a:	4665      	mov	r5, ip
 800768c:	6123      	str	r3, [r4, #16]
 800768e:	e7b9      	b.n	8007604 <_printf_i+0x118>
 8007690:	6813      	ldr	r3, [r2, #0]
 8007692:	1d19      	adds	r1, r3, #4
 8007694:	6011      	str	r1, [r2, #0]
 8007696:	681d      	ldr	r5, [r3, #0]
 8007698:	6862      	ldr	r2, [r4, #4]
 800769a:	2100      	movs	r1, #0
 800769c:	4628      	mov	r0, r5
 800769e:	f002 fae1 	bl	8009c64 <memchr>
 80076a2:	b108      	cbz	r0, 80076a8 <_printf_i+0x1bc>
 80076a4:	1b40      	subs	r0, r0, r5
 80076a6:	6060      	str	r0, [r4, #4]
 80076a8:	6863      	ldr	r3, [r4, #4]
 80076aa:	6123      	str	r3, [r4, #16]
 80076ac:	2300      	movs	r3, #0
 80076ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076b2:	e7a7      	b.n	8007604 <_printf_i+0x118>
 80076b4:	6923      	ldr	r3, [r4, #16]
 80076b6:	462a      	mov	r2, r5
 80076b8:	4639      	mov	r1, r7
 80076ba:	4630      	mov	r0, r6
 80076bc:	47c0      	blx	r8
 80076be:	3001      	adds	r0, #1
 80076c0:	d0aa      	beq.n	8007618 <_printf_i+0x12c>
 80076c2:	6823      	ldr	r3, [r4, #0]
 80076c4:	079b      	lsls	r3, r3, #30
 80076c6:	d413      	bmi.n	80076f0 <_printf_i+0x204>
 80076c8:	68e0      	ldr	r0, [r4, #12]
 80076ca:	9b03      	ldr	r3, [sp, #12]
 80076cc:	4298      	cmp	r0, r3
 80076ce:	bfb8      	it	lt
 80076d0:	4618      	movlt	r0, r3
 80076d2:	e7a3      	b.n	800761c <_printf_i+0x130>
 80076d4:	2301      	movs	r3, #1
 80076d6:	464a      	mov	r2, r9
 80076d8:	4639      	mov	r1, r7
 80076da:	4630      	mov	r0, r6
 80076dc:	47c0      	blx	r8
 80076de:	3001      	adds	r0, #1
 80076e0:	d09a      	beq.n	8007618 <_printf_i+0x12c>
 80076e2:	3501      	adds	r5, #1
 80076e4:	68e3      	ldr	r3, [r4, #12]
 80076e6:	9a03      	ldr	r2, [sp, #12]
 80076e8:	1a9b      	subs	r3, r3, r2
 80076ea:	42ab      	cmp	r3, r5
 80076ec:	dcf2      	bgt.n	80076d4 <_printf_i+0x1e8>
 80076ee:	e7eb      	b.n	80076c8 <_printf_i+0x1dc>
 80076f0:	2500      	movs	r5, #0
 80076f2:	f104 0919 	add.w	r9, r4, #25
 80076f6:	e7f5      	b.n	80076e4 <_printf_i+0x1f8>
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d1ac      	bne.n	8007656 <_printf_i+0x16a>
 80076fc:	7803      	ldrb	r3, [r0, #0]
 80076fe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007702:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007706:	e76c      	b.n	80075e2 <_printf_i+0xf6>
 8007708:	0800b136 	.word	0x0800b136
 800770c:	0800b147 	.word	0x0800b147

08007710 <_scanf_float>:
 8007710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007714:	469a      	mov	sl, r3
 8007716:	688b      	ldr	r3, [r1, #8]
 8007718:	4616      	mov	r6, r2
 800771a:	1e5a      	subs	r2, r3, #1
 800771c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007720:	bf88      	it	hi
 8007722:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8007726:	b087      	sub	sp, #28
 8007728:	bf85      	ittet	hi
 800772a:	189b      	addhi	r3, r3, r2
 800772c:	9301      	strhi	r3, [sp, #4]
 800772e:	2300      	movls	r3, #0
 8007730:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007734:	4688      	mov	r8, r1
 8007736:	f04f 0b00 	mov.w	fp, #0
 800773a:	bf8c      	ite	hi
 800773c:	608b      	strhi	r3, [r1, #8]
 800773e:	9301      	strls	r3, [sp, #4]
 8007740:	680b      	ldr	r3, [r1, #0]
 8007742:	4607      	mov	r7, r0
 8007744:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007748:	f848 3b1c 	str.w	r3, [r8], #28
 800774c:	460c      	mov	r4, r1
 800774e:	4645      	mov	r5, r8
 8007750:	465a      	mov	r2, fp
 8007752:	46d9      	mov	r9, fp
 8007754:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8007758:	f8cd b008 	str.w	fp, [sp, #8]
 800775c:	68a1      	ldr	r1, [r4, #8]
 800775e:	b181      	cbz	r1, 8007782 <_scanf_float+0x72>
 8007760:	6833      	ldr	r3, [r6, #0]
 8007762:	781b      	ldrb	r3, [r3, #0]
 8007764:	2b49      	cmp	r3, #73	; 0x49
 8007766:	d071      	beq.n	800784c <_scanf_float+0x13c>
 8007768:	d84d      	bhi.n	8007806 <_scanf_float+0xf6>
 800776a:	2b39      	cmp	r3, #57	; 0x39
 800776c:	d840      	bhi.n	80077f0 <_scanf_float+0xe0>
 800776e:	2b31      	cmp	r3, #49	; 0x31
 8007770:	f080 8088 	bcs.w	8007884 <_scanf_float+0x174>
 8007774:	2b2d      	cmp	r3, #45	; 0x2d
 8007776:	f000 8090 	beq.w	800789a <_scanf_float+0x18a>
 800777a:	d815      	bhi.n	80077a8 <_scanf_float+0x98>
 800777c:	2b2b      	cmp	r3, #43	; 0x2b
 800777e:	f000 808c 	beq.w	800789a <_scanf_float+0x18a>
 8007782:	f1b9 0f00 	cmp.w	r9, #0
 8007786:	d003      	beq.n	8007790 <_scanf_float+0x80>
 8007788:	6823      	ldr	r3, [r4, #0]
 800778a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800778e:	6023      	str	r3, [r4, #0]
 8007790:	3a01      	subs	r2, #1
 8007792:	2a01      	cmp	r2, #1
 8007794:	f200 80ea 	bhi.w	800796c <_scanf_float+0x25c>
 8007798:	4545      	cmp	r5, r8
 800779a:	f200 80dc 	bhi.w	8007956 <_scanf_float+0x246>
 800779e:	2601      	movs	r6, #1
 80077a0:	4630      	mov	r0, r6
 80077a2:	b007      	add	sp, #28
 80077a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077a8:	2b2e      	cmp	r3, #46	; 0x2e
 80077aa:	f000 809f 	beq.w	80078ec <_scanf_float+0x1dc>
 80077ae:	2b30      	cmp	r3, #48	; 0x30
 80077b0:	d1e7      	bne.n	8007782 <_scanf_float+0x72>
 80077b2:	6820      	ldr	r0, [r4, #0]
 80077b4:	f410 7f80 	tst.w	r0, #256	; 0x100
 80077b8:	d064      	beq.n	8007884 <_scanf_float+0x174>
 80077ba:	9b01      	ldr	r3, [sp, #4]
 80077bc:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80077c0:	6020      	str	r0, [r4, #0]
 80077c2:	f109 0901 	add.w	r9, r9, #1
 80077c6:	b11b      	cbz	r3, 80077d0 <_scanf_float+0xc0>
 80077c8:	3b01      	subs	r3, #1
 80077ca:	3101      	adds	r1, #1
 80077cc:	9301      	str	r3, [sp, #4]
 80077ce:	60a1      	str	r1, [r4, #8]
 80077d0:	68a3      	ldr	r3, [r4, #8]
 80077d2:	3b01      	subs	r3, #1
 80077d4:	60a3      	str	r3, [r4, #8]
 80077d6:	6923      	ldr	r3, [r4, #16]
 80077d8:	3301      	adds	r3, #1
 80077da:	6123      	str	r3, [r4, #16]
 80077dc:	6873      	ldr	r3, [r6, #4]
 80077de:	3b01      	subs	r3, #1
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	6073      	str	r3, [r6, #4]
 80077e4:	f340 80ac 	ble.w	8007940 <_scanf_float+0x230>
 80077e8:	6833      	ldr	r3, [r6, #0]
 80077ea:	3301      	adds	r3, #1
 80077ec:	6033      	str	r3, [r6, #0]
 80077ee:	e7b5      	b.n	800775c <_scanf_float+0x4c>
 80077f0:	2b45      	cmp	r3, #69	; 0x45
 80077f2:	f000 8085 	beq.w	8007900 <_scanf_float+0x1f0>
 80077f6:	2b46      	cmp	r3, #70	; 0x46
 80077f8:	d06a      	beq.n	80078d0 <_scanf_float+0x1c0>
 80077fa:	2b41      	cmp	r3, #65	; 0x41
 80077fc:	d1c1      	bne.n	8007782 <_scanf_float+0x72>
 80077fe:	2a01      	cmp	r2, #1
 8007800:	d1bf      	bne.n	8007782 <_scanf_float+0x72>
 8007802:	2202      	movs	r2, #2
 8007804:	e046      	b.n	8007894 <_scanf_float+0x184>
 8007806:	2b65      	cmp	r3, #101	; 0x65
 8007808:	d07a      	beq.n	8007900 <_scanf_float+0x1f0>
 800780a:	d818      	bhi.n	800783e <_scanf_float+0x12e>
 800780c:	2b54      	cmp	r3, #84	; 0x54
 800780e:	d066      	beq.n	80078de <_scanf_float+0x1ce>
 8007810:	d811      	bhi.n	8007836 <_scanf_float+0x126>
 8007812:	2b4e      	cmp	r3, #78	; 0x4e
 8007814:	d1b5      	bne.n	8007782 <_scanf_float+0x72>
 8007816:	2a00      	cmp	r2, #0
 8007818:	d146      	bne.n	80078a8 <_scanf_float+0x198>
 800781a:	f1b9 0f00 	cmp.w	r9, #0
 800781e:	d145      	bne.n	80078ac <_scanf_float+0x19c>
 8007820:	6821      	ldr	r1, [r4, #0]
 8007822:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8007826:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800782a:	d13f      	bne.n	80078ac <_scanf_float+0x19c>
 800782c:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8007830:	6021      	str	r1, [r4, #0]
 8007832:	2201      	movs	r2, #1
 8007834:	e02e      	b.n	8007894 <_scanf_float+0x184>
 8007836:	2b59      	cmp	r3, #89	; 0x59
 8007838:	d01e      	beq.n	8007878 <_scanf_float+0x168>
 800783a:	2b61      	cmp	r3, #97	; 0x61
 800783c:	e7de      	b.n	80077fc <_scanf_float+0xec>
 800783e:	2b6e      	cmp	r3, #110	; 0x6e
 8007840:	d0e9      	beq.n	8007816 <_scanf_float+0x106>
 8007842:	d815      	bhi.n	8007870 <_scanf_float+0x160>
 8007844:	2b66      	cmp	r3, #102	; 0x66
 8007846:	d043      	beq.n	80078d0 <_scanf_float+0x1c0>
 8007848:	2b69      	cmp	r3, #105	; 0x69
 800784a:	d19a      	bne.n	8007782 <_scanf_float+0x72>
 800784c:	f1bb 0f00 	cmp.w	fp, #0
 8007850:	d138      	bne.n	80078c4 <_scanf_float+0x1b4>
 8007852:	f1b9 0f00 	cmp.w	r9, #0
 8007856:	d197      	bne.n	8007788 <_scanf_float+0x78>
 8007858:	6821      	ldr	r1, [r4, #0]
 800785a:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800785e:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8007862:	d195      	bne.n	8007790 <_scanf_float+0x80>
 8007864:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8007868:	6021      	str	r1, [r4, #0]
 800786a:	f04f 0b01 	mov.w	fp, #1
 800786e:	e011      	b.n	8007894 <_scanf_float+0x184>
 8007870:	2b74      	cmp	r3, #116	; 0x74
 8007872:	d034      	beq.n	80078de <_scanf_float+0x1ce>
 8007874:	2b79      	cmp	r3, #121	; 0x79
 8007876:	d184      	bne.n	8007782 <_scanf_float+0x72>
 8007878:	f1bb 0f07 	cmp.w	fp, #7
 800787c:	d181      	bne.n	8007782 <_scanf_float+0x72>
 800787e:	f04f 0b08 	mov.w	fp, #8
 8007882:	e007      	b.n	8007894 <_scanf_float+0x184>
 8007884:	eb12 0f0b 	cmn.w	r2, fp
 8007888:	f47f af7b 	bne.w	8007782 <_scanf_float+0x72>
 800788c:	6821      	ldr	r1, [r4, #0]
 800788e:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8007892:	6021      	str	r1, [r4, #0]
 8007894:	702b      	strb	r3, [r5, #0]
 8007896:	3501      	adds	r5, #1
 8007898:	e79a      	b.n	80077d0 <_scanf_float+0xc0>
 800789a:	6821      	ldr	r1, [r4, #0]
 800789c:	0608      	lsls	r0, r1, #24
 800789e:	f57f af70 	bpl.w	8007782 <_scanf_float+0x72>
 80078a2:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80078a6:	e7f4      	b.n	8007892 <_scanf_float+0x182>
 80078a8:	2a02      	cmp	r2, #2
 80078aa:	d047      	beq.n	800793c <_scanf_float+0x22c>
 80078ac:	f1bb 0f01 	cmp.w	fp, #1
 80078b0:	d003      	beq.n	80078ba <_scanf_float+0x1aa>
 80078b2:	f1bb 0f04 	cmp.w	fp, #4
 80078b6:	f47f af64 	bne.w	8007782 <_scanf_float+0x72>
 80078ba:	f10b 0b01 	add.w	fp, fp, #1
 80078be:	fa5f fb8b 	uxtb.w	fp, fp
 80078c2:	e7e7      	b.n	8007894 <_scanf_float+0x184>
 80078c4:	f1bb 0f03 	cmp.w	fp, #3
 80078c8:	d0f7      	beq.n	80078ba <_scanf_float+0x1aa>
 80078ca:	f1bb 0f05 	cmp.w	fp, #5
 80078ce:	e7f2      	b.n	80078b6 <_scanf_float+0x1a6>
 80078d0:	f1bb 0f02 	cmp.w	fp, #2
 80078d4:	f47f af55 	bne.w	8007782 <_scanf_float+0x72>
 80078d8:	f04f 0b03 	mov.w	fp, #3
 80078dc:	e7da      	b.n	8007894 <_scanf_float+0x184>
 80078de:	f1bb 0f06 	cmp.w	fp, #6
 80078e2:	f47f af4e 	bne.w	8007782 <_scanf_float+0x72>
 80078e6:	f04f 0b07 	mov.w	fp, #7
 80078ea:	e7d3      	b.n	8007894 <_scanf_float+0x184>
 80078ec:	6821      	ldr	r1, [r4, #0]
 80078ee:	0588      	lsls	r0, r1, #22
 80078f0:	f57f af47 	bpl.w	8007782 <_scanf_float+0x72>
 80078f4:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80078f8:	6021      	str	r1, [r4, #0]
 80078fa:	f8cd 9008 	str.w	r9, [sp, #8]
 80078fe:	e7c9      	b.n	8007894 <_scanf_float+0x184>
 8007900:	6821      	ldr	r1, [r4, #0]
 8007902:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8007906:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800790a:	d006      	beq.n	800791a <_scanf_float+0x20a>
 800790c:	0548      	lsls	r0, r1, #21
 800790e:	f57f af38 	bpl.w	8007782 <_scanf_float+0x72>
 8007912:	f1b9 0f00 	cmp.w	r9, #0
 8007916:	f43f af3b 	beq.w	8007790 <_scanf_float+0x80>
 800791a:	0588      	lsls	r0, r1, #22
 800791c:	bf58      	it	pl
 800791e:	9802      	ldrpl	r0, [sp, #8]
 8007920:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8007924:	bf58      	it	pl
 8007926:	eba9 0000 	subpl.w	r0, r9, r0
 800792a:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800792e:	bf58      	it	pl
 8007930:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8007934:	6021      	str	r1, [r4, #0]
 8007936:	f04f 0900 	mov.w	r9, #0
 800793a:	e7ab      	b.n	8007894 <_scanf_float+0x184>
 800793c:	2203      	movs	r2, #3
 800793e:	e7a9      	b.n	8007894 <_scanf_float+0x184>
 8007940:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007944:	4631      	mov	r1, r6
 8007946:	4638      	mov	r0, r7
 8007948:	9205      	str	r2, [sp, #20]
 800794a:	4798      	blx	r3
 800794c:	9a05      	ldr	r2, [sp, #20]
 800794e:	2800      	cmp	r0, #0
 8007950:	f43f af04 	beq.w	800775c <_scanf_float+0x4c>
 8007954:	e715      	b.n	8007782 <_scanf_float+0x72>
 8007956:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800795a:	4632      	mov	r2, r6
 800795c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8007960:	4638      	mov	r0, r7
 8007962:	4798      	blx	r3
 8007964:	6923      	ldr	r3, [r4, #16]
 8007966:	3b01      	subs	r3, #1
 8007968:	6123      	str	r3, [r4, #16]
 800796a:	e715      	b.n	8007798 <_scanf_float+0x88>
 800796c:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8007970:	2b06      	cmp	r3, #6
 8007972:	d80a      	bhi.n	800798a <_scanf_float+0x27a>
 8007974:	f1bb 0f02 	cmp.w	fp, #2
 8007978:	d967      	bls.n	8007a4a <_scanf_float+0x33a>
 800797a:	f1ab 0b03 	sub.w	fp, fp, #3
 800797e:	fa5f fb8b 	uxtb.w	fp, fp
 8007982:	eba5 0b0b 	sub.w	fp, r5, fp
 8007986:	455d      	cmp	r5, fp
 8007988:	d14a      	bne.n	8007a20 <_scanf_float+0x310>
 800798a:	6823      	ldr	r3, [r4, #0]
 800798c:	05da      	lsls	r2, r3, #23
 800798e:	d51f      	bpl.n	80079d0 <_scanf_float+0x2c0>
 8007990:	055b      	lsls	r3, r3, #21
 8007992:	d467      	bmi.n	8007a64 <_scanf_float+0x354>
 8007994:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007998:	6923      	ldr	r3, [r4, #16]
 800799a:	2965      	cmp	r1, #101	; 0x65
 800799c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80079a0:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 80079a4:	6123      	str	r3, [r4, #16]
 80079a6:	d00d      	beq.n	80079c4 <_scanf_float+0x2b4>
 80079a8:	2945      	cmp	r1, #69	; 0x45
 80079aa:	d00b      	beq.n	80079c4 <_scanf_float+0x2b4>
 80079ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80079b0:	4632      	mov	r2, r6
 80079b2:	4638      	mov	r0, r7
 80079b4:	4798      	blx	r3
 80079b6:	6923      	ldr	r3, [r4, #16]
 80079b8:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80079bc:	3b01      	subs	r3, #1
 80079be:	f1a5 0b02 	sub.w	fp, r5, #2
 80079c2:	6123      	str	r3, [r4, #16]
 80079c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80079c8:	4632      	mov	r2, r6
 80079ca:	4638      	mov	r0, r7
 80079cc:	4798      	blx	r3
 80079ce:	465d      	mov	r5, fp
 80079d0:	6826      	ldr	r6, [r4, #0]
 80079d2:	f016 0610 	ands.w	r6, r6, #16
 80079d6:	d176      	bne.n	8007ac6 <_scanf_float+0x3b6>
 80079d8:	702e      	strb	r6, [r5, #0]
 80079da:	6823      	ldr	r3, [r4, #0]
 80079dc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80079e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079e4:	d141      	bne.n	8007a6a <_scanf_float+0x35a>
 80079e6:	9b02      	ldr	r3, [sp, #8]
 80079e8:	eba9 0303 	sub.w	r3, r9, r3
 80079ec:	425a      	negs	r2, r3
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d148      	bne.n	8007a84 <_scanf_float+0x374>
 80079f2:	4641      	mov	r1, r8
 80079f4:	2200      	movs	r2, #0
 80079f6:	4638      	mov	r0, r7
 80079f8:	f000 fee6 	bl	80087c8 <_strtod_r>
 80079fc:	6825      	ldr	r5, [r4, #0]
 80079fe:	4680      	mov	r8, r0
 8007a00:	f015 0f02 	tst.w	r5, #2
 8007a04:	4689      	mov	r9, r1
 8007a06:	f8da 3000 	ldr.w	r3, [sl]
 8007a0a:	d046      	beq.n	8007a9a <_scanf_float+0x38a>
 8007a0c:	1d1a      	adds	r2, r3, #4
 8007a0e:	f8ca 2000 	str.w	r2, [sl]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	e9c3 8900 	strd	r8, r9, [r3]
 8007a18:	68e3      	ldr	r3, [r4, #12]
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	60e3      	str	r3, [r4, #12]
 8007a1e:	e6bf      	b.n	80077a0 <_scanf_float+0x90>
 8007a20:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007a24:	4632      	mov	r2, r6
 8007a26:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8007a2a:	4638      	mov	r0, r7
 8007a2c:	4798      	blx	r3
 8007a2e:	6923      	ldr	r3, [r4, #16]
 8007a30:	3b01      	subs	r3, #1
 8007a32:	6123      	str	r3, [r4, #16]
 8007a34:	e7a7      	b.n	8007986 <_scanf_float+0x276>
 8007a36:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007a3a:	4632      	mov	r2, r6
 8007a3c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8007a40:	4638      	mov	r0, r7
 8007a42:	4798      	blx	r3
 8007a44:	6923      	ldr	r3, [r4, #16]
 8007a46:	3b01      	subs	r3, #1
 8007a48:	6123      	str	r3, [r4, #16]
 8007a4a:	4545      	cmp	r5, r8
 8007a4c:	d8f3      	bhi.n	8007a36 <_scanf_float+0x326>
 8007a4e:	e6a6      	b.n	800779e <_scanf_float+0x8e>
 8007a50:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007a54:	4632      	mov	r2, r6
 8007a56:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8007a5a:	4638      	mov	r0, r7
 8007a5c:	4798      	blx	r3
 8007a5e:	6923      	ldr	r3, [r4, #16]
 8007a60:	3b01      	subs	r3, #1
 8007a62:	6123      	str	r3, [r4, #16]
 8007a64:	4545      	cmp	r5, r8
 8007a66:	d8f3      	bhi.n	8007a50 <_scanf_float+0x340>
 8007a68:	e699      	b.n	800779e <_scanf_float+0x8e>
 8007a6a:	9b03      	ldr	r3, [sp, #12]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d0c0      	beq.n	80079f2 <_scanf_float+0x2e2>
 8007a70:	9904      	ldr	r1, [sp, #16]
 8007a72:	230a      	movs	r3, #10
 8007a74:	4632      	mov	r2, r6
 8007a76:	3101      	adds	r1, #1
 8007a78:	4638      	mov	r0, r7
 8007a7a:	f000 ff31 	bl	80088e0 <_strtol_r>
 8007a7e:	9b03      	ldr	r3, [sp, #12]
 8007a80:	9d04      	ldr	r5, [sp, #16]
 8007a82:	1ac2      	subs	r2, r0, r3
 8007a84:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007a88:	429d      	cmp	r5, r3
 8007a8a:	bf28      	it	cs
 8007a8c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8007a90:	490e      	ldr	r1, [pc, #56]	; (8007acc <_scanf_float+0x3bc>)
 8007a92:	4628      	mov	r0, r5
 8007a94:	f000 f854 	bl	8007b40 <siprintf>
 8007a98:	e7ab      	b.n	80079f2 <_scanf_float+0x2e2>
 8007a9a:	1d1f      	adds	r7, r3, #4
 8007a9c:	f015 0504 	ands.w	r5, r5, #4
 8007aa0:	f8ca 7000 	str.w	r7, [sl]
 8007aa4:	d1b5      	bne.n	8007a12 <_scanf_float+0x302>
 8007aa6:	681f      	ldr	r7, [r3, #0]
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	460b      	mov	r3, r1
 8007aac:	f7f8 ffae 	bl	8000a0c <__aeabi_dcmpun>
 8007ab0:	b120      	cbz	r0, 8007abc <_scanf_float+0x3ac>
 8007ab2:	4628      	mov	r0, r5
 8007ab4:	f000 f80c 	bl	8007ad0 <nanf>
 8007ab8:	6038      	str	r0, [r7, #0]
 8007aba:	e7ad      	b.n	8007a18 <_scanf_float+0x308>
 8007abc:	4640      	mov	r0, r8
 8007abe:	4649      	mov	r1, r9
 8007ac0:	f7f9 f802 	bl	8000ac8 <__aeabi_d2f>
 8007ac4:	e7f8      	b.n	8007ab8 <_scanf_float+0x3a8>
 8007ac6:	2600      	movs	r6, #0
 8007ac8:	e66a      	b.n	80077a0 <_scanf_float+0x90>
 8007aca:	bf00      	nop
 8007acc:	0800b158 	.word	0x0800b158

08007ad0 <nanf>:
 8007ad0:	4800      	ldr	r0, [pc, #0]	; (8007ad4 <nanf+0x4>)
 8007ad2:	4770      	bx	lr
 8007ad4:	7fc00000 	.word	0x7fc00000

08007ad8 <sniprintf>:
 8007ad8:	b40c      	push	{r2, r3}
 8007ada:	b530      	push	{r4, r5, lr}
 8007adc:	4b17      	ldr	r3, [pc, #92]	; (8007b3c <sniprintf+0x64>)
 8007ade:	1e0c      	subs	r4, r1, #0
 8007ae0:	b09d      	sub	sp, #116	; 0x74
 8007ae2:	681d      	ldr	r5, [r3, #0]
 8007ae4:	da08      	bge.n	8007af8 <sniprintf+0x20>
 8007ae6:	238b      	movs	r3, #139	; 0x8b
 8007ae8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007aec:	602b      	str	r3, [r5, #0]
 8007aee:	b01d      	add	sp, #116	; 0x74
 8007af0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007af4:	b002      	add	sp, #8
 8007af6:	4770      	bx	lr
 8007af8:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007afc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007b00:	bf0c      	ite	eq
 8007b02:	4623      	moveq	r3, r4
 8007b04:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8007b08:	9304      	str	r3, [sp, #16]
 8007b0a:	9307      	str	r3, [sp, #28]
 8007b0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007b10:	9002      	str	r0, [sp, #8]
 8007b12:	9006      	str	r0, [sp, #24]
 8007b14:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007b18:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007b1a:	ab21      	add	r3, sp, #132	; 0x84
 8007b1c:	a902      	add	r1, sp, #8
 8007b1e:	4628      	mov	r0, r5
 8007b20:	9301      	str	r3, [sp, #4]
 8007b22:	f002 fdb3 	bl	800a68c <_svfiprintf_r>
 8007b26:	1c43      	adds	r3, r0, #1
 8007b28:	bfbc      	itt	lt
 8007b2a:	238b      	movlt	r3, #139	; 0x8b
 8007b2c:	602b      	strlt	r3, [r5, #0]
 8007b2e:	2c00      	cmp	r4, #0
 8007b30:	d0dd      	beq.n	8007aee <sniprintf+0x16>
 8007b32:	2200      	movs	r2, #0
 8007b34:	9b02      	ldr	r3, [sp, #8]
 8007b36:	701a      	strb	r2, [r3, #0]
 8007b38:	e7d9      	b.n	8007aee <sniprintf+0x16>
 8007b3a:	bf00      	nop
 8007b3c:	20000024 	.word	0x20000024

08007b40 <siprintf>:
 8007b40:	b40e      	push	{r1, r2, r3}
 8007b42:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007b46:	b500      	push	{lr}
 8007b48:	b09c      	sub	sp, #112	; 0x70
 8007b4a:	ab1d      	add	r3, sp, #116	; 0x74
 8007b4c:	9002      	str	r0, [sp, #8]
 8007b4e:	9006      	str	r0, [sp, #24]
 8007b50:	9107      	str	r1, [sp, #28]
 8007b52:	9104      	str	r1, [sp, #16]
 8007b54:	4808      	ldr	r0, [pc, #32]	; (8007b78 <siprintf+0x38>)
 8007b56:	4909      	ldr	r1, [pc, #36]	; (8007b7c <siprintf+0x3c>)
 8007b58:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b5c:	9105      	str	r1, [sp, #20]
 8007b5e:	6800      	ldr	r0, [r0, #0]
 8007b60:	a902      	add	r1, sp, #8
 8007b62:	9301      	str	r3, [sp, #4]
 8007b64:	f002 fd92 	bl	800a68c <_svfiprintf_r>
 8007b68:	2200      	movs	r2, #0
 8007b6a:	9b02      	ldr	r3, [sp, #8]
 8007b6c:	701a      	strb	r2, [r3, #0]
 8007b6e:	b01c      	add	sp, #112	; 0x70
 8007b70:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b74:	b003      	add	sp, #12
 8007b76:	4770      	bx	lr
 8007b78:	20000024 	.word	0x20000024
 8007b7c:	ffff0208 	.word	0xffff0208

08007b80 <sulp>:
 8007b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b84:	460f      	mov	r7, r1
 8007b86:	4690      	mov	r8, r2
 8007b88:	f002 fb44 	bl	800a214 <__ulp>
 8007b8c:	4604      	mov	r4, r0
 8007b8e:	460d      	mov	r5, r1
 8007b90:	f1b8 0f00 	cmp.w	r8, #0
 8007b94:	d011      	beq.n	8007bba <sulp+0x3a>
 8007b96:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007b9a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	dd0b      	ble.n	8007bba <sulp+0x3a>
 8007ba2:	2400      	movs	r4, #0
 8007ba4:	051b      	lsls	r3, r3, #20
 8007ba6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007baa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007bae:	4622      	mov	r2, r4
 8007bb0:	462b      	mov	r3, r5
 8007bb2:	f7f8 fc91 	bl	80004d8 <__aeabi_dmul>
 8007bb6:	4604      	mov	r4, r0
 8007bb8:	460d      	mov	r5, r1
 8007bba:	4620      	mov	r0, r4
 8007bbc:	4629      	mov	r1, r5
 8007bbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bc2:	0000      	movs	r0, r0
 8007bc4:	0000      	movs	r0, r0
	...

08007bc8 <_strtod_l>:
 8007bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bcc:	461f      	mov	r7, r3
 8007bce:	2300      	movs	r3, #0
 8007bd0:	b0a1      	sub	sp, #132	; 0x84
 8007bd2:	4683      	mov	fp, r0
 8007bd4:	4638      	mov	r0, r7
 8007bd6:	460e      	mov	r6, r1
 8007bd8:	9217      	str	r2, [sp, #92]	; 0x5c
 8007bda:	931c      	str	r3, [sp, #112]	; 0x70
 8007bdc:	f002 f817 	bl	8009c0e <__localeconv_l>
 8007be0:	4680      	mov	r8, r0
 8007be2:	6800      	ldr	r0, [r0, #0]
 8007be4:	f7f8 fab4 	bl	8000150 <strlen>
 8007be8:	f04f 0900 	mov.w	r9, #0
 8007bec:	4604      	mov	r4, r0
 8007bee:	f04f 0a00 	mov.w	sl, #0
 8007bf2:	961b      	str	r6, [sp, #108]	; 0x6c
 8007bf4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007bf6:	781a      	ldrb	r2, [r3, #0]
 8007bf8:	2a0d      	cmp	r2, #13
 8007bfa:	d832      	bhi.n	8007c62 <_strtod_l+0x9a>
 8007bfc:	2a09      	cmp	r2, #9
 8007bfe:	d236      	bcs.n	8007c6e <_strtod_l+0xa6>
 8007c00:	2a00      	cmp	r2, #0
 8007c02:	d03e      	beq.n	8007c82 <_strtod_l+0xba>
 8007c04:	2300      	movs	r3, #0
 8007c06:	930d      	str	r3, [sp, #52]	; 0x34
 8007c08:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007c0a:	782b      	ldrb	r3, [r5, #0]
 8007c0c:	2b30      	cmp	r3, #48	; 0x30
 8007c0e:	f040 80ac 	bne.w	8007d6a <_strtod_l+0x1a2>
 8007c12:	786b      	ldrb	r3, [r5, #1]
 8007c14:	2b58      	cmp	r3, #88	; 0x58
 8007c16:	d001      	beq.n	8007c1c <_strtod_l+0x54>
 8007c18:	2b78      	cmp	r3, #120	; 0x78
 8007c1a:	d167      	bne.n	8007cec <_strtod_l+0x124>
 8007c1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c1e:	9702      	str	r7, [sp, #8]
 8007c20:	9301      	str	r3, [sp, #4]
 8007c22:	ab1c      	add	r3, sp, #112	; 0x70
 8007c24:	9300      	str	r3, [sp, #0]
 8007c26:	4a89      	ldr	r2, [pc, #548]	; (8007e4c <_strtod_l+0x284>)
 8007c28:	ab1d      	add	r3, sp, #116	; 0x74
 8007c2a:	a91b      	add	r1, sp, #108	; 0x6c
 8007c2c:	4658      	mov	r0, fp
 8007c2e:	f001 fd13 	bl	8009658 <__gethex>
 8007c32:	f010 0407 	ands.w	r4, r0, #7
 8007c36:	4606      	mov	r6, r0
 8007c38:	d005      	beq.n	8007c46 <_strtod_l+0x7e>
 8007c3a:	2c06      	cmp	r4, #6
 8007c3c:	d12b      	bne.n	8007c96 <_strtod_l+0xce>
 8007c3e:	2300      	movs	r3, #0
 8007c40:	3501      	adds	r5, #1
 8007c42:	951b      	str	r5, [sp, #108]	; 0x6c
 8007c44:	930d      	str	r3, [sp, #52]	; 0x34
 8007c46:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	f040 85a6 	bne.w	800879a <_strtod_l+0xbd2>
 8007c4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c50:	b1e3      	cbz	r3, 8007c8c <_strtod_l+0xc4>
 8007c52:	464a      	mov	r2, r9
 8007c54:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8007c58:	4610      	mov	r0, r2
 8007c5a:	4619      	mov	r1, r3
 8007c5c:	b021      	add	sp, #132	; 0x84
 8007c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c62:	2a2b      	cmp	r2, #43	; 0x2b
 8007c64:	d015      	beq.n	8007c92 <_strtod_l+0xca>
 8007c66:	2a2d      	cmp	r2, #45	; 0x2d
 8007c68:	d004      	beq.n	8007c74 <_strtod_l+0xac>
 8007c6a:	2a20      	cmp	r2, #32
 8007c6c:	d1ca      	bne.n	8007c04 <_strtod_l+0x3c>
 8007c6e:	3301      	adds	r3, #1
 8007c70:	931b      	str	r3, [sp, #108]	; 0x6c
 8007c72:	e7bf      	b.n	8007bf4 <_strtod_l+0x2c>
 8007c74:	2201      	movs	r2, #1
 8007c76:	920d      	str	r2, [sp, #52]	; 0x34
 8007c78:	1c5a      	adds	r2, r3, #1
 8007c7a:	921b      	str	r2, [sp, #108]	; 0x6c
 8007c7c:	785b      	ldrb	r3, [r3, #1]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d1c2      	bne.n	8007c08 <_strtod_l+0x40>
 8007c82:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007c84:	961b      	str	r6, [sp, #108]	; 0x6c
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	f040 8585 	bne.w	8008796 <_strtod_l+0xbce>
 8007c8c:	464a      	mov	r2, r9
 8007c8e:	4653      	mov	r3, sl
 8007c90:	e7e2      	b.n	8007c58 <_strtod_l+0x90>
 8007c92:	2200      	movs	r2, #0
 8007c94:	e7ef      	b.n	8007c76 <_strtod_l+0xae>
 8007c96:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007c98:	b13a      	cbz	r2, 8007caa <_strtod_l+0xe2>
 8007c9a:	2135      	movs	r1, #53	; 0x35
 8007c9c:	a81e      	add	r0, sp, #120	; 0x78
 8007c9e:	f002 fbac 	bl	800a3fa <__copybits>
 8007ca2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007ca4:	4658      	mov	r0, fp
 8007ca6:	f002 f81f 	bl	8009ce8 <_Bfree>
 8007caa:	3c01      	subs	r4, #1
 8007cac:	2c04      	cmp	r4, #4
 8007cae:	d806      	bhi.n	8007cbe <_strtod_l+0xf6>
 8007cb0:	e8df f004 	tbb	[pc, r4]
 8007cb4:	1714030a 	.word	0x1714030a
 8007cb8:	0a          	.byte	0x0a
 8007cb9:	00          	.byte	0x00
 8007cba:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 8007cbe:	0731      	lsls	r1, r6, #28
 8007cc0:	d5c1      	bpl.n	8007c46 <_strtod_l+0x7e>
 8007cc2:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 8007cc6:	e7be      	b.n	8007c46 <_strtod_l+0x7e>
 8007cc8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007cca:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 8007cce:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007cd2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007cd6:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 8007cda:	e7f0      	b.n	8007cbe <_strtod_l+0xf6>
 8007cdc:	f8df a170 	ldr.w	sl, [pc, #368]	; 8007e50 <_strtod_l+0x288>
 8007ce0:	e7ed      	b.n	8007cbe <_strtod_l+0xf6>
 8007ce2:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8007ce6:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8007cea:	e7e8      	b.n	8007cbe <_strtod_l+0xf6>
 8007cec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007cee:	1c5a      	adds	r2, r3, #1
 8007cf0:	921b      	str	r2, [sp, #108]	; 0x6c
 8007cf2:	785b      	ldrb	r3, [r3, #1]
 8007cf4:	2b30      	cmp	r3, #48	; 0x30
 8007cf6:	d0f9      	beq.n	8007cec <_strtod_l+0x124>
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d0a4      	beq.n	8007c46 <_strtod_l+0x7e>
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	2500      	movs	r5, #0
 8007d00:	220a      	movs	r2, #10
 8007d02:	9307      	str	r3, [sp, #28]
 8007d04:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007d06:	9506      	str	r5, [sp, #24]
 8007d08:	9308      	str	r3, [sp, #32]
 8007d0a:	9504      	str	r5, [sp, #16]
 8007d0c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007d0e:	7807      	ldrb	r7, [r0, #0]
 8007d10:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8007d14:	b2d9      	uxtb	r1, r3
 8007d16:	2909      	cmp	r1, #9
 8007d18:	d929      	bls.n	8007d6e <_strtod_l+0x1a6>
 8007d1a:	4622      	mov	r2, r4
 8007d1c:	f8d8 1000 	ldr.w	r1, [r8]
 8007d20:	f002 fdbc 	bl	800a89c <strncmp>
 8007d24:	2800      	cmp	r0, #0
 8007d26:	d031      	beq.n	8007d8c <_strtod_l+0x1c4>
 8007d28:	2000      	movs	r0, #0
 8007d2a:	463b      	mov	r3, r7
 8007d2c:	4602      	mov	r2, r0
 8007d2e:	9c04      	ldr	r4, [sp, #16]
 8007d30:	9005      	str	r0, [sp, #20]
 8007d32:	2b65      	cmp	r3, #101	; 0x65
 8007d34:	d001      	beq.n	8007d3a <_strtod_l+0x172>
 8007d36:	2b45      	cmp	r3, #69	; 0x45
 8007d38:	d114      	bne.n	8007d64 <_strtod_l+0x19c>
 8007d3a:	b924      	cbnz	r4, 8007d46 <_strtod_l+0x17e>
 8007d3c:	b910      	cbnz	r0, 8007d44 <_strtod_l+0x17c>
 8007d3e:	9b07      	ldr	r3, [sp, #28]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d09e      	beq.n	8007c82 <_strtod_l+0xba>
 8007d44:	2400      	movs	r4, #0
 8007d46:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8007d48:	1c73      	adds	r3, r6, #1
 8007d4a:	931b      	str	r3, [sp, #108]	; 0x6c
 8007d4c:	7873      	ldrb	r3, [r6, #1]
 8007d4e:	2b2b      	cmp	r3, #43	; 0x2b
 8007d50:	d078      	beq.n	8007e44 <_strtod_l+0x27c>
 8007d52:	2b2d      	cmp	r3, #45	; 0x2d
 8007d54:	d070      	beq.n	8007e38 <_strtod_l+0x270>
 8007d56:	f04f 0c00 	mov.w	ip, #0
 8007d5a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8007d5e:	2f09      	cmp	r7, #9
 8007d60:	d97c      	bls.n	8007e5c <_strtod_l+0x294>
 8007d62:	961b      	str	r6, [sp, #108]	; 0x6c
 8007d64:	f04f 0e00 	mov.w	lr, #0
 8007d68:	e09a      	b.n	8007ea0 <_strtod_l+0x2d8>
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	e7c7      	b.n	8007cfe <_strtod_l+0x136>
 8007d6e:	9904      	ldr	r1, [sp, #16]
 8007d70:	3001      	adds	r0, #1
 8007d72:	2908      	cmp	r1, #8
 8007d74:	bfd7      	itett	le
 8007d76:	9906      	ldrle	r1, [sp, #24]
 8007d78:	fb02 3505 	mlagt	r5, r2, r5, r3
 8007d7c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007d80:	9306      	strle	r3, [sp, #24]
 8007d82:	9b04      	ldr	r3, [sp, #16]
 8007d84:	901b      	str	r0, [sp, #108]	; 0x6c
 8007d86:	3301      	adds	r3, #1
 8007d88:	9304      	str	r3, [sp, #16]
 8007d8a:	e7bf      	b.n	8007d0c <_strtod_l+0x144>
 8007d8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007d8e:	191a      	adds	r2, r3, r4
 8007d90:	921b      	str	r2, [sp, #108]	; 0x6c
 8007d92:	9a04      	ldr	r2, [sp, #16]
 8007d94:	5d1b      	ldrb	r3, [r3, r4]
 8007d96:	2a00      	cmp	r2, #0
 8007d98:	d037      	beq.n	8007e0a <_strtod_l+0x242>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	9c04      	ldr	r4, [sp, #16]
 8007d9e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007da2:	2909      	cmp	r1, #9
 8007da4:	d913      	bls.n	8007dce <_strtod_l+0x206>
 8007da6:	2101      	movs	r1, #1
 8007da8:	9105      	str	r1, [sp, #20]
 8007daa:	e7c2      	b.n	8007d32 <_strtod_l+0x16a>
 8007dac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007dae:	3001      	adds	r0, #1
 8007db0:	1c5a      	adds	r2, r3, #1
 8007db2:	921b      	str	r2, [sp, #108]	; 0x6c
 8007db4:	785b      	ldrb	r3, [r3, #1]
 8007db6:	2b30      	cmp	r3, #48	; 0x30
 8007db8:	d0f8      	beq.n	8007dac <_strtod_l+0x1e4>
 8007dba:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007dbe:	2a08      	cmp	r2, #8
 8007dc0:	f200 84f0 	bhi.w	80087a4 <_strtod_l+0xbdc>
 8007dc4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007dc6:	9208      	str	r2, [sp, #32]
 8007dc8:	4602      	mov	r2, r0
 8007dca:	2000      	movs	r0, #0
 8007dcc:	4604      	mov	r4, r0
 8007dce:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8007dd2:	f100 0101 	add.w	r1, r0, #1
 8007dd6:	d012      	beq.n	8007dfe <_strtod_l+0x236>
 8007dd8:	440a      	add	r2, r1
 8007dda:	270a      	movs	r7, #10
 8007ddc:	4621      	mov	r1, r4
 8007dde:	eb00 0c04 	add.w	ip, r0, r4
 8007de2:	458c      	cmp	ip, r1
 8007de4:	d113      	bne.n	8007e0e <_strtod_l+0x246>
 8007de6:	1821      	adds	r1, r4, r0
 8007de8:	2908      	cmp	r1, #8
 8007dea:	f104 0401 	add.w	r4, r4, #1
 8007dee:	4404      	add	r4, r0
 8007df0:	dc19      	bgt.n	8007e26 <_strtod_l+0x25e>
 8007df2:	210a      	movs	r1, #10
 8007df4:	9b06      	ldr	r3, [sp, #24]
 8007df6:	fb01 e303 	mla	r3, r1, r3, lr
 8007dfa:	9306      	str	r3, [sp, #24]
 8007dfc:	2100      	movs	r1, #0
 8007dfe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007e00:	1c58      	adds	r0, r3, #1
 8007e02:	901b      	str	r0, [sp, #108]	; 0x6c
 8007e04:	785b      	ldrb	r3, [r3, #1]
 8007e06:	4608      	mov	r0, r1
 8007e08:	e7c9      	b.n	8007d9e <_strtod_l+0x1d6>
 8007e0a:	9804      	ldr	r0, [sp, #16]
 8007e0c:	e7d3      	b.n	8007db6 <_strtod_l+0x1ee>
 8007e0e:	2908      	cmp	r1, #8
 8007e10:	f101 0101 	add.w	r1, r1, #1
 8007e14:	dc03      	bgt.n	8007e1e <_strtod_l+0x256>
 8007e16:	9b06      	ldr	r3, [sp, #24]
 8007e18:	437b      	muls	r3, r7
 8007e1a:	9306      	str	r3, [sp, #24]
 8007e1c:	e7e1      	b.n	8007de2 <_strtod_l+0x21a>
 8007e1e:	2910      	cmp	r1, #16
 8007e20:	bfd8      	it	le
 8007e22:	437d      	mulle	r5, r7
 8007e24:	e7dd      	b.n	8007de2 <_strtod_l+0x21a>
 8007e26:	2c10      	cmp	r4, #16
 8007e28:	bfdc      	itt	le
 8007e2a:	210a      	movle	r1, #10
 8007e2c:	fb01 e505 	mlale	r5, r1, r5, lr
 8007e30:	e7e4      	b.n	8007dfc <_strtod_l+0x234>
 8007e32:	2301      	movs	r3, #1
 8007e34:	9305      	str	r3, [sp, #20]
 8007e36:	e781      	b.n	8007d3c <_strtod_l+0x174>
 8007e38:	f04f 0c01 	mov.w	ip, #1
 8007e3c:	1cb3      	adds	r3, r6, #2
 8007e3e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007e40:	78b3      	ldrb	r3, [r6, #2]
 8007e42:	e78a      	b.n	8007d5a <_strtod_l+0x192>
 8007e44:	f04f 0c00 	mov.w	ip, #0
 8007e48:	e7f8      	b.n	8007e3c <_strtod_l+0x274>
 8007e4a:	bf00      	nop
 8007e4c:	0800b160 	.word	0x0800b160
 8007e50:	7ff00000 	.word	0x7ff00000
 8007e54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007e56:	1c5f      	adds	r7, r3, #1
 8007e58:	971b      	str	r7, [sp, #108]	; 0x6c
 8007e5a:	785b      	ldrb	r3, [r3, #1]
 8007e5c:	2b30      	cmp	r3, #48	; 0x30
 8007e5e:	d0f9      	beq.n	8007e54 <_strtod_l+0x28c>
 8007e60:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8007e64:	2f08      	cmp	r7, #8
 8007e66:	f63f af7d 	bhi.w	8007d64 <_strtod_l+0x19c>
 8007e6a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8007e6e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007e70:	9309      	str	r3, [sp, #36]	; 0x24
 8007e72:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007e74:	1c5f      	adds	r7, r3, #1
 8007e76:	971b      	str	r7, [sp, #108]	; 0x6c
 8007e78:	785b      	ldrb	r3, [r3, #1]
 8007e7a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8007e7e:	f1b8 0f09 	cmp.w	r8, #9
 8007e82:	d937      	bls.n	8007ef4 <_strtod_l+0x32c>
 8007e84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e86:	1a7f      	subs	r7, r7, r1
 8007e88:	2f08      	cmp	r7, #8
 8007e8a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8007e8e:	dc37      	bgt.n	8007f00 <_strtod_l+0x338>
 8007e90:	45be      	cmp	lr, r7
 8007e92:	bfa8      	it	ge
 8007e94:	46be      	movge	lr, r7
 8007e96:	f1bc 0f00 	cmp.w	ip, #0
 8007e9a:	d001      	beq.n	8007ea0 <_strtod_l+0x2d8>
 8007e9c:	f1ce 0e00 	rsb	lr, lr, #0
 8007ea0:	2c00      	cmp	r4, #0
 8007ea2:	d151      	bne.n	8007f48 <_strtod_l+0x380>
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	f47f aece 	bne.w	8007c46 <_strtod_l+0x7e>
 8007eaa:	9a07      	ldr	r2, [sp, #28]
 8007eac:	2a00      	cmp	r2, #0
 8007eae:	f47f aeca 	bne.w	8007c46 <_strtod_l+0x7e>
 8007eb2:	9a05      	ldr	r2, [sp, #20]
 8007eb4:	2a00      	cmp	r2, #0
 8007eb6:	f47f aee4 	bne.w	8007c82 <_strtod_l+0xba>
 8007eba:	2b4e      	cmp	r3, #78	; 0x4e
 8007ebc:	d027      	beq.n	8007f0e <_strtod_l+0x346>
 8007ebe:	dc21      	bgt.n	8007f04 <_strtod_l+0x33c>
 8007ec0:	2b49      	cmp	r3, #73	; 0x49
 8007ec2:	f47f aede 	bne.w	8007c82 <_strtod_l+0xba>
 8007ec6:	49a4      	ldr	r1, [pc, #656]	; (8008158 <_strtod_l+0x590>)
 8007ec8:	a81b      	add	r0, sp, #108	; 0x6c
 8007eca:	f001 fdf9 	bl	8009ac0 <__match>
 8007ece:	2800      	cmp	r0, #0
 8007ed0:	f43f aed7 	beq.w	8007c82 <_strtod_l+0xba>
 8007ed4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007ed6:	49a1      	ldr	r1, [pc, #644]	; (800815c <_strtod_l+0x594>)
 8007ed8:	3b01      	subs	r3, #1
 8007eda:	a81b      	add	r0, sp, #108	; 0x6c
 8007edc:	931b      	str	r3, [sp, #108]	; 0x6c
 8007ede:	f001 fdef 	bl	8009ac0 <__match>
 8007ee2:	b910      	cbnz	r0, 8007eea <_strtod_l+0x322>
 8007ee4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	931b      	str	r3, [sp, #108]	; 0x6c
 8007eea:	f8df a284 	ldr.w	sl, [pc, #644]	; 8008170 <_strtod_l+0x5a8>
 8007eee:	f04f 0900 	mov.w	r9, #0
 8007ef2:	e6a8      	b.n	8007c46 <_strtod_l+0x7e>
 8007ef4:	210a      	movs	r1, #10
 8007ef6:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007efa:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007efe:	e7b8      	b.n	8007e72 <_strtod_l+0x2aa>
 8007f00:	46be      	mov	lr, r7
 8007f02:	e7c8      	b.n	8007e96 <_strtod_l+0x2ce>
 8007f04:	2b69      	cmp	r3, #105	; 0x69
 8007f06:	d0de      	beq.n	8007ec6 <_strtod_l+0x2fe>
 8007f08:	2b6e      	cmp	r3, #110	; 0x6e
 8007f0a:	f47f aeba 	bne.w	8007c82 <_strtod_l+0xba>
 8007f0e:	4994      	ldr	r1, [pc, #592]	; (8008160 <_strtod_l+0x598>)
 8007f10:	a81b      	add	r0, sp, #108	; 0x6c
 8007f12:	f001 fdd5 	bl	8009ac0 <__match>
 8007f16:	2800      	cmp	r0, #0
 8007f18:	f43f aeb3 	beq.w	8007c82 <_strtod_l+0xba>
 8007f1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007f1e:	781b      	ldrb	r3, [r3, #0]
 8007f20:	2b28      	cmp	r3, #40	; 0x28
 8007f22:	d10e      	bne.n	8007f42 <_strtod_l+0x37a>
 8007f24:	aa1e      	add	r2, sp, #120	; 0x78
 8007f26:	498f      	ldr	r1, [pc, #572]	; (8008164 <_strtod_l+0x59c>)
 8007f28:	a81b      	add	r0, sp, #108	; 0x6c
 8007f2a:	f001 fddd 	bl	8009ae8 <__hexnan>
 8007f2e:	2805      	cmp	r0, #5
 8007f30:	d107      	bne.n	8007f42 <_strtod_l+0x37a>
 8007f32:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007f34:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8007f38:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 8007f3c:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8007f40:	e681      	b.n	8007c46 <_strtod_l+0x7e>
 8007f42:	f8df a234 	ldr.w	sl, [pc, #564]	; 8008178 <_strtod_l+0x5b0>
 8007f46:	e7d2      	b.n	8007eee <_strtod_l+0x326>
 8007f48:	ebae 0302 	sub.w	r3, lr, r2
 8007f4c:	9307      	str	r3, [sp, #28]
 8007f4e:	9b04      	ldr	r3, [sp, #16]
 8007f50:	9806      	ldr	r0, [sp, #24]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	bf08      	it	eq
 8007f56:	4623      	moveq	r3, r4
 8007f58:	2c10      	cmp	r4, #16
 8007f5a:	9304      	str	r3, [sp, #16]
 8007f5c:	46a0      	mov	r8, r4
 8007f5e:	bfa8      	it	ge
 8007f60:	f04f 0810 	movge.w	r8, #16
 8007f64:	f7f8 fa3e 	bl	80003e4 <__aeabi_ui2d>
 8007f68:	2c09      	cmp	r4, #9
 8007f6a:	4681      	mov	r9, r0
 8007f6c:	468a      	mov	sl, r1
 8007f6e:	dc13      	bgt.n	8007f98 <_strtod_l+0x3d0>
 8007f70:	9b07      	ldr	r3, [sp, #28]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	f43f ae67 	beq.w	8007c46 <_strtod_l+0x7e>
 8007f78:	9b07      	ldr	r3, [sp, #28]
 8007f7a:	dd7e      	ble.n	800807a <_strtod_l+0x4b2>
 8007f7c:	2b16      	cmp	r3, #22
 8007f7e:	dc65      	bgt.n	800804c <_strtod_l+0x484>
 8007f80:	4a79      	ldr	r2, [pc, #484]	; (8008168 <_strtod_l+0x5a0>)
 8007f82:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8007f86:	464a      	mov	r2, r9
 8007f88:	e9de 0100 	ldrd	r0, r1, [lr]
 8007f8c:	4653      	mov	r3, sl
 8007f8e:	f7f8 faa3 	bl	80004d8 <__aeabi_dmul>
 8007f92:	4681      	mov	r9, r0
 8007f94:	468a      	mov	sl, r1
 8007f96:	e656      	b.n	8007c46 <_strtod_l+0x7e>
 8007f98:	4b73      	ldr	r3, [pc, #460]	; (8008168 <_strtod_l+0x5a0>)
 8007f9a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007f9e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007fa2:	f7f8 fa99 	bl	80004d8 <__aeabi_dmul>
 8007fa6:	4606      	mov	r6, r0
 8007fa8:	4628      	mov	r0, r5
 8007faa:	460f      	mov	r7, r1
 8007fac:	f7f8 fa1a 	bl	80003e4 <__aeabi_ui2d>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	4630      	mov	r0, r6
 8007fb6:	4639      	mov	r1, r7
 8007fb8:	f7f8 f8d8 	bl	800016c <__adddf3>
 8007fbc:	2c0f      	cmp	r4, #15
 8007fbe:	4681      	mov	r9, r0
 8007fc0:	468a      	mov	sl, r1
 8007fc2:	ddd5      	ble.n	8007f70 <_strtod_l+0x3a8>
 8007fc4:	9b07      	ldr	r3, [sp, #28]
 8007fc6:	eba4 0808 	sub.w	r8, r4, r8
 8007fca:	4498      	add	r8, r3
 8007fcc:	f1b8 0f00 	cmp.w	r8, #0
 8007fd0:	f340 809a 	ble.w	8008108 <_strtod_l+0x540>
 8007fd4:	f018 030f 	ands.w	r3, r8, #15
 8007fd8:	d00a      	beq.n	8007ff0 <_strtod_l+0x428>
 8007fda:	4963      	ldr	r1, [pc, #396]	; (8008168 <_strtod_l+0x5a0>)
 8007fdc:	464a      	mov	r2, r9
 8007fde:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007fe2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fe6:	4653      	mov	r3, sl
 8007fe8:	f7f8 fa76 	bl	80004d8 <__aeabi_dmul>
 8007fec:	4681      	mov	r9, r0
 8007fee:	468a      	mov	sl, r1
 8007ff0:	f038 080f 	bics.w	r8, r8, #15
 8007ff4:	d077      	beq.n	80080e6 <_strtod_l+0x51e>
 8007ff6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007ffa:	dd4b      	ble.n	8008094 <_strtod_l+0x4cc>
 8007ffc:	f04f 0800 	mov.w	r8, #0
 8008000:	f8cd 8010 	str.w	r8, [sp, #16]
 8008004:	f8cd 8020 	str.w	r8, [sp, #32]
 8008008:	f8cd 8018 	str.w	r8, [sp, #24]
 800800c:	2322      	movs	r3, #34	; 0x22
 800800e:	f04f 0900 	mov.w	r9, #0
 8008012:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8008170 <_strtod_l+0x5a8>
 8008016:	f8cb 3000 	str.w	r3, [fp]
 800801a:	9b08      	ldr	r3, [sp, #32]
 800801c:	2b00      	cmp	r3, #0
 800801e:	f43f ae12 	beq.w	8007c46 <_strtod_l+0x7e>
 8008022:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008024:	4658      	mov	r0, fp
 8008026:	f001 fe5f 	bl	8009ce8 <_Bfree>
 800802a:	9906      	ldr	r1, [sp, #24]
 800802c:	4658      	mov	r0, fp
 800802e:	f001 fe5b 	bl	8009ce8 <_Bfree>
 8008032:	9904      	ldr	r1, [sp, #16]
 8008034:	4658      	mov	r0, fp
 8008036:	f001 fe57 	bl	8009ce8 <_Bfree>
 800803a:	9908      	ldr	r1, [sp, #32]
 800803c:	4658      	mov	r0, fp
 800803e:	f001 fe53 	bl	8009ce8 <_Bfree>
 8008042:	4641      	mov	r1, r8
 8008044:	4658      	mov	r0, fp
 8008046:	f001 fe4f 	bl	8009ce8 <_Bfree>
 800804a:	e5fc      	b.n	8007c46 <_strtod_l+0x7e>
 800804c:	9a07      	ldr	r2, [sp, #28]
 800804e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8008052:	4293      	cmp	r3, r2
 8008054:	dbb6      	blt.n	8007fc4 <_strtod_l+0x3fc>
 8008056:	4d44      	ldr	r5, [pc, #272]	; (8008168 <_strtod_l+0x5a0>)
 8008058:	f1c4 040f 	rsb	r4, r4, #15
 800805c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8008060:	464a      	mov	r2, r9
 8008062:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008066:	4653      	mov	r3, sl
 8008068:	f7f8 fa36 	bl	80004d8 <__aeabi_dmul>
 800806c:	9b07      	ldr	r3, [sp, #28]
 800806e:	1b1c      	subs	r4, r3, r4
 8008070:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8008074:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008078:	e789      	b.n	8007f8e <_strtod_l+0x3c6>
 800807a:	f113 0f16 	cmn.w	r3, #22
 800807e:	dba1      	blt.n	8007fc4 <_strtod_l+0x3fc>
 8008080:	4a39      	ldr	r2, [pc, #228]	; (8008168 <_strtod_l+0x5a0>)
 8008082:	4648      	mov	r0, r9
 8008084:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8008088:	e9d2 2300 	ldrd	r2, r3, [r2]
 800808c:	4651      	mov	r1, sl
 800808e:	f7f8 fb4d 	bl	800072c <__aeabi_ddiv>
 8008092:	e77e      	b.n	8007f92 <_strtod_l+0x3ca>
 8008094:	2300      	movs	r3, #0
 8008096:	4648      	mov	r0, r9
 8008098:	4651      	mov	r1, sl
 800809a:	461d      	mov	r5, r3
 800809c:	4e33      	ldr	r6, [pc, #204]	; (800816c <_strtod_l+0x5a4>)
 800809e:	ea4f 1828 	mov.w	r8, r8, asr #4
 80080a2:	f1b8 0f01 	cmp.w	r8, #1
 80080a6:	dc21      	bgt.n	80080ec <_strtod_l+0x524>
 80080a8:	b10b      	cbz	r3, 80080ae <_strtod_l+0x4e6>
 80080aa:	4681      	mov	r9, r0
 80080ac:	468a      	mov	sl, r1
 80080ae:	4b2f      	ldr	r3, [pc, #188]	; (800816c <_strtod_l+0x5a4>)
 80080b0:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 80080b4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80080b8:	464a      	mov	r2, r9
 80080ba:	e9d5 0100 	ldrd	r0, r1, [r5]
 80080be:	4653      	mov	r3, sl
 80080c0:	f7f8 fa0a 	bl	80004d8 <__aeabi_dmul>
 80080c4:	4b2a      	ldr	r3, [pc, #168]	; (8008170 <_strtod_l+0x5a8>)
 80080c6:	460a      	mov	r2, r1
 80080c8:	400b      	ands	r3, r1
 80080ca:	492a      	ldr	r1, [pc, #168]	; (8008174 <_strtod_l+0x5ac>)
 80080cc:	4681      	mov	r9, r0
 80080ce:	428b      	cmp	r3, r1
 80080d0:	d894      	bhi.n	8007ffc <_strtod_l+0x434>
 80080d2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80080d6:	428b      	cmp	r3, r1
 80080d8:	bf86      	itte	hi
 80080da:	f04f 39ff 	movhi.w	r9, #4294967295	; 0xffffffff
 80080de:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 800817c <_strtod_l+0x5b4>
 80080e2:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 80080e6:	2300      	movs	r3, #0
 80080e8:	9305      	str	r3, [sp, #20]
 80080ea:	e07b      	b.n	80081e4 <_strtod_l+0x61c>
 80080ec:	f018 0f01 	tst.w	r8, #1
 80080f0:	d006      	beq.n	8008100 <_strtod_l+0x538>
 80080f2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80080f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fa:	f7f8 f9ed 	bl	80004d8 <__aeabi_dmul>
 80080fe:	2301      	movs	r3, #1
 8008100:	3501      	adds	r5, #1
 8008102:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008106:	e7cc      	b.n	80080a2 <_strtod_l+0x4da>
 8008108:	d0ed      	beq.n	80080e6 <_strtod_l+0x51e>
 800810a:	f1c8 0800 	rsb	r8, r8, #0
 800810e:	f018 020f 	ands.w	r2, r8, #15
 8008112:	d00a      	beq.n	800812a <_strtod_l+0x562>
 8008114:	4b14      	ldr	r3, [pc, #80]	; (8008168 <_strtod_l+0x5a0>)
 8008116:	4648      	mov	r0, r9
 8008118:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800811c:	4651      	mov	r1, sl
 800811e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008122:	f7f8 fb03 	bl	800072c <__aeabi_ddiv>
 8008126:	4681      	mov	r9, r0
 8008128:	468a      	mov	sl, r1
 800812a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800812e:	d0da      	beq.n	80080e6 <_strtod_l+0x51e>
 8008130:	f1b8 0f1f 	cmp.w	r8, #31
 8008134:	dd24      	ble.n	8008180 <_strtod_l+0x5b8>
 8008136:	f04f 0800 	mov.w	r8, #0
 800813a:	f8cd 8010 	str.w	r8, [sp, #16]
 800813e:	f8cd 8020 	str.w	r8, [sp, #32]
 8008142:	f8cd 8018 	str.w	r8, [sp, #24]
 8008146:	2322      	movs	r3, #34	; 0x22
 8008148:	f04f 0900 	mov.w	r9, #0
 800814c:	f04f 0a00 	mov.w	sl, #0
 8008150:	f8cb 3000 	str.w	r3, [fp]
 8008154:	e761      	b.n	800801a <_strtod_l+0x452>
 8008156:	bf00      	nop
 8008158:	0800b129 	.word	0x0800b129
 800815c:	0800b1b3 	.word	0x0800b1b3
 8008160:	0800b131 	.word	0x0800b131
 8008164:	0800b174 	.word	0x0800b174
 8008168:	0800b1f0 	.word	0x0800b1f0
 800816c:	0800b1c8 	.word	0x0800b1c8
 8008170:	7ff00000 	.word	0x7ff00000
 8008174:	7ca00000 	.word	0x7ca00000
 8008178:	fff80000 	.word	0xfff80000
 800817c:	7fefffff 	.word	0x7fefffff
 8008180:	f018 0310 	ands.w	r3, r8, #16
 8008184:	bf18      	it	ne
 8008186:	236a      	movne	r3, #106	; 0x6a
 8008188:	4648      	mov	r0, r9
 800818a:	9305      	str	r3, [sp, #20]
 800818c:	4651      	mov	r1, sl
 800818e:	2300      	movs	r3, #0
 8008190:	4da1      	ldr	r5, [pc, #644]	; (8008418 <_strtod_l+0x850>)
 8008192:	f1b8 0f00 	cmp.w	r8, #0
 8008196:	f300 8113 	bgt.w	80083c0 <_strtod_l+0x7f8>
 800819a:	b10b      	cbz	r3, 80081a0 <_strtod_l+0x5d8>
 800819c:	4681      	mov	r9, r0
 800819e:	468a      	mov	sl, r1
 80081a0:	9b05      	ldr	r3, [sp, #20]
 80081a2:	b1bb      	cbz	r3, 80081d4 <_strtod_l+0x60c>
 80081a4:	f3ca 530a 	ubfx	r3, sl, #20, #11
 80081a8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	4651      	mov	r1, sl
 80081b0:	dd10      	ble.n	80081d4 <_strtod_l+0x60c>
 80081b2:	2b1f      	cmp	r3, #31
 80081b4:	f340 8110 	ble.w	80083d8 <_strtod_l+0x810>
 80081b8:	2b34      	cmp	r3, #52	; 0x34
 80081ba:	bfd8      	it	le
 80081bc:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 80081c0:	f04f 0900 	mov.w	r9, #0
 80081c4:	bfcf      	iteee	gt
 80081c6:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 80081ca:	3b20      	suble	r3, #32
 80081cc:	fa02 f303 	lslle.w	r3, r2, r3
 80081d0:	ea03 0a01 	andle.w	sl, r3, r1
 80081d4:	2200      	movs	r2, #0
 80081d6:	2300      	movs	r3, #0
 80081d8:	4648      	mov	r0, r9
 80081da:	4651      	mov	r1, sl
 80081dc:	f7f8 fbe4 	bl	80009a8 <__aeabi_dcmpeq>
 80081e0:	2800      	cmp	r0, #0
 80081e2:	d1a8      	bne.n	8008136 <_strtod_l+0x56e>
 80081e4:	9b06      	ldr	r3, [sp, #24]
 80081e6:	9a04      	ldr	r2, [sp, #16]
 80081e8:	9300      	str	r3, [sp, #0]
 80081ea:	9908      	ldr	r1, [sp, #32]
 80081ec:	4623      	mov	r3, r4
 80081ee:	4658      	mov	r0, fp
 80081f0:	f001 fdcc 	bl	8009d8c <__s2b>
 80081f4:	9008      	str	r0, [sp, #32]
 80081f6:	2800      	cmp	r0, #0
 80081f8:	f43f af00 	beq.w	8007ffc <_strtod_l+0x434>
 80081fc:	9a07      	ldr	r2, [sp, #28]
 80081fe:	9b07      	ldr	r3, [sp, #28]
 8008200:	2a00      	cmp	r2, #0
 8008202:	f1c3 0300 	rsb	r3, r3, #0
 8008206:	bfa8      	it	ge
 8008208:	2300      	movge	r3, #0
 800820a:	f04f 0800 	mov.w	r8, #0
 800820e:	930e      	str	r3, [sp, #56]	; 0x38
 8008210:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008214:	9316      	str	r3, [sp, #88]	; 0x58
 8008216:	f8cd 8010 	str.w	r8, [sp, #16]
 800821a:	9b08      	ldr	r3, [sp, #32]
 800821c:	4658      	mov	r0, fp
 800821e:	6859      	ldr	r1, [r3, #4]
 8008220:	f001 fd2e 	bl	8009c80 <_Balloc>
 8008224:	9006      	str	r0, [sp, #24]
 8008226:	2800      	cmp	r0, #0
 8008228:	f43f aef0 	beq.w	800800c <_strtod_l+0x444>
 800822c:	9b08      	ldr	r3, [sp, #32]
 800822e:	300c      	adds	r0, #12
 8008230:	691a      	ldr	r2, [r3, #16]
 8008232:	f103 010c 	add.w	r1, r3, #12
 8008236:	3202      	adds	r2, #2
 8008238:	0092      	lsls	r2, r2, #2
 800823a:	f7fe fded 	bl	8006e18 <memcpy>
 800823e:	ab1e      	add	r3, sp, #120	; 0x78
 8008240:	9301      	str	r3, [sp, #4]
 8008242:	ab1d      	add	r3, sp, #116	; 0x74
 8008244:	9300      	str	r3, [sp, #0]
 8008246:	464a      	mov	r2, r9
 8008248:	4653      	mov	r3, sl
 800824a:	4658      	mov	r0, fp
 800824c:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8008250:	f002 f856 	bl	800a300 <__d2b>
 8008254:	901c      	str	r0, [sp, #112]	; 0x70
 8008256:	2800      	cmp	r0, #0
 8008258:	f43f aed8 	beq.w	800800c <_strtod_l+0x444>
 800825c:	2101      	movs	r1, #1
 800825e:	4658      	mov	r0, fp
 8008260:	f001 fe20 	bl	8009ea4 <__i2b>
 8008264:	9004      	str	r0, [sp, #16]
 8008266:	4603      	mov	r3, r0
 8008268:	2800      	cmp	r0, #0
 800826a:	f43f aecf 	beq.w	800800c <_strtod_l+0x444>
 800826e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8008270:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008272:	2d00      	cmp	r5, #0
 8008274:	bfab      	itete	ge
 8008276:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8008278:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800827a:	18ee      	addge	r6, r5, r3
 800827c:	1b5c      	sublt	r4, r3, r5
 800827e:	9b05      	ldr	r3, [sp, #20]
 8008280:	bfa8      	it	ge
 8008282:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8008284:	eba5 0503 	sub.w	r5, r5, r3
 8008288:	4415      	add	r5, r2
 800828a:	4b64      	ldr	r3, [pc, #400]	; (800841c <_strtod_l+0x854>)
 800828c:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8008290:	bfb8      	it	lt
 8008292:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8008294:	429d      	cmp	r5, r3
 8008296:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800829a:	f280 80af 	bge.w	80083fc <_strtod_l+0x834>
 800829e:	1b5b      	subs	r3, r3, r5
 80082a0:	2b1f      	cmp	r3, #31
 80082a2:	eba2 0203 	sub.w	r2, r2, r3
 80082a6:	f04f 0701 	mov.w	r7, #1
 80082aa:	f300 809c 	bgt.w	80083e6 <_strtod_l+0x81e>
 80082ae:	2500      	movs	r5, #0
 80082b0:	fa07 f303 	lsl.w	r3, r7, r3
 80082b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80082b6:	18b7      	adds	r7, r6, r2
 80082b8:	9b05      	ldr	r3, [sp, #20]
 80082ba:	42be      	cmp	r6, r7
 80082bc:	4414      	add	r4, r2
 80082be:	441c      	add	r4, r3
 80082c0:	4633      	mov	r3, r6
 80082c2:	bfa8      	it	ge
 80082c4:	463b      	movge	r3, r7
 80082c6:	42a3      	cmp	r3, r4
 80082c8:	bfa8      	it	ge
 80082ca:	4623      	movge	r3, r4
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	bfc2      	ittt	gt
 80082d0:	1aff      	subgt	r7, r7, r3
 80082d2:	1ae4      	subgt	r4, r4, r3
 80082d4:	1af6      	subgt	r6, r6, r3
 80082d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80082d8:	b1bb      	cbz	r3, 800830a <_strtod_l+0x742>
 80082da:	461a      	mov	r2, r3
 80082dc:	9904      	ldr	r1, [sp, #16]
 80082de:	4658      	mov	r0, fp
 80082e0:	f001 fe7e 	bl	8009fe0 <__pow5mult>
 80082e4:	9004      	str	r0, [sp, #16]
 80082e6:	2800      	cmp	r0, #0
 80082e8:	f43f ae90 	beq.w	800800c <_strtod_l+0x444>
 80082ec:	4601      	mov	r1, r0
 80082ee:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80082f0:	4658      	mov	r0, fp
 80082f2:	f001 fde0 	bl	8009eb6 <__multiply>
 80082f6:	9009      	str	r0, [sp, #36]	; 0x24
 80082f8:	2800      	cmp	r0, #0
 80082fa:	f43f ae87 	beq.w	800800c <_strtod_l+0x444>
 80082fe:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008300:	4658      	mov	r0, fp
 8008302:	f001 fcf1 	bl	8009ce8 <_Bfree>
 8008306:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008308:	931c      	str	r3, [sp, #112]	; 0x70
 800830a:	2f00      	cmp	r7, #0
 800830c:	dc7a      	bgt.n	8008404 <_strtod_l+0x83c>
 800830e:	9b07      	ldr	r3, [sp, #28]
 8008310:	2b00      	cmp	r3, #0
 8008312:	dd08      	ble.n	8008326 <_strtod_l+0x75e>
 8008314:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008316:	9906      	ldr	r1, [sp, #24]
 8008318:	4658      	mov	r0, fp
 800831a:	f001 fe61 	bl	8009fe0 <__pow5mult>
 800831e:	9006      	str	r0, [sp, #24]
 8008320:	2800      	cmp	r0, #0
 8008322:	f43f ae73 	beq.w	800800c <_strtod_l+0x444>
 8008326:	2c00      	cmp	r4, #0
 8008328:	dd08      	ble.n	800833c <_strtod_l+0x774>
 800832a:	4622      	mov	r2, r4
 800832c:	9906      	ldr	r1, [sp, #24]
 800832e:	4658      	mov	r0, fp
 8008330:	f001 fea4 	bl	800a07c <__lshift>
 8008334:	9006      	str	r0, [sp, #24]
 8008336:	2800      	cmp	r0, #0
 8008338:	f43f ae68 	beq.w	800800c <_strtod_l+0x444>
 800833c:	2e00      	cmp	r6, #0
 800833e:	dd08      	ble.n	8008352 <_strtod_l+0x78a>
 8008340:	4632      	mov	r2, r6
 8008342:	9904      	ldr	r1, [sp, #16]
 8008344:	4658      	mov	r0, fp
 8008346:	f001 fe99 	bl	800a07c <__lshift>
 800834a:	9004      	str	r0, [sp, #16]
 800834c:	2800      	cmp	r0, #0
 800834e:	f43f ae5d 	beq.w	800800c <_strtod_l+0x444>
 8008352:	9a06      	ldr	r2, [sp, #24]
 8008354:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008356:	4658      	mov	r0, fp
 8008358:	f001 fefe 	bl	800a158 <__mdiff>
 800835c:	4680      	mov	r8, r0
 800835e:	2800      	cmp	r0, #0
 8008360:	f43f ae54 	beq.w	800800c <_strtod_l+0x444>
 8008364:	2400      	movs	r4, #0
 8008366:	68c3      	ldr	r3, [r0, #12]
 8008368:	9904      	ldr	r1, [sp, #16]
 800836a:	60c4      	str	r4, [r0, #12]
 800836c:	930c      	str	r3, [sp, #48]	; 0x30
 800836e:	f001 fed9 	bl	800a124 <__mcmp>
 8008372:	42a0      	cmp	r0, r4
 8008374:	da54      	bge.n	8008420 <_strtod_l+0x858>
 8008376:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008378:	b9f3      	cbnz	r3, 80083b8 <_strtod_l+0x7f0>
 800837a:	f1b9 0f00 	cmp.w	r9, #0
 800837e:	d11b      	bne.n	80083b8 <_strtod_l+0x7f0>
 8008380:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8008384:	b9c3      	cbnz	r3, 80083b8 <_strtod_l+0x7f0>
 8008386:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800838a:	0d1b      	lsrs	r3, r3, #20
 800838c:	051b      	lsls	r3, r3, #20
 800838e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008392:	d911      	bls.n	80083b8 <_strtod_l+0x7f0>
 8008394:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8008398:	b91b      	cbnz	r3, 80083a2 <_strtod_l+0x7da>
 800839a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800839e:	2b01      	cmp	r3, #1
 80083a0:	dd0a      	ble.n	80083b8 <_strtod_l+0x7f0>
 80083a2:	4641      	mov	r1, r8
 80083a4:	2201      	movs	r2, #1
 80083a6:	4658      	mov	r0, fp
 80083a8:	f001 fe68 	bl	800a07c <__lshift>
 80083ac:	9904      	ldr	r1, [sp, #16]
 80083ae:	4680      	mov	r8, r0
 80083b0:	f001 feb8 	bl	800a124 <__mcmp>
 80083b4:	2800      	cmp	r0, #0
 80083b6:	dc68      	bgt.n	800848a <_strtod_l+0x8c2>
 80083b8:	9b05      	ldr	r3, [sp, #20]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d172      	bne.n	80084a4 <_strtod_l+0x8dc>
 80083be:	e630      	b.n	8008022 <_strtod_l+0x45a>
 80083c0:	f018 0f01 	tst.w	r8, #1
 80083c4:	d004      	beq.n	80083d0 <_strtod_l+0x808>
 80083c6:	e9d5 2300 	ldrd	r2, r3, [r5]
 80083ca:	f7f8 f885 	bl	80004d8 <__aeabi_dmul>
 80083ce:	2301      	movs	r3, #1
 80083d0:	ea4f 0868 	mov.w	r8, r8, asr #1
 80083d4:	3508      	adds	r5, #8
 80083d6:	e6dc      	b.n	8008192 <_strtod_l+0x5ca>
 80083d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80083dc:	fa02 f303 	lsl.w	r3, r2, r3
 80083e0:	ea03 0909 	and.w	r9, r3, r9
 80083e4:	e6f6      	b.n	80081d4 <_strtod_l+0x60c>
 80083e6:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80083ea:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80083ee:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80083f2:	35e2      	adds	r5, #226	; 0xe2
 80083f4:	fa07 f505 	lsl.w	r5, r7, r5
 80083f8:	970f      	str	r7, [sp, #60]	; 0x3c
 80083fa:	e75c      	b.n	80082b6 <_strtod_l+0x6ee>
 80083fc:	2301      	movs	r3, #1
 80083fe:	2500      	movs	r5, #0
 8008400:	930f      	str	r3, [sp, #60]	; 0x3c
 8008402:	e758      	b.n	80082b6 <_strtod_l+0x6ee>
 8008404:	463a      	mov	r2, r7
 8008406:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008408:	4658      	mov	r0, fp
 800840a:	f001 fe37 	bl	800a07c <__lshift>
 800840e:	901c      	str	r0, [sp, #112]	; 0x70
 8008410:	2800      	cmp	r0, #0
 8008412:	f47f af7c 	bne.w	800830e <_strtod_l+0x746>
 8008416:	e5f9      	b.n	800800c <_strtod_l+0x444>
 8008418:	0800b188 	.word	0x0800b188
 800841c:	fffffc02 	.word	0xfffffc02
 8008420:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008424:	f040 8089 	bne.w	800853a <_strtod_l+0x972>
 8008428:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800842a:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800842e:	b342      	cbz	r2, 8008482 <_strtod_l+0x8ba>
 8008430:	4aaf      	ldr	r2, [pc, #700]	; (80086f0 <_strtod_l+0xb28>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d156      	bne.n	80084e4 <_strtod_l+0x91c>
 8008436:	9b05      	ldr	r3, [sp, #20]
 8008438:	4648      	mov	r0, r9
 800843a:	b1eb      	cbz	r3, 8008478 <_strtod_l+0x8b0>
 800843c:	4653      	mov	r3, sl
 800843e:	4aad      	ldr	r2, [pc, #692]	; (80086f4 <_strtod_l+0xb2c>)
 8008440:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008444:	401a      	ands	r2, r3
 8008446:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800844a:	d818      	bhi.n	800847e <_strtod_l+0x8b6>
 800844c:	0d12      	lsrs	r2, r2, #20
 800844e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008452:	fa01 f303 	lsl.w	r3, r1, r3
 8008456:	4298      	cmp	r0, r3
 8008458:	d144      	bne.n	80084e4 <_strtod_l+0x91c>
 800845a:	4ba7      	ldr	r3, [pc, #668]	; (80086f8 <_strtod_l+0xb30>)
 800845c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800845e:	429a      	cmp	r2, r3
 8008460:	d102      	bne.n	8008468 <_strtod_l+0x8a0>
 8008462:	3001      	adds	r0, #1
 8008464:	f43f add2 	beq.w	800800c <_strtod_l+0x444>
 8008468:	4ba2      	ldr	r3, [pc, #648]	; (80086f4 <_strtod_l+0xb2c>)
 800846a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800846c:	f04f 0900 	mov.w	r9, #0
 8008470:	401a      	ands	r2, r3
 8008472:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 8008476:	e79f      	b.n	80083b8 <_strtod_l+0x7f0>
 8008478:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800847c:	e7eb      	b.n	8008456 <_strtod_l+0x88e>
 800847e:	460b      	mov	r3, r1
 8008480:	e7e9      	b.n	8008456 <_strtod_l+0x88e>
 8008482:	bb7b      	cbnz	r3, 80084e4 <_strtod_l+0x91c>
 8008484:	f1b9 0f00 	cmp.w	r9, #0
 8008488:	d12c      	bne.n	80084e4 <_strtod_l+0x91c>
 800848a:	9905      	ldr	r1, [sp, #20]
 800848c:	4653      	mov	r3, sl
 800848e:	4a99      	ldr	r2, [pc, #612]	; (80086f4 <_strtod_l+0xb2c>)
 8008490:	b1f1      	cbz	r1, 80084d0 <_strtod_l+0x908>
 8008492:	ea02 010a 	and.w	r1, r2, sl
 8008496:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800849a:	dc19      	bgt.n	80084d0 <_strtod_l+0x908>
 800849c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80084a0:	f77f ae51 	ble.w	8008146 <_strtod_l+0x57e>
 80084a4:	2300      	movs	r3, #0
 80084a6:	4a95      	ldr	r2, [pc, #596]	; (80086fc <_strtod_l+0xb34>)
 80084a8:	4648      	mov	r0, r9
 80084aa:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80084ae:	4651      	mov	r1, sl
 80084b0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80084b4:	f7f8 f810 	bl	80004d8 <__aeabi_dmul>
 80084b8:	4681      	mov	r9, r0
 80084ba:	468a      	mov	sl, r1
 80084bc:	2900      	cmp	r1, #0
 80084be:	f47f adb0 	bne.w	8008022 <_strtod_l+0x45a>
 80084c2:	2800      	cmp	r0, #0
 80084c4:	f47f adad 	bne.w	8008022 <_strtod_l+0x45a>
 80084c8:	2322      	movs	r3, #34	; 0x22
 80084ca:	f8cb 3000 	str.w	r3, [fp]
 80084ce:	e5a8      	b.n	8008022 <_strtod_l+0x45a>
 80084d0:	4013      	ands	r3, r2
 80084d2:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80084d6:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 80084da:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80084de:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 80084e2:	e769      	b.n	80083b8 <_strtod_l+0x7f0>
 80084e4:	b19d      	cbz	r5, 800850e <_strtod_l+0x946>
 80084e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084e8:	421d      	tst	r5, r3
 80084ea:	f43f af65 	beq.w	80083b8 <_strtod_l+0x7f0>
 80084ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084f0:	9a05      	ldr	r2, [sp, #20]
 80084f2:	4648      	mov	r0, r9
 80084f4:	4651      	mov	r1, sl
 80084f6:	b173      	cbz	r3, 8008516 <_strtod_l+0x94e>
 80084f8:	f7ff fb42 	bl	8007b80 <sulp>
 80084fc:	4602      	mov	r2, r0
 80084fe:	460b      	mov	r3, r1
 8008500:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008504:	f7f7 fe32 	bl	800016c <__adddf3>
 8008508:	4681      	mov	r9, r0
 800850a:	468a      	mov	sl, r1
 800850c:	e754      	b.n	80083b8 <_strtod_l+0x7f0>
 800850e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008510:	ea13 0f09 	tst.w	r3, r9
 8008514:	e7e9      	b.n	80084ea <_strtod_l+0x922>
 8008516:	f7ff fb33 	bl	8007b80 <sulp>
 800851a:	4602      	mov	r2, r0
 800851c:	460b      	mov	r3, r1
 800851e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008522:	f7f7 fe21 	bl	8000168 <__aeabi_dsub>
 8008526:	2200      	movs	r2, #0
 8008528:	2300      	movs	r3, #0
 800852a:	4681      	mov	r9, r0
 800852c:	468a      	mov	sl, r1
 800852e:	f7f8 fa3b 	bl	80009a8 <__aeabi_dcmpeq>
 8008532:	2800      	cmp	r0, #0
 8008534:	f47f ae07 	bne.w	8008146 <_strtod_l+0x57e>
 8008538:	e73e      	b.n	80083b8 <_strtod_l+0x7f0>
 800853a:	9904      	ldr	r1, [sp, #16]
 800853c:	4640      	mov	r0, r8
 800853e:	f001 ff2e 	bl	800a39e <__ratio>
 8008542:	2200      	movs	r2, #0
 8008544:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008548:	4606      	mov	r6, r0
 800854a:	460f      	mov	r7, r1
 800854c:	f7f8 fa40 	bl	80009d0 <__aeabi_dcmple>
 8008550:	2800      	cmp	r0, #0
 8008552:	d075      	beq.n	8008640 <_strtod_l+0xa78>
 8008554:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008556:	2b00      	cmp	r3, #0
 8008558:	d047      	beq.n	80085ea <_strtod_l+0xa22>
 800855a:	2600      	movs	r6, #0
 800855c:	4f68      	ldr	r7, [pc, #416]	; (8008700 <_strtod_l+0xb38>)
 800855e:	4d68      	ldr	r5, [pc, #416]	; (8008700 <_strtod_l+0xb38>)
 8008560:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008562:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008566:	0d1b      	lsrs	r3, r3, #20
 8008568:	051b      	lsls	r3, r3, #20
 800856a:	930f      	str	r3, [sp, #60]	; 0x3c
 800856c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800856e:	4b65      	ldr	r3, [pc, #404]	; (8008704 <_strtod_l+0xb3c>)
 8008570:	429a      	cmp	r2, r3
 8008572:	f040 80cf 	bne.w	8008714 <_strtod_l+0xb4c>
 8008576:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800857a:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800857e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008580:	4648      	mov	r0, r9
 8008582:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 8008586:	4651      	mov	r1, sl
 8008588:	f001 fe44 	bl	800a214 <__ulp>
 800858c:	4602      	mov	r2, r0
 800858e:	460b      	mov	r3, r1
 8008590:	4630      	mov	r0, r6
 8008592:	4639      	mov	r1, r7
 8008594:	f7f7 ffa0 	bl	80004d8 <__aeabi_dmul>
 8008598:	464a      	mov	r2, r9
 800859a:	4653      	mov	r3, sl
 800859c:	f7f7 fde6 	bl	800016c <__adddf3>
 80085a0:	460b      	mov	r3, r1
 80085a2:	4954      	ldr	r1, [pc, #336]	; (80086f4 <_strtod_l+0xb2c>)
 80085a4:	4a58      	ldr	r2, [pc, #352]	; (8008708 <_strtod_l+0xb40>)
 80085a6:	4019      	ands	r1, r3
 80085a8:	4291      	cmp	r1, r2
 80085aa:	4681      	mov	r9, r0
 80085ac:	d95e      	bls.n	800866c <_strtod_l+0xaa4>
 80085ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085b0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d103      	bne.n	80085c0 <_strtod_l+0x9f8>
 80085b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085ba:	3301      	adds	r3, #1
 80085bc:	f43f ad26 	beq.w	800800c <_strtod_l+0x444>
 80085c0:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80085c4:	f8df a130 	ldr.w	sl, [pc, #304]	; 80086f8 <_strtod_l+0xb30>
 80085c8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80085ca:	4658      	mov	r0, fp
 80085cc:	f001 fb8c 	bl	8009ce8 <_Bfree>
 80085d0:	9906      	ldr	r1, [sp, #24]
 80085d2:	4658      	mov	r0, fp
 80085d4:	f001 fb88 	bl	8009ce8 <_Bfree>
 80085d8:	9904      	ldr	r1, [sp, #16]
 80085da:	4658      	mov	r0, fp
 80085dc:	f001 fb84 	bl	8009ce8 <_Bfree>
 80085e0:	4641      	mov	r1, r8
 80085e2:	4658      	mov	r0, fp
 80085e4:	f001 fb80 	bl	8009ce8 <_Bfree>
 80085e8:	e617      	b.n	800821a <_strtod_l+0x652>
 80085ea:	f1b9 0f00 	cmp.w	r9, #0
 80085ee:	d119      	bne.n	8008624 <_strtod_l+0xa5c>
 80085f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80085f6:	b9e3      	cbnz	r3, 8008632 <_strtod_l+0xa6a>
 80085f8:	2200      	movs	r2, #0
 80085fa:	4b41      	ldr	r3, [pc, #260]	; (8008700 <_strtod_l+0xb38>)
 80085fc:	4630      	mov	r0, r6
 80085fe:	4639      	mov	r1, r7
 8008600:	f7f8 f9dc 	bl	80009bc <__aeabi_dcmplt>
 8008604:	b9c8      	cbnz	r0, 800863a <_strtod_l+0xa72>
 8008606:	2200      	movs	r2, #0
 8008608:	4b40      	ldr	r3, [pc, #256]	; (800870c <_strtod_l+0xb44>)
 800860a:	4630      	mov	r0, r6
 800860c:	4639      	mov	r1, r7
 800860e:	f7f7 ff63 	bl	80004d8 <__aeabi_dmul>
 8008612:	4604      	mov	r4, r0
 8008614:	460d      	mov	r5, r1
 8008616:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800861a:	9418      	str	r4, [sp, #96]	; 0x60
 800861c:	9319      	str	r3, [sp, #100]	; 0x64
 800861e:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8008622:	e79d      	b.n	8008560 <_strtod_l+0x998>
 8008624:	f1b9 0f01 	cmp.w	r9, #1
 8008628:	d103      	bne.n	8008632 <_strtod_l+0xa6a>
 800862a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800862c:	2b00      	cmp	r3, #0
 800862e:	f43f ad8a 	beq.w	8008146 <_strtod_l+0x57e>
 8008632:	2600      	movs	r6, #0
 8008634:	4f36      	ldr	r7, [pc, #216]	; (8008710 <_strtod_l+0xb48>)
 8008636:	2400      	movs	r4, #0
 8008638:	e791      	b.n	800855e <_strtod_l+0x996>
 800863a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800863c:	4d33      	ldr	r5, [pc, #204]	; (800870c <_strtod_l+0xb44>)
 800863e:	e7ea      	b.n	8008616 <_strtod_l+0xa4e>
 8008640:	4b32      	ldr	r3, [pc, #200]	; (800870c <_strtod_l+0xb44>)
 8008642:	2200      	movs	r2, #0
 8008644:	4630      	mov	r0, r6
 8008646:	4639      	mov	r1, r7
 8008648:	f7f7 ff46 	bl	80004d8 <__aeabi_dmul>
 800864c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800864e:	4604      	mov	r4, r0
 8008650:	460d      	mov	r5, r1
 8008652:	b933      	cbnz	r3, 8008662 <_strtod_l+0xa9a>
 8008654:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008658:	9010      	str	r0, [sp, #64]	; 0x40
 800865a:	9311      	str	r3, [sp, #68]	; 0x44
 800865c:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008660:	e77e      	b.n	8008560 <_strtod_l+0x998>
 8008662:	4602      	mov	r2, r0
 8008664:	460b      	mov	r3, r1
 8008666:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800866a:	e7f7      	b.n	800865c <_strtod_l+0xa94>
 800866c:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8008670:	9b05      	ldr	r3, [sp, #20]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d1a8      	bne.n	80085c8 <_strtod_l+0xa00>
 8008676:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800867a:	0d1b      	lsrs	r3, r3, #20
 800867c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800867e:	051b      	lsls	r3, r3, #20
 8008680:	429a      	cmp	r2, r3
 8008682:	4656      	mov	r6, sl
 8008684:	d1a0      	bne.n	80085c8 <_strtod_l+0xa00>
 8008686:	4629      	mov	r1, r5
 8008688:	4620      	mov	r0, r4
 800868a:	f7f8 f9d5 	bl	8000a38 <__aeabi_d2iz>
 800868e:	f7f7 feb9 	bl	8000404 <__aeabi_i2d>
 8008692:	460b      	mov	r3, r1
 8008694:	4602      	mov	r2, r0
 8008696:	4629      	mov	r1, r5
 8008698:	4620      	mov	r0, r4
 800869a:	f7f7 fd65 	bl	8000168 <__aeabi_dsub>
 800869e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086a0:	4604      	mov	r4, r0
 80086a2:	460d      	mov	r5, r1
 80086a4:	b933      	cbnz	r3, 80086b4 <_strtod_l+0xaec>
 80086a6:	f1b9 0f00 	cmp.w	r9, #0
 80086aa:	d103      	bne.n	80086b4 <_strtod_l+0xaec>
 80086ac:	f3ca 0613 	ubfx	r6, sl, #0, #20
 80086b0:	2e00      	cmp	r6, #0
 80086b2:	d06a      	beq.n	800878a <_strtod_l+0xbc2>
 80086b4:	a30a      	add	r3, pc, #40	; (adr r3, 80086e0 <_strtod_l+0xb18>)
 80086b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ba:	4620      	mov	r0, r4
 80086bc:	4629      	mov	r1, r5
 80086be:	f7f8 f97d 	bl	80009bc <__aeabi_dcmplt>
 80086c2:	2800      	cmp	r0, #0
 80086c4:	f47f acad 	bne.w	8008022 <_strtod_l+0x45a>
 80086c8:	a307      	add	r3, pc, #28	; (adr r3, 80086e8 <_strtod_l+0xb20>)
 80086ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ce:	4620      	mov	r0, r4
 80086d0:	4629      	mov	r1, r5
 80086d2:	f7f8 f991 	bl	80009f8 <__aeabi_dcmpgt>
 80086d6:	2800      	cmp	r0, #0
 80086d8:	f43f af76 	beq.w	80085c8 <_strtod_l+0xa00>
 80086dc:	e4a1      	b.n	8008022 <_strtod_l+0x45a>
 80086de:	bf00      	nop
 80086e0:	94a03595 	.word	0x94a03595
 80086e4:	3fdfffff 	.word	0x3fdfffff
 80086e8:	35afe535 	.word	0x35afe535
 80086ec:	3fe00000 	.word	0x3fe00000
 80086f0:	000fffff 	.word	0x000fffff
 80086f4:	7ff00000 	.word	0x7ff00000
 80086f8:	7fefffff 	.word	0x7fefffff
 80086fc:	39500000 	.word	0x39500000
 8008700:	3ff00000 	.word	0x3ff00000
 8008704:	7fe00000 	.word	0x7fe00000
 8008708:	7c9fffff 	.word	0x7c9fffff
 800870c:	3fe00000 	.word	0x3fe00000
 8008710:	bff00000 	.word	0xbff00000
 8008714:	9b05      	ldr	r3, [sp, #20]
 8008716:	b313      	cbz	r3, 800875e <_strtod_l+0xb96>
 8008718:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800871a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800871e:	d81e      	bhi.n	800875e <_strtod_l+0xb96>
 8008720:	a325      	add	r3, pc, #148	; (adr r3, 80087b8 <_strtod_l+0xbf0>)
 8008722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008726:	4620      	mov	r0, r4
 8008728:	4629      	mov	r1, r5
 800872a:	f7f8 f951 	bl	80009d0 <__aeabi_dcmple>
 800872e:	b190      	cbz	r0, 8008756 <_strtod_l+0xb8e>
 8008730:	4629      	mov	r1, r5
 8008732:	4620      	mov	r0, r4
 8008734:	f7f8 f9a8 	bl	8000a88 <__aeabi_d2uiz>
 8008738:	2800      	cmp	r0, #0
 800873a:	bf08      	it	eq
 800873c:	2001      	moveq	r0, #1
 800873e:	f7f7 fe51 	bl	80003e4 <__aeabi_ui2d>
 8008742:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008744:	4604      	mov	r4, r0
 8008746:	460d      	mov	r5, r1
 8008748:	b9d3      	cbnz	r3, 8008780 <_strtod_l+0xbb8>
 800874a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800874e:	9012      	str	r0, [sp, #72]	; 0x48
 8008750:	9313      	str	r3, [sp, #76]	; 0x4c
 8008752:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8008756:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008758:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800875c:	1a9f      	subs	r7, r3, r2
 800875e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008762:	f001 fd57 	bl	800a214 <__ulp>
 8008766:	4602      	mov	r2, r0
 8008768:	460b      	mov	r3, r1
 800876a:	4630      	mov	r0, r6
 800876c:	4639      	mov	r1, r7
 800876e:	f7f7 feb3 	bl	80004d8 <__aeabi_dmul>
 8008772:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008776:	f7f7 fcf9 	bl	800016c <__adddf3>
 800877a:	4681      	mov	r9, r0
 800877c:	468a      	mov	sl, r1
 800877e:	e777      	b.n	8008670 <_strtod_l+0xaa8>
 8008780:	4602      	mov	r2, r0
 8008782:	460b      	mov	r3, r1
 8008784:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8008788:	e7e3      	b.n	8008752 <_strtod_l+0xb8a>
 800878a:	a30d      	add	r3, pc, #52	; (adr r3, 80087c0 <_strtod_l+0xbf8>)
 800878c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008790:	f7f8 f914 	bl	80009bc <__aeabi_dcmplt>
 8008794:	e79f      	b.n	80086d6 <_strtod_l+0xb0e>
 8008796:	2300      	movs	r3, #0
 8008798:	930d      	str	r3, [sp, #52]	; 0x34
 800879a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800879c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800879e:	6013      	str	r3, [r2, #0]
 80087a0:	f7ff ba55 	b.w	8007c4e <_strtod_l+0x86>
 80087a4:	2b65      	cmp	r3, #101	; 0x65
 80087a6:	f04f 0200 	mov.w	r2, #0
 80087aa:	f43f ab42 	beq.w	8007e32 <_strtod_l+0x26a>
 80087ae:	2101      	movs	r1, #1
 80087b0:	4614      	mov	r4, r2
 80087b2:	9105      	str	r1, [sp, #20]
 80087b4:	f7ff babf 	b.w	8007d36 <_strtod_l+0x16e>
 80087b8:	ffc00000 	.word	0xffc00000
 80087bc:	41dfffff 	.word	0x41dfffff
 80087c0:	94a03595 	.word	0x94a03595
 80087c4:	3fcfffff 	.word	0x3fcfffff

080087c8 <_strtod_r>:
 80087c8:	4b05      	ldr	r3, [pc, #20]	; (80087e0 <_strtod_r+0x18>)
 80087ca:	b410      	push	{r4}
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4c05      	ldr	r4, [pc, #20]	; (80087e4 <_strtod_r+0x1c>)
 80087d0:	6a1b      	ldr	r3, [r3, #32]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	bf08      	it	eq
 80087d6:	4623      	moveq	r3, r4
 80087d8:	bc10      	pop	{r4}
 80087da:	f7ff b9f5 	b.w	8007bc8 <_strtod_l>
 80087de:	bf00      	nop
 80087e0:	20000024 	.word	0x20000024
 80087e4:	20000088 	.word	0x20000088

080087e8 <_strtol_l.isra.0>:
 80087e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087ec:	4680      	mov	r8, r0
 80087ee:	4689      	mov	r9, r1
 80087f0:	4692      	mov	sl, r2
 80087f2:	461e      	mov	r6, r3
 80087f4:	460f      	mov	r7, r1
 80087f6:	463d      	mov	r5, r7
 80087f8:	9808      	ldr	r0, [sp, #32]
 80087fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80087fe:	f001 fa03 	bl	8009c08 <__locale_ctype_ptr_l>
 8008802:	4420      	add	r0, r4
 8008804:	7843      	ldrb	r3, [r0, #1]
 8008806:	f013 0308 	ands.w	r3, r3, #8
 800880a:	d132      	bne.n	8008872 <_strtol_l.isra.0+0x8a>
 800880c:	2c2d      	cmp	r4, #45	; 0x2d
 800880e:	d132      	bne.n	8008876 <_strtol_l.isra.0+0x8e>
 8008810:	2201      	movs	r2, #1
 8008812:	787c      	ldrb	r4, [r7, #1]
 8008814:	1cbd      	adds	r5, r7, #2
 8008816:	2e00      	cmp	r6, #0
 8008818:	d05d      	beq.n	80088d6 <_strtol_l.isra.0+0xee>
 800881a:	2e10      	cmp	r6, #16
 800881c:	d109      	bne.n	8008832 <_strtol_l.isra.0+0x4a>
 800881e:	2c30      	cmp	r4, #48	; 0x30
 8008820:	d107      	bne.n	8008832 <_strtol_l.isra.0+0x4a>
 8008822:	782b      	ldrb	r3, [r5, #0]
 8008824:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008828:	2b58      	cmp	r3, #88	; 0x58
 800882a:	d14f      	bne.n	80088cc <_strtol_l.isra.0+0xe4>
 800882c:	2610      	movs	r6, #16
 800882e:	786c      	ldrb	r4, [r5, #1]
 8008830:	3502      	adds	r5, #2
 8008832:	2a00      	cmp	r2, #0
 8008834:	bf14      	ite	ne
 8008836:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800883a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800883e:	2700      	movs	r7, #0
 8008840:	fbb1 fcf6 	udiv	ip, r1, r6
 8008844:	4638      	mov	r0, r7
 8008846:	fb06 1e1c 	mls	lr, r6, ip, r1
 800884a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800884e:	2b09      	cmp	r3, #9
 8008850:	d817      	bhi.n	8008882 <_strtol_l.isra.0+0x9a>
 8008852:	461c      	mov	r4, r3
 8008854:	42a6      	cmp	r6, r4
 8008856:	dd23      	ble.n	80088a0 <_strtol_l.isra.0+0xb8>
 8008858:	1c7b      	adds	r3, r7, #1
 800885a:	d007      	beq.n	800886c <_strtol_l.isra.0+0x84>
 800885c:	4584      	cmp	ip, r0
 800885e:	d31c      	bcc.n	800889a <_strtol_l.isra.0+0xb2>
 8008860:	d101      	bne.n	8008866 <_strtol_l.isra.0+0x7e>
 8008862:	45a6      	cmp	lr, r4
 8008864:	db19      	blt.n	800889a <_strtol_l.isra.0+0xb2>
 8008866:	2701      	movs	r7, #1
 8008868:	fb00 4006 	mla	r0, r0, r6, r4
 800886c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008870:	e7eb      	b.n	800884a <_strtol_l.isra.0+0x62>
 8008872:	462f      	mov	r7, r5
 8008874:	e7bf      	b.n	80087f6 <_strtol_l.isra.0+0xe>
 8008876:	2c2b      	cmp	r4, #43	; 0x2b
 8008878:	bf04      	itt	eq
 800887a:	1cbd      	addeq	r5, r7, #2
 800887c:	787c      	ldrbeq	r4, [r7, #1]
 800887e:	461a      	mov	r2, r3
 8008880:	e7c9      	b.n	8008816 <_strtol_l.isra.0+0x2e>
 8008882:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8008886:	2b19      	cmp	r3, #25
 8008888:	d801      	bhi.n	800888e <_strtol_l.isra.0+0xa6>
 800888a:	3c37      	subs	r4, #55	; 0x37
 800888c:	e7e2      	b.n	8008854 <_strtol_l.isra.0+0x6c>
 800888e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8008892:	2b19      	cmp	r3, #25
 8008894:	d804      	bhi.n	80088a0 <_strtol_l.isra.0+0xb8>
 8008896:	3c57      	subs	r4, #87	; 0x57
 8008898:	e7dc      	b.n	8008854 <_strtol_l.isra.0+0x6c>
 800889a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800889e:	e7e5      	b.n	800886c <_strtol_l.isra.0+0x84>
 80088a0:	1c7b      	adds	r3, r7, #1
 80088a2:	d108      	bne.n	80088b6 <_strtol_l.isra.0+0xce>
 80088a4:	2322      	movs	r3, #34	; 0x22
 80088a6:	4608      	mov	r0, r1
 80088a8:	f8c8 3000 	str.w	r3, [r8]
 80088ac:	f1ba 0f00 	cmp.w	sl, #0
 80088b0:	d107      	bne.n	80088c2 <_strtol_l.isra.0+0xda>
 80088b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088b6:	b102      	cbz	r2, 80088ba <_strtol_l.isra.0+0xd2>
 80088b8:	4240      	negs	r0, r0
 80088ba:	f1ba 0f00 	cmp.w	sl, #0
 80088be:	d0f8      	beq.n	80088b2 <_strtol_l.isra.0+0xca>
 80088c0:	b10f      	cbz	r7, 80088c6 <_strtol_l.isra.0+0xde>
 80088c2:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80088c6:	f8ca 9000 	str.w	r9, [sl]
 80088ca:	e7f2      	b.n	80088b2 <_strtol_l.isra.0+0xca>
 80088cc:	2430      	movs	r4, #48	; 0x30
 80088ce:	2e00      	cmp	r6, #0
 80088d0:	d1af      	bne.n	8008832 <_strtol_l.isra.0+0x4a>
 80088d2:	2608      	movs	r6, #8
 80088d4:	e7ad      	b.n	8008832 <_strtol_l.isra.0+0x4a>
 80088d6:	2c30      	cmp	r4, #48	; 0x30
 80088d8:	d0a3      	beq.n	8008822 <_strtol_l.isra.0+0x3a>
 80088da:	260a      	movs	r6, #10
 80088dc:	e7a9      	b.n	8008832 <_strtol_l.isra.0+0x4a>
	...

080088e0 <_strtol_r>:
 80088e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088e2:	4c06      	ldr	r4, [pc, #24]	; (80088fc <_strtol_r+0x1c>)
 80088e4:	4d06      	ldr	r5, [pc, #24]	; (8008900 <_strtol_r+0x20>)
 80088e6:	6824      	ldr	r4, [r4, #0]
 80088e8:	6a24      	ldr	r4, [r4, #32]
 80088ea:	2c00      	cmp	r4, #0
 80088ec:	bf08      	it	eq
 80088ee:	462c      	moveq	r4, r5
 80088f0:	9400      	str	r4, [sp, #0]
 80088f2:	f7ff ff79 	bl	80087e8 <_strtol_l.isra.0>
 80088f6:	b003      	add	sp, #12
 80088f8:	bd30      	pop	{r4, r5, pc}
 80088fa:	bf00      	nop
 80088fc:	20000024 	.word	0x20000024
 8008900:	20000088 	.word	0x20000088

08008904 <strtol>:
 8008904:	4b08      	ldr	r3, [pc, #32]	; (8008928 <strtol+0x24>)
 8008906:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008908:	681c      	ldr	r4, [r3, #0]
 800890a:	4d08      	ldr	r5, [pc, #32]	; (800892c <strtol+0x28>)
 800890c:	6a23      	ldr	r3, [r4, #32]
 800890e:	2b00      	cmp	r3, #0
 8008910:	bf08      	it	eq
 8008912:	462b      	moveq	r3, r5
 8008914:	9300      	str	r3, [sp, #0]
 8008916:	4613      	mov	r3, r2
 8008918:	460a      	mov	r2, r1
 800891a:	4601      	mov	r1, r0
 800891c:	4620      	mov	r0, r4
 800891e:	f7ff ff63 	bl	80087e8 <_strtol_l.isra.0>
 8008922:	b003      	add	sp, #12
 8008924:	bd30      	pop	{r4, r5, pc}
 8008926:	bf00      	nop
 8008928:	20000024 	.word	0x20000024
 800892c:	20000088 	.word	0x20000088

08008930 <quorem>:
 8008930:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008934:	6903      	ldr	r3, [r0, #16]
 8008936:	690c      	ldr	r4, [r1, #16]
 8008938:	4680      	mov	r8, r0
 800893a:	42a3      	cmp	r3, r4
 800893c:	f2c0 8084 	blt.w	8008a48 <quorem+0x118>
 8008940:	3c01      	subs	r4, #1
 8008942:	f101 0714 	add.w	r7, r1, #20
 8008946:	f100 0614 	add.w	r6, r0, #20
 800894a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800894e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008952:	3501      	adds	r5, #1
 8008954:	fbb0 f5f5 	udiv	r5, r0, r5
 8008958:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800895c:	eb06 030c 	add.w	r3, r6, ip
 8008960:	eb07 090c 	add.w	r9, r7, ip
 8008964:	9301      	str	r3, [sp, #4]
 8008966:	b39d      	cbz	r5, 80089d0 <quorem+0xa0>
 8008968:	f04f 0a00 	mov.w	sl, #0
 800896c:	4638      	mov	r0, r7
 800896e:	46b6      	mov	lr, r6
 8008970:	46d3      	mov	fp, sl
 8008972:	f850 2b04 	ldr.w	r2, [r0], #4
 8008976:	b293      	uxth	r3, r2
 8008978:	fb05 a303 	mla	r3, r5, r3, sl
 800897c:	0c12      	lsrs	r2, r2, #16
 800897e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008982:	fb05 a202 	mla	r2, r5, r2, sl
 8008986:	b29b      	uxth	r3, r3
 8008988:	ebab 0303 	sub.w	r3, fp, r3
 800898c:	f8de b000 	ldr.w	fp, [lr]
 8008990:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008994:	fa1f fb8b 	uxth.w	fp, fp
 8008998:	445b      	add	r3, fp
 800899a:	fa1f fb82 	uxth.w	fp, r2
 800899e:	f8de 2000 	ldr.w	r2, [lr]
 80089a2:	4581      	cmp	r9, r0
 80089a4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80089a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80089ac:	b29b      	uxth	r3, r3
 80089ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80089b2:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80089b6:	f84e 3b04 	str.w	r3, [lr], #4
 80089ba:	d2da      	bcs.n	8008972 <quorem+0x42>
 80089bc:	f856 300c 	ldr.w	r3, [r6, ip]
 80089c0:	b933      	cbnz	r3, 80089d0 <quorem+0xa0>
 80089c2:	9b01      	ldr	r3, [sp, #4]
 80089c4:	3b04      	subs	r3, #4
 80089c6:	429e      	cmp	r6, r3
 80089c8:	461a      	mov	r2, r3
 80089ca:	d331      	bcc.n	8008a30 <quorem+0x100>
 80089cc:	f8c8 4010 	str.w	r4, [r8, #16]
 80089d0:	4640      	mov	r0, r8
 80089d2:	f001 fba7 	bl	800a124 <__mcmp>
 80089d6:	2800      	cmp	r0, #0
 80089d8:	db26      	blt.n	8008a28 <quorem+0xf8>
 80089da:	4630      	mov	r0, r6
 80089dc:	f04f 0c00 	mov.w	ip, #0
 80089e0:	3501      	adds	r5, #1
 80089e2:	f857 1b04 	ldr.w	r1, [r7], #4
 80089e6:	f8d0 e000 	ldr.w	lr, [r0]
 80089ea:	b28b      	uxth	r3, r1
 80089ec:	ebac 0303 	sub.w	r3, ip, r3
 80089f0:	fa1f f28e 	uxth.w	r2, lr
 80089f4:	4413      	add	r3, r2
 80089f6:	0c0a      	lsrs	r2, r1, #16
 80089f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80089fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008a00:	b29b      	uxth	r3, r3
 8008a02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a06:	45b9      	cmp	r9, r7
 8008a08:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008a0c:	f840 3b04 	str.w	r3, [r0], #4
 8008a10:	d2e7      	bcs.n	80089e2 <quorem+0xb2>
 8008a12:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008a16:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8008a1a:	b92a      	cbnz	r2, 8008a28 <quorem+0xf8>
 8008a1c:	3b04      	subs	r3, #4
 8008a1e:	429e      	cmp	r6, r3
 8008a20:	461a      	mov	r2, r3
 8008a22:	d30b      	bcc.n	8008a3c <quorem+0x10c>
 8008a24:	f8c8 4010 	str.w	r4, [r8, #16]
 8008a28:	4628      	mov	r0, r5
 8008a2a:	b003      	add	sp, #12
 8008a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a30:	6812      	ldr	r2, [r2, #0]
 8008a32:	3b04      	subs	r3, #4
 8008a34:	2a00      	cmp	r2, #0
 8008a36:	d1c9      	bne.n	80089cc <quorem+0x9c>
 8008a38:	3c01      	subs	r4, #1
 8008a3a:	e7c4      	b.n	80089c6 <quorem+0x96>
 8008a3c:	6812      	ldr	r2, [r2, #0]
 8008a3e:	3b04      	subs	r3, #4
 8008a40:	2a00      	cmp	r2, #0
 8008a42:	d1ef      	bne.n	8008a24 <quorem+0xf4>
 8008a44:	3c01      	subs	r4, #1
 8008a46:	e7ea      	b.n	8008a1e <quorem+0xee>
 8008a48:	2000      	movs	r0, #0
 8008a4a:	e7ee      	b.n	8008a2a <quorem+0xfa>
 8008a4c:	0000      	movs	r0, r0
	...

08008a50 <_dtoa_r>:
 8008a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a54:	4616      	mov	r6, r2
 8008a56:	461f      	mov	r7, r3
 8008a58:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008a5a:	b095      	sub	sp, #84	; 0x54
 8008a5c:	4604      	mov	r4, r0
 8008a5e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8008a62:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008a66:	b93d      	cbnz	r5, 8008a78 <_dtoa_r+0x28>
 8008a68:	2010      	movs	r0, #16
 8008a6a:	f001 f8e1 	bl	8009c30 <malloc>
 8008a6e:	6260      	str	r0, [r4, #36]	; 0x24
 8008a70:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008a74:	6005      	str	r5, [r0, #0]
 8008a76:	60c5      	str	r5, [r0, #12]
 8008a78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a7a:	6819      	ldr	r1, [r3, #0]
 8008a7c:	b151      	cbz	r1, 8008a94 <_dtoa_r+0x44>
 8008a7e:	685a      	ldr	r2, [r3, #4]
 8008a80:	2301      	movs	r3, #1
 8008a82:	4093      	lsls	r3, r2
 8008a84:	604a      	str	r2, [r1, #4]
 8008a86:	608b      	str	r3, [r1, #8]
 8008a88:	4620      	mov	r0, r4
 8008a8a:	f001 f92d 	bl	8009ce8 <_Bfree>
 8008a8e:	2200      	movs	r2, #0
 8008a90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a92:	601a      	str	r2, [r3, #0]
 8008a94:	1e3b      	subs	r3, r7, #0
 8008a96:	bfaf      	iteee	ge
 8008a98:	2300      	movge	r3, #0
 8008a9a:	2201      	movlt	r2, #1
 8008a9c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008aa0:	9303      	strlt	r3, [sp, #12]
 8008aa2:	bfac      	ite	ge
 8008aa4:	f8c8 3000 	strge.w	r3, [r8]
 8008aa8:	f8c8 2000 	strlt.w	r2, [r8]
 8008aac:	4bae      	ldr	r3, [pc, #696]	; (8008d68 <_dtoa_r+0x318>)
 8008aae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008ab2:	ea33 0308 	bics.w	r3, r3, r8
 8008ab6:	d11b      	bne.n	8008af0 <_dtoa_r+0xa0>
 8008ab8:	f242 730f 	movw	r3, #9999	; 0x270f
 8008abc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008abe:	6013      	str	r3, [r2, #0]
 8008ac0:	9b02      	ldr	r3, [sp, #8]
 8008ac2:	b923      	cbnz	r3, 8008ace <_dtoa_r+0x7e>
 8008ac4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8008ac8:	2800      	cmp	r0, #0
 8008aca:	f000 8545 	beq.w	8009558 <_dtoa_r+0xb08>
 8008ace:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008ad0:	b953      	cbnz	r3, 8008ae8 <_dtoa_r+0x98>
 8008ad2:	4ba6      	ldr	r3, [pc, #664]	; (8008d6c <_dtoa_r+0x31c>)
 8008ad4:	e021      	b.n	8008b1a <_dtoa_r+0xca>
 8008ad6:	4ba6      	ldr	r3, [pc, #664]	; (8008d70 <_dtoa_r+0x320>)
 8008ad8:	9306      	str	r3, [sp, #24]
 8008ada:	3308      	adds	r3, #8
 8008adc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008ade:	6013      	str	r3, [r2, #0]
 8008ae0:	9806      	ldr	r0, [sp, #24]
 8008ae2:	b015      	add	sp, #84	; 0x54
 8008ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ae8:	4ba0      	ldr	r3, [pc, #640]	; (8008d6c <_dtoa_r+0x31c>)
 8008aea:	9306      	str	r3, [sp, #24]
 8008aec:	3303      	adds	r3, #3
 8008aee:	e7f5      	b.n	8008adc <_dtoa_r+0x8c>
 8008af0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008af4:	2200      	movs	r2, #0
 8008af6:	2300      	movs	r3, #0
 8008af8:	4630      	mov	r0, r6
 8008afa:	4639      	mov	r1, r7
 8008afc:	f7f7 ff54 	bl	80009a8 <__aeabi_dcmpeq>
 8008b00:	4682      	mov	sl, r0
 8008b02:	b160      	cbz	r0, 8008b1e <_dtoa_r+0xce>
 8008b04:	2301      	movs	r3, #1
 8008b06:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008b08:	6013      	str	r3, [r2, #0]
 8008b0a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	f000 8520 	beq.w	8009552 <_dtoa_r+0xb02>
 8008b12:	4b98      	ldr	r3, [pc, #608]	; (8008d74 <_dtoa_r+0x324>)
 8008b14:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008b16:	6013      	str	r3, [r2, #0]
 8008b18:	3b01      	subs	r3, #1
 8008b1a:	9306      	str	r3, [sp, #24]
 8008b1c:	e7e0      	b.n	8008ae0 <_dtoa_r+0x90>
 8008b1e:	ab12      	add	r3, sp, #72	; 0x48
 8008b20:	9301      	str	r3, [sp, #4]
 8008b22:	ab13      	add	r3, sp, #76	; 0x4c
 8008b24:	9300      	str	r3, [sp, #0]
 8008b26:	4632      	mov	r2, r6
 8008b28:	463b      	mov	r3, r7
 8008b2a:	4620      	mov	r0, r4
 8008b2c:	f001 fbe8 	bl	800a300 <__d2b>
 8008b30:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008b34:	4683      	mov	fp, r0
 8008b36:	2d00      	cmp	r5, #0
 8008b38:	d07d      	beq.n	8008c36 <_dtoa_r+0x1e6>
 8008b3a:	46b0      	mov	r8, r6
 8008b3c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008b40:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8008b44:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8008b48:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008b4c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8008b50:	2200      	movs	r2, #0
 8008b52:	4b89      	ldr	r3, [pc, #548]	; (8008d78 <_dtoa_r+0x328>)
 8008b54:	4640      	mov	r0, r8
 8008b56:	4649      	mov	r1, r9
 8008b58:	f7f7 fb06 	bl	8000168 <__aeabi_dsub>
 8008b5c:	a37c      	add	r3, pc, #496	; (adr r3, 8008d50 <_dtoa_r+0x300>)
 8008b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b62:	f7f7 fcb9 	bl	80004d8 <__aeabi_dmul>
 8008b66:	a37c      	add	r3, pc, #496	; (adr r3, 8008d58 <_dtoa_r+0x308>)
 8008b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b6c:	f7f7 fafe 	bl	800016c <__adddf3>
 8008b70:	4606      	mov	r6, r0
 8008b72:	4628      	mov	r0, r5
 8008b74:	460f      	mov	r7, r1
 8008b76:	f7f7 fc45 	bl	8000404 <__aeabi_i2d>
 8008b7a:	a379      	add	r3, pc, #484	; (adr r3, 8008d60 <_dtoa_r+0x310>)
 8008b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b80:	f7f7 fcaa 	bl	80004d8 <__aeabi_dmul>
 8008b84:	4602      	mov	r2, r0
 8008b86:	460b      	mov	r3, r1
 8008b88:	4630      	mov	r0, r6
 8008b8a:	4639      	mov	r1, r7
 8008b8c:	f7f7 faee 	bl	800016c <__adddf3>
 8008b90:	4606      	mov	r6, r0
 8008b92:	460f      	mov	r7, r1
 8008b94:	f7f7 ff50 	bl	8000a38 <__aeabi_d2iz>
 8008b98:	2200      	movs	r2, #0
 8008b9a:	4682      	mov	sl, r0
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	4630      	mov	r0, r6
 8008ba0:	4639      	mov	r1, r7
 8008ba2:	f7f7 ff0b 	bl	80009bc <__aeabi_dcmplt>
 8008ba6:	b148      	cbz	r0, 8008bbc <_dtoa_r+0x16c>
 8008ba8:	4650      	mov	r0, sl
 8008baa:	f7f7 fc2b 	bl	8000404 <__aeabi_i2d>
 8008bae:	4632      	mov	r2, r6
 8008bb0:	463b      	mov	r3, r7
 8008bb2:	f7f7 fef9 	bl	80009a8 <__aeabi_dcmpeq>
 8008bb6:	b908      	cbnz	r0, 8008bbc <_dtoa_r+0x16c>
 8008bb8:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008bbc:	f1ba 0f16 	cmp.w	sl, #22
 8008bc0:	d85a      	bhi.n	8008c78 <_dtoa_r+0x228>
 8008bc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008bc6:	496d      	ldr	r1, [pc, #436]	; (8008d7c <_dtoa_r+0x32c>)
 8008bc8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008bcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bd0:	f7f7 ff12 	bl	80009f8 <__aeabi_dcmpgt>
 8008bd4:	2800      	cmp	r0, #0
 8008bd6:	d051      	beq.n	8008c7c <_dtoa_r+0x22c>
 8008bd8:	2300      	movs	r3, #0
 8008bda:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008bde:	930d      	str	r3, [sp, #52]	; 0x34
 8008be0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008be2:	1b5d      	subs	r5, r3, r5
 8008be4:	1e6b      	subs	r3, r5, #1
 8008be6:	9307      	str	r3, [sp, #28]
 8008be8:	bf43      	ittte	mi
 8008bea:	2300      	movmi	r3, #0
 8008bec:	f1c5 0901 	rsbmi	r9, r5, #1
 8008bf0:	9307      	strmi	r3, [sp, #28]
 8008bf2:	f04f 0900 	movpl.w	r9, #0
 8008bf6:	f1ba 0f00 	cmp.w	sl, #0
 8008bfa:	db41      	blt.n	8008c80 <_dtoa_r+0x230>
 8008bfc:	9b07      	ldr	r3, [sp, #28]
 8008bfe:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8008c02:	4453      	add	r3, sl
 8008c04:	9307      	str	r3, [sp, #28]
 8008c06:	2300      	movs	r3, #0
 8008c08:	9308      	str	r3, [sp, #32]
 8008c0a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008c0c:	2b09      	cmp	r3, #9
 8008c0e:	f200 808f 	bhi.w	8008d30 <_dtoa_r+0x2e0>
 8008c12:	2b05      	cmp	r3, #5
 8008c14:	bfc4      	itt	gt
 8008c16:	3b04      	subgt	r3, #4
 8008c18:	931e      	strgt	r3, [sp, #120]	; 0x78
 8008c1a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008c1c:	bfc8      	it	gt
 8008c1e:	2500      	movgt	r5, #0
 8008c20:	f1a3 0302 	sub.w	r3, r3, #2
 8008c24:	bfd8      	it	le
 8008c26:	2501      	movle	r5, #1
 8008c28:	2b03      	cmp	r3, #3
 8008c2a:	f200 808d 	bhi.w	8008d48 <_dtoa_r+0x2f8>
 8008c2e:	e8df f003 	tbb	[pc, r3]
 8008c32:	7d7b      	.short	0x7d7b
 8008c34:	6f2f      	.short	0x6f2f
 8008c36:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008c3a:	441d      	add	r5, r3
 8008c3c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8008c40:	2820      	cmp	r0, #32
 8008c42:	dd13      	ble.n	8008c6c <_dtoa_r+0x21c>
 8008c44:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8008c48:	9b02      	ldr	r3, [sp, #8]
 8008c4a:	fa08 f800 	lsl.w	r8, r8, r0
 8008c4e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008c52:	fa23 f000 	lsr.w	r0, r3, r0
 8008c56:	ea48 0000 	orr.w	r0, r8, r0
 8008c5a:	f7f7 fbc3 	bl	80003e4 <__aeabi_ui2d>
 8008c5e:	2301      	movs	r3, #1
 8008c60:	4680      	mov	r8, r0
 8008c62:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8008c66:	3d01      	subs	r5, #1
 8008c68:	9310      	str	r3, [sp, #64]	; 0x40
 8008c6a:	e771      	b.n	8008b50 <_dtoa_r+0x100>
 8008c6c:	9b02      	ldr	r3, [sp, #8]
 8008c6e:	f1c0 0020 	rsb	r0, r0, #32
 8008c72:	fa03 f000 	lsl.w	r0, r3, r0
 8008c76:	e7f0      	b.n	8008c5a <_dtoa_r+0x20a>
 8008c78:	2301      	movs	r3, #1
 8008c7a:	e7b0      	b.n	8008bde <_dtoa_r+0x18e>
 8008c7c:	900d      	str	r0, [sp, #52]	; 0x34
 8008c7e:	e7af      	b.n	8008be0 <_dtoa_r+0x190>
 8008c80:	f1ca 0300 	rsb	r3, sl, #0
 8008c84:	9308      	str	r3, [sp, #32]
 8008c86:	2300      	movs	r3, #0
 8008c88:	eba9 090a 	sub.w	r9, r9, sl
 8008c8c:	930c      	str	r3, [sp, #48]	; 0x30
 8008c8e:	e7bc      	b.n	8008c0a <_dtoa_r+0x1ba>
 8008c90:	2301      	movs	r3, #1
 8008c92:	9309      	str	r3, [sp, #36]	; 0x24
 8008c94:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	dd74      	ble.n	8008d84 <_dtoa_r+0x334>
 8008c9a:	4698      	mov	r8, r3
 8008c9c:	9304      	str	r3, [sp, #16]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008ca2:	6072      	str	r2, [r6, #4]
 8008ca4:	2204      	movs	r2, #4
 8008ca6:	f102 0014 	add.w	r0, r2, #20
 8008caa:	4298      	cmp	r0, r3
 8008cac:	6871      	ldr	r1, [r6, #4]
 8008cae:	d96e      	bls.n	8008d8e <_dtoa_r+0x33e>
 8008cb0:	4620      	mov	r0, r4
 8008cb2:	f000 ffe5 	bl	8009c80 <_Balloc>
 8008cb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008cb8:	6030      	str	r0, [r6, #0]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f1b8 0f0e 	cmp.w	r8, #14
 8008cc0:	9306      	str	r3, [sp, #24]
 8008cc2:	f200 80ed 	bhi.w	8008ea0 <_dtoa_r+0x450>
 8008cc6:	2d00      	cmp	r5, #0
 8008cc8:	f000 80ea 	beq.w	8008ea0 <_dtoa_r+0x450>
 8008ccc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008cd0:	f1ba 0f00 	cmp.w	sl, #0
 8008cd4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8008cd8:	dd77      	ble.n	8008dca <_dtoa_r+0x37a>
 8008cda:	4a28      	ldr	r2, [pc, #160]	; (8008d7c <_dtoa_r+0x32c>)
 8008cdc:	f00a 030f 	and.w	r3, sl, #15
 8008ce0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8008ce4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008ce8:	06f0      	lsls	r0, r6, #27
 8008cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cee:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008cf2:	d568      	bpl.n	8008dc6 <_dtoa_r+0x376>
 8008cf4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008cf8:	4b21      	ldr	r3, [pc, #132]	; (8008d80 <_dtoa_r+0x330>)
 8008cfa:	2503      	movs	r5, #3
 8008cfc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008d00:	f7f7 fd14 	bl	800072c <__aeabi_ddiv>
 8008d04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d08:	f006 060f 	and.w	r6, r6, #15
 8008d0c:	4f1c      	ldr	r7, [pc, #112]	; (8008d80 <_dtoa_r+0x330>)
 8008d0e:	e04f      	b.n	8008db0 <_dtoa_r+0x360>
 8008d10:	2301      	movs	r3, #1
 8008d12:	9309      	str	r3, [sp, #36]	; 0x24
 8008d14:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008d16:	4453      	add	r3, sl
 8008d18:	f103 0801 	add.w	r8, r3, #1
 8008d1c:	9304      	str	r3, [sp, #16]
 8008d1e:	4643      	mov	r3, r8
 8008d20:	2b01      	cmp	r3, #1
 8008d22:	bfb8      	it	lt
 8008d24:	2301      	movlt	r3, #1
 8008d26:	e7ba      	b.n	8008c9e <_dtoa_r+0x24e>
 8008d28:	2300      	movs	r3, #0
 8008d2a:	e7b2      	b.n	8008c92 <_dtoa_r+0x242>
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	e7f0      	b.n	8008d12 <_dtoa_r+0x2c2>
 8008d30:	2501      	movs	r5, #1
 8008d32:	2300      	movs	r3, #0
 8008d34:	9509      	str	r5, [sp, #36]	; 0x24
 8008d36:	931e      	str	r3, [sp, #120]	; 0x78
 8008d38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	9304      	str	r3, [sp, #16]
 8008d40:	4698      	mov	r8, r3
 8008d42:	2312      	movs	r3, #18
 8008d44:	921f      	str	r2, [sp, #124]	; 0x7c
 8008d46:	e7aa      	b.n	8008c9e <_dtoa_r+0x24e>
 8008d48:	2301      	movs	r3, #1
 8008d4a:	9309      	str	r3, [sp, #36]	; 0x24
 8008d4c:	e7f4      	b.n	8008d38 <_dtoa_r+0x2e8>
 8008d4e:	bf00      	nop
 8008d50:	636f4361 	.word	0x636f4361
 8008d54:	3fd287a7 	.word	0x3fd287a7
 8008d58:	8b60c8b3 	.word	0x8b60c8b3
 8008d5c:	3fc68a28 	.word	0x3fc68a28
 8008d60:	509f79fb 	.word	0x509f79fb
 8008d64:	3fd34413 	.word	0x3fd34413
 8008d68:	7ff00000 	.word	0x7ff00000
 8008d6c:	0800b1b9 	.word	0x0800b1b9
 8008d70:	0800b1b0 	.word	0x0800b1b0
 8008d74:	0800b135 	.word	0x0800b135
 8008d78:	3ff80000 	.word	0x3ff80000
 8008d7c:	0800b1f0 	.word	0x0800b1f0
 8008d80:	0800b1c8 	.word	0x0800b1c8
 8008d84:	2301      	movs	r3, #1
 8008d86:	9304      	str	r3, [sp, #16]
 8008d88:	4698      	mov	r8, r3
 8008d8a:	461a      	mov	r2, r3
 8008d8c:	e7da      	b.n	8008d44 <_dtoa_r+0x2f4>
 8008d8e:	3101      	adds	r1, #1
 8008d90:	6071      	str	r1, [r6, #4]
 8008d92:	0052      	lsls	r2, r2, #1
 8008d94:	e787      	b.n	8008ca6 <_dtoa_r+0x256>
 8008d96:	07f1      	lsls	r1, r6, #31
 8008d98:	d508      	bpl.n	8008dac <_dtoa_r+0x35c>
 8008d9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008d9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008da2:	f7f7 fb99 	bl	80004d8 <__aeabi_dmul>
 8008da6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008daa:	3501      	adds	r5, #1
 8008dac:	1076      	asrs	r6, r6, #1
 8008dae:	3708      	adds	r7, #8
 8008db0:	2e00      	cmp	r6, #0
 8008db2:	d1f0      	bne.n	8008d96 <_dtoa_r+0x346>
 8008db4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008db8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008dbc:	f7f7 fcb6 	bl	800072c <__aeabi_ddiv>
 8008dc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008dc4:	e01b      	b.n	8008dfe <_dtoa_r+0x3ae>
 8008dc6:	2502      	movs	r5, #2
 8008dc8:	e7a0      	b.n	8008d0c <_dtoa_r+0x2bc>
 8008dca:	f000 80a4 	beq.w	8008f16 <_dtoa_r+0x4c6>
 8008dce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008dd2:	f1ca 0600 	rsb	r6, sl, #0
 8008dd6:	4ba0      	ldr	r3, [pc, #640]	; (8009058 <_dtoa_r+0x608>)
 8008dd8:	f006 020f 	and.w	r2, r6, #15
 8008ddc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008de4:	f7f7 fb78 	bl	80004d8 <__aeabi_dmul>
 8008de8:	2502      	movs	r5, #2
 8008dea:	2300      	movs	r3, #0
 8008dec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008df0:	4f9a      	ldr	r7, [pc, #616]	; (800905c <_dtoa_r+0x60c>)
 8008df2:	1136      	asrs	r6, r6, #4
 8008df4:	2e00      	cmp	r6, #0
 8008df6:	f040 8083 	bne.w	8008f00 <_dtoa_r+0x4b0>
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d1e0      	bne.n	8008dc0 <_dtoa_r+0x370>
 8008dfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	f000 808a 	beq.w	8008f1a <_dtoa_r+0x4ca>
 8008e06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e0a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008e0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008e12:	2200      	movs	r2, #0
 8008e14:	4b92      	ldr	r3, [pc, #584]	; (8009060 <_dtoa_r+0x610>)
 8008e16:	f7f7 fdd1 	bl	80009bc <__aeabi_dcmplt>
 8008e1a:	2800      	cmp	r0, #0
 8008e1c:	d07d      	beq.n	8008f1a <_dtoa_r+0x4ca>
 8008e1e:	f1b8 0f00 	cmp.w	r8, #0
 8008e22:	d07a      	beq.n	8008f1a <_dtoa_r+0x4ca>
 8008e24:	9b04      	ldr	r3, [sp, #16]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	dd36      	ble.n	8008e98 <_dtoa_r+0x448>
 8008e2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008e2e:	2200      	movs	r2, #0
 8008e30:	4b8c      	ldr	r3, [pc, #560]	; (8009064 <_dtoa_r+0x614>)
 8008e32:	f7f7 fb51 	bl	80004d8 <__aeabi_dmul>
 8008e36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e3a:	9e04      	ldr	r6, [sp, #16]
 8008e3c:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 8008e40:	3501      	adds	r5, #1
 8008e42:	4628      	mov	r0, r5
 8008e44:	f7f7 fade 	bl	8000404 <__aeabi_i2d>
 8008e48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e4c:	f7f7 fb44 	bl	80004d8 <__aeabi_dmul>
 8008e50:	2200      	movs	r2, #0
 8008e52:	4b85      	ldr	r3, [pc, #532]	; (8009068 <_dtoa_r+0x618>)
 8008e54:	f7f7 f98a 	bl	800016c <__adddf3>
 8008e58:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8008e5c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008e60:	950b      	str	r5, [sp, #44]	; 0x2c
 8008e62:	2e00      	cmp	r6, #0
 8008e64:	d15c      	bne.n	8008f20 <_dtoa_r+0x4d0>
 8008e66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	4b7f      	ldr	r3, [pc, #508]	; (800906c <_dtoa_r+0x61c>)
 8008e6e:	f7f7 f97b 	bl	8000168 <__aeabi_dsub>
 8008e72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e74:	462b      	mov	r3, r5
 8008e76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e7a:	f7f7 fdbd 	bl	80009f8 <__aeabi_dcmpgt>
 8008e7e:	2800      	cmp	r0, #0
 8008e80:	f040 8281 	bne.w	8009386 <_dtoa_r+0x936>
 8008e84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e8a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008e8e:	f7f7 fd95 	bl	80009bc <__aeabi_dcmplt>
 8008e92:	2800      	cmp	r0, #0
 8008e94:	f040 8275 	bne.w	8009382 <_dtoa_r+0x932>
 8008e98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008e9c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ea0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	f2c0 814b 	blt.w	800913e <_dtoa_r+0x6ee>
 8008ea8:	f1ba 0f0e 	cmp.w	sl, #14
 8008eac:	f300 8147 	bgt.w	800913e <_dtoa_r+0x6ee>
 8008eb0:	4b69      	ldr	r3, [pc, #420]	; (8009058 <_dtoa_r+0x608>)
 8008eb2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008ebe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	f280 80d7 	bge.w	8009074 <_dtoa_r+0x624>
 8008ec6:	f1b8 0f00 	cmp.w	r8, #0
 8008eca:	f300 80d3 	bgt.w	8009074 <_dtoa_r+0x624>
 8008ece:	f040 8257 	bne.w	8009380 <_dtoa_r+0x930>
 8008ed2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	4b64      	ldr	r3, [pc, #400]	; (800906c <_dtoa_r+0x61c>)
 8008eda:	f7f7 fafd 	bl	80004d8 <__aeabi_dmul>
 8008ede:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ee2:	f7f7 fd7f 	bl	80009e4 <__aeabi_dcmpge>
 8008ee6:	4646      	mov	r6, r8
 8008ee8:	4647      	mov	r7, r8
 8008eea:	2800      	cmp	r0, #0
 8008eec:	f040 822d 	bne.w	800934a <_dtoa_r+0x8fa>
 8008ef0:	9b06      	ldr	r3, [sp, #24]
 8008ef2:	9a06      	ldr	r2, [sp, #24]
 8008ef4:	1c5d      	adds	r5, r3, #1
 8008ef6:	2331      	movs	r3, #49	; 0x31
 8008ef8:	f10a 0a01 	add.w	sl, sl, #1
 8008efc:	7013      	strb	r3, [r2, #0]
 8008efe:	e228      	b.n	8009352 <_dtoa_r+0x902>
 8008f00:	07f2      	lsls	r2, r6, #31
 8008f02:	d505      	bpl.n	8008f10 <_dtoa_r+0x4c0>
 8008f04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f08:	f7f7 fae6 	bl	80004d8 <__aeabi_dmul>
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	3501      	adds	r5, #1
 8008f10:	1076      	asrs	r6, r6, #1
 8008f12:	3708      	adds	r7, #8
 8008f14:	e76e      	b.n	8008df4 <_dtoa_r+0x3a4>
 8008f16:	2502      	movs	r5, #2
 8008f18:	e771      	b.n	8008dfe <_dtoa_r+0x3ae>
 8008f1a:	4657      	mov	r7, sl
 8008f1c:	4646      	mov	r6, r8
 8008f1e:	e790      	b.n	8008e42 <_dtoa_r+0x3f2>
 8008f20:	4b4d      	ldr	r3, [pc, #308]	; (8009058 <_dtoa_r+0x608>)
 8008f22:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008f26:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8008f2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d048      	beq.n	8008fc2 <_dtoa_r+0x572>
 8008f30:	4602      	mov	r2, r0
 8008f32:	460b      	mov	r3, r1
 8008f34:	2000      	movs	r0, #0
 8008f36:	494e      	ldr	r1, [pc, #312]	; (8009070 <_dtoa_r+0x620>)
 8008f38:	f7f7 fbf8 	bl	800072c <__aeabi_ddiv>
 8008f3c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008f40:	f7f7 f912 	bl	8000168 <__aeabi_dsub>
 8008f44:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008f48:	9d06      	ldr	r5, [sp, #24]
 8008f4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f4e:	f7f7 fd73 	bl	8000a38 <__aeabi_d2iz>
 8008f52:	9011      	str	r0, [sp, #68]	; 0x44
 8008f54:	f7f7 fa56 	bl	8000404 <__aeabi_i2d>
 8008f58:	4602      	mov	r2, r0
 8008f5a:	460b      	mov	r3, r1
 8008f5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f60:	f7f7 f902 	bl	8000168 <__aeabi_dsub>
 8008f64:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f6a:	3330      	adds	r3, #48	; 0x30
 8008f6c:	f805 3b01 	strb.w	r3, [r5], #1
 8008f70:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008f74:	f7f7 fd22 	bl	80009bc <__aeabi_dcmplt>
 8008f78:	2800      	cmp	r0, #0
 8008f7a:	d163      	bne.n	8009044 <_dtoa_r+0x5f4>
 8008f7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f80:	2000      	movs	r0, #0
 8008f82:	4937      	ldr	r1, [pc, #220]	; (8009060 <_dtoa_r+0x610>)
 8008f84:	f7f7 f8f0 	bl	8000168 <__aeabi_dsub>
 8008f88:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008f8c:	f7f7 fd16 	bl	80009bc <__aeabi_dcmplt>
 8008f90:	2800      	cmp	r0, #0
 8008f92:	f040 80b5 	bne.w	8009100 <_dtoa_r+0x6b0>
 8008f96:	9b06      	ldr	r3, [sp, #24]
 8008f98:	1aeb      	subs	r3, r5, r3
 8008f9a:	429e      	cmp	r6, r3
 8008f9c:	f77f af7c 	ble.w	8008e98 <_dtoa_r+0x448>
 8008fa0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	4b2f      	ldr	r3, [pc, #188]	; (8009064 <_dtoa_r+0x614>)
 8008fa8:	f7f7 fa96 	bl	80004d8 <__aeabi_dmul>
 8008fac:	2200      	movs	r2, #0
 8008fae:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008fb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fb6:	4b2b      	ldr	r3, [pc, #172]	; (8009064 <_dtoa_r+0x614>)
 8008fb8:	f7f7 fa8e 	bl	80004d8 <__aeabi_dmul>
 8008fbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fc0:	e7c3      	b.n	8008f4a <_dtoa_r+0x4fa>
 8008fc2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008fc6:	f7f7 fa87 	bl	80004d8 <__aeabi_dmul>
 8008fca:	9b06      	ldr	r3, [sp, #24]
 8008fcc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008fd0:	199d      	adds	r5, r3, r6
 8008fd2:	461e      	mov	r6, r3
 8008fd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fd8:	f7f7 fd2e 	bl	8000a38 <__aeabi_d2iz>
 8008fdc:	9011      	str	r0, [sp, #68]	; 0x44
 8008fde:	f7f7 fa11 	bl	8000404 <__aeabi_i2d>
 8008fe2:	4602      	mov	r2, r0
 8008fe4:	460b      	mov	r3, r1
 8008fe6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fea:	f7f7 f8bd 	bl	8000168 <__aeabi_dsub>
 8008fee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ff0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ff4:	3330      	adds	r3, #48	; 0x30
 8008ff6:	f806 3b01 	strb.w	r3, [r6], #1
 8008ffa:	42ae      	cmp	r6, r5
 8008ffc:	f04f 0200 	mov.w	r2, #0
 8009000:	d124      	bne.n	800904c <_dtoa_r+0x5fc>
 8009002:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009006:	4b1a      	ldr	r3, [pc, #104]	; (8009070 <_dtoa_r+0x620>)
 8009008:	f7f7 f8b0 	bl	800016c <__adddf3>
 800900c:	4602      	mov	r2, r0
 800900e:	460b      	mov	r3, r1
 8009010:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009014:	f7f7 fcf0 	bl	80009f8 <__aeabi_dcmpgt>
 8009018:	2800      	cmp	r0, #0
 800901a:	d171      	bne.n	8009100 <_dtoa_r+0x6b0>
 800901c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009020:	2000      	movs	r0, #0
 8009022:	4913      	ldr	r1, [pc, #76]	; (8009070 <_dtoa_r+0x620>)
 8009024:	f7f7 f8a0 	bl	8000168 <__aeabi_dsub>
 8009028:	4602      	mov	r2, r0
 800902a:	460b      	mov	r3, r1
 800902c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009030:	f7f7 fcc4 	bl	80009bc <__aeabi_dcmplt>
 8009034:	2800      	cmp	r0, #0
 8009036:	f43f af2f 	beq.w	8008e98 <_dtoa_r+0x448>
 800903a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800903e:	1e6a      	subs	r2, r5, #1
 8009040:	2b30      	cmp	r3, #48	; 0x30
 8009042:	d001      	beq.n	8009048 <_dtoa_r+0x5f8>
 8009044:	46ba      	mov	sl, r7
 8009046:	e04a      	b.n	80090de <_dtoa_r+0x68e>
 8009048:	4615      	mov	r5, r2
 800904a:	e7f6      	b.n	800903a <_dtoa_r+0x5ea>
 800904c:	4b05      	ldr	r3, [pc, #20]	; (8009064 <_dtoa_r+0x614>)
 800904e:	f7f7 fa43 	bl	80004d8 <__aeabi_dmul>
 8009052:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009056:	e7bd      	b.n	8008fd4 <_dtoa_r+0x584>
 8009058:	0800b1f0 	.word	0x0800b1f0
 800905c:	0800b1c8 	.word	0x0800b1c8
 8009060:	3ff00000 	.word	0x3ff00000
 8009064:	40240000 	.word	0x40240000
 8009068:	401c0000 	.word	0x401c0000
 800906c:	40140000 	.word	0x40140000
 8009070:	3fe00000 	.word	0x3fe00000
 8009074:	9d06      	ldr	r5, [sp, #24]
 8009076:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800907a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800907e:	4630      	mov	r0, r6
 8009080:	4639      	mov	r1, r7
 8009082:	f7f7 fb53 	bl	800072c <__aeabi_ddiv>
 8009086:	f7f7 fcd7 	bl	8000a38 <__aeabi_d2iz>
 800908a:	4681      	mov	r9, r0
 800908c:	f7f7 f9ba 	bl	8000404 <__aeabi_i2d>
 8009090:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009094:	f7f7 fa20 	bl	80004d8 <__aeabi_dmul>
 8009098:	4602      	mov	r2, r0
 800909a:	460b      	mov	r3, r1
 800909c:	4630      	mov	r0, r6
 800909e:	4639      	mov	r1, r7
 80090a0:	f7f7 f862 	bl	8000168 <__aeabi_dsub>
 80090a4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80090a8:	f805 6b01 	strb.w	r6, [r5], #1
 80090ac:	9e06      	ldr	r6, [sp, #24]
 80090ae:	4602      	mov	r2, r0
 80090b0:	1bae      	subs	r6, r5, r6
 80090b2:	45b0      	cmp	r8, r6
 80090b4:	460b      	mov	r3, r1
 80090b6:	d135      	bne.n	8009124 <_dtoa_r+0x6d4>
 80090b8:	f7f7 f858 	bl	800016c <__adddf3>
 80090bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090c0:	4606      	mov	r6, r0
 80090c2:	460f      	mov	r7, r1
 80090c4:	f7f7 fc98 	bl	80009f8 <__aeabi_dcmpgt>
 80090c8:	b9c8      	cbnz	r0, 80090fe <_dtoa_r+0x6ae>
 80090ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090ce:	4630      	mov	r0, r6
 80090d0:	4639      	mov	r1, r7
 80090d2:	f7f7 fc69 	bl	80009a8 <__aeabi_dcmpeq>
 80090d6:	b110      	cbz	r0, 80090de <_dtoa_r+0x68e>
 80090d8:	f019 0f01 	tst.w	r9, #1
 80090dc:	d10f      	bne.n	80090fe <_dtoa_r+0x6ae>
 80090de:	4659      	mov	r1, fp
 80090e0:	4620      	mov	r0, r4
 80090e2:	f000 fe01 	bl	8009ce8 <_Bfree>
 80090e6:	2300      	movs	r3, #0
 80090e8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80090ea:	702b      	strb	r3, [r5, #0]
 80090ec:	f10a 0301 	add.w	r3, sl, #1
 80090f0:	6013      	str	r3, [r2, #0]
 80090f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	f43f acf3 	beq.w	8008ae0 <_dtoa_r+0x90>
 80090fa:	601d      	str	r5, [r3, #0]
 80090fc:	e4f0      	b.n	8008ae0 <_dtoa_r+0x90>
 80090fe:	4657      	mov	r7, sl
 8009100:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009104:	1e6b      	subs	r3, r5, #1
 8009106:	2a39      	cmp	r2, #57	; 0x39
 8009108:	d106      	bne.n	8009118 <_dtoa_r+0x6c8>
 800910a:	9a06      	ldr	r2, [sp, #24]
 800910c:	429a      	cmp	r2, r3
 800910e:	d107      	bne.n	8009120 <_dtoa_r+0x6d0>
 8009110:	2330      	movs	r3, #48	; 0x30
 8009112:	7013      	strb	r3, [r2, #0]
 8009114:	4613      	mov	r3, r2
 8009116:	3701      	adds	r7, #1
 8009118:	781a      	ldrb	r2, [r3, #0]
 800911a:	3201      	adds	r2, #1
 800911c:	701a      	strb	r2, [r3, #0]
 800911e:	e791      	b.n	8009044 <_dtoa_r+0x5f4>
 8009120:	461d      	mov	r5, r3
 8009122:	e7ed      	b.n	8009100 <_dtoa_r+0x6b0>
 8009124:	2200      	movs	r2, #0
 8009126:	4b99      	ldr	r3, [pc, #612]	; (800938c <_dtoa_r+0x93c>)
 8009128:	f7f7 f9d6 	bl	80004d8 <__aeabi_dmul>
 800912c:	2200      	movs	r2, #0
 800912e:	2300      	movs	r3, #0
 8009130:	4606      	mov	r6, r0
 8009132:	460f      	mov	r7, r1
 8009134:	f7f7 fc38 	bl	80009a8 <__aeabi_dcmpeq>
 8009138:	2800      	cmp	r0, #0
 800913a:	d09e      	beq.n	800907a <_dtoa_r+0x62a>
 800913c:	e7cf      	b.n	80090de <_dtoa_r+0x68e>
 800913e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009140:	2a00      	cmp	r2, #0
 8009142:	f000 8088 	beq.w	8009256 <_dtoa_r+0x806>
 8009146:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009148:	2a01      	cmp	r2, #1
 800914a:	dc6d      	bgt.n	8009228 <_dtoa_r+0x7d8>
 800914c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800914e:	2a00      	cmp	r2, #0
 8009150:	d066      	beq.n	8009220 <_dtoa_r+0x7d0>
 8009152:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009156:	464d      	mov	r5, r9
 8009158:	9e08      	ldr	r6, [sp, #32]
 800915a:	9a07      	ldr	r2, [sp, #28]
 800915c:	2101      	movs	r1, #1
 800915e:	441a      	add	r2, r3
 8009160:	4620      	mov	r0, r4
 8009162:	4499      	add	r9, r3
 8009164:	9207      	str	r2, [sp, #28]
 8009166:	f000 fe9d 	bl	8009ea4 <__i2b>
 800916a:	4607      	mov	r7, r0
 800916c:	2d00      	cmp	r5, #0
 800916e:	dd0b      	ble.n	8009188 <_dtoa_r+0x738>
 8009170:	9b07      	ldr	r3, [sp, #28]
 8009172:	2b00      	cmp	r3, #0
 8009174:	dd08      	ble.n	8009188 <_dtoa_r+0x738>
 8009176:	42ab      	cmp	r3, r5
 8009178:	bfa8      	it	ge
 800917a:	462b      	movge	r3, r5
 800917c:	9a07      	ldr	r2, [sp, #28]
 800917e:	eba9 0903 	sub.w	r9, r9, r3
 8009182:	1aed      	subs	r5, r5, r3
 8009184:	1ad3      	subs	r3, r2, r3
 8009186:	9307      	str	r3, [sp, #28]
 8009188:	9b08      	ldr	r3, [sp, #32]
 800918a:	b1eb      	cbz	r3, 80091c8 <_dtoa_r+0x778>
 800918c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800918e:	2b00      	cmp	r3, #0
 8009190:	d065      	beq.n	800925e <_dtoa_r+0x80e>
 8009192:	b18e      	cbz	r6, 80091b8 <_dtoa_r+0x768>
 8009194:	4639      	mov	r1, r7
 8009196:	4632      	mov	r2, r6
 8009198:	4620      	mov	r0, r4
 800919a:	f000 ff21 	bl	8009fe0 <__pow5mult>
 800919e:	465a      	mov	r2, fp
 80091a0:	4601      	mov	r1, r0
 80091a2:	4607      	mov	r7, r0
 80091a4:	4620      	mov	r0, r4
 80091a6:	f000 fe86 	bl	8009eb6 <__multiply>
 80091aa:	4659      	mov	r1, fp
 80091ac:	900a      	str	r0, [sp, #40]	; 0x28
 80091ae:	4620      	mov	r0, r4
 80091b0:	f000 fd9a 	bl	8009ce8 <_Bfree>
 80091b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091b6:	469b      	mov	fp, r3
 80091b8:	9b08      	ldr	r3, [sp, #32]
 80091ba:	1b9a      	subs	r2, r3, r6
 80091bc:	d004      	beq.n	80091c8 <_dtoa_r+0x778>
 80091be:	4659      	mov	r1, fp
 80091c0:	4620      	mov	r0, r4
 80091c2:	f000 ff0d 	bl	8009fe0 <__pow5mult>
 80091c6:	4683      	mov	fp, r0
 80091c8:	2101      	movs	r1, #1
 80091ca:	4620      	mov	r0, r4
 80091cc:	f000 fe6a 	bl	8009ea4 <__i2b>
 80091d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091d2:	4606      	mov	r6, r0
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	f000 81c6 	beq.w	8009566 <_dtoa_r+0xb16>
 80091da:	461a      	mov	r2, r3
 80091dc:	4601      	mov	r1, r0
 80091de:	4620      	mov	r0, r4
 80091e0:	f000 fefe 	bl	8009fe0 <__pow5mult>
 80091e4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80091e6:	4606      	mov	r6, r0
 80091e8:	2b01      	cmp	r3, #1
 80091ea:	dc3e      	bgt.n	800926a <_dtoa_r+0x81a>
 80091ec:	9b02      	ldr	r3, [sp, #8]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d137      	bne.n	8009262 <_dtoa_r+0x812>
 80091f2:	9b03      	ldr	r3, [sp, #12]
 80091f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d134      	bne.n	8009266 <_dtoa_r+0x816>
 80091fc:	9b03      	ldr	r3, [sp, #12]
 80091fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009202:	0d1b      	lsrs	r3, r3, #20
 8009204:	051b      	lsls	r3, r3, #20
 8009206:	b12b      	cbz	r3, 8009214 <_dtoa_r+0x7c4>
 8009208:	9b07      	ldr	r3, [sp, #28]
 800920a:	f109 0901 	add.w	r9, r9, #1
 800920e:	3301      	adds	r3, #1
 8009210:	9307      	str	r3, [sp, #28]
 8009212:	2301      	movs	r3, #1
 8009214:	9308      	str	r3, [sp, #32]
 8009216:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009218:	2b00      	cmp	r3, #0
 800921a:	d128      	bne.n	800926e <_dtoa_r+0x81e>
 800921c:	2001      	movs	r0, #1
 800921e:	e02e      	b.n	800927e <_dtoa_r+0x82e>
 8009220:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009222:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009226:	e796      	b.n	8009156 <_dtoa_r+0x706>
 8009228:	9b08      	ldr	r3, [sp, #32]
 800922a:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 800922e:	42b3      	cmp	r3, r6
 8009230:	bfb7      	itett	lt
 8009232:	9b08      	ldrlt	r3, [sp, #32]
 8009234:	1b9e      	subge	r6, r3, r6
 8009236:	1af2      	sublt	r2, r6, r3
 8009238:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800923a:	bfbf      	itttt	lt
 800923c:	9608      	strlt	r6, [sp, #32]
 800923e:	189b      	addlt	r3, r3, r2
 8009240:	930c      	strlt	r3, [sp, #48]	; 0x30
 8009242:	2600      	movlt	r6, #0
 8009244:	f1b8 0f00 	cmp.w	r8, #0
 8009248:	bfb9      	ittee	lt
 800924a:	eba9 0508 	sublt.w	r5, r9, r8
 800924e:	2300      	movlt	r3, #0
 8009250:	464d      	movge	r5, r9
 8009252:	4643      	movge	r3, r8
 8009254:	e781      	b.n	800915a <_dtoa_r+0x70a>
 8009256:	9e08      	ldr	r6, [sp, #32]
 8009258:	464d      	mov	r5, r9
 800925a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800925c:	e786      	b.n	800916c <_dtoa_r+0x71c>
 800925e:	9a08      	ldr	r2, [sp, #32]
 8009260:	e7ad      	b.n	80091be <_dtoa_r+0x76e>
 8009262:	2300      	movs	r3, #0
 8009264:	e7d6      	b.n	8009214 <_dtoa_r+0x7c4>
 8009266:	9b02      	ldr	r3, [sp, #8]
 8009268:	e7d4      	b.n	8009214 <_dtoa_r+0x7c4>
 800926a:	2300      	movs	r3, #0
 800926c:	9308      	str	r3, [sp, #32]
 800926e:	6933      	ldr	r3, [r6, #16]
 8009270:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009274:	6918      	ldr	r0, [r3, #16]
 8009276:	f000 fdc7 	bl	8009e08 <__hi0bits>
 800927a:	f1c0 0020 	rsb	r0, r0, #32
 800927e:	9b07      	ldr	r3, [sp, #28]
 8009280:	4418      	add	r0, r3
 8009282:	f010 001f 	ands.w	r0, r0, #31
 8009286:	d047      	beq.n	8009318 <_dtoa_r+0x8c8>
 8009288:	f1c0 0320 	rsb	r3, r0, #32
 800928c:	2b04      	cmp	r3, #4
 800928e:	dd3b      	ble.n	8009308 <_dtoa_r+0x8b8>
 8009290:	9b07      	ldr	r3, [sp, #28]
 8009292:	f1c0 001c 	rsb	r0, r0, #28
 8009296:	4481      	add	r9, r0
 8009298:	4405      	add	r5, r0
 800929a:	4403      	add	r3, r0
 800929c:	9307      	str	r3, [sp, #28]
 800929e:	f1b9 0f00 	cmp.w	r9, #0
 80092a2:	dd05      	ble.n	80092b0 <_dtoa_r+0x860>
 80092a4:	4659      	mov	r1, fp
 80092a6:	464a      	mov	r2, r9
 80092a8:	4620      	mov	r0, r4
 80092aa:	f000 fee7 	bl	800a07c <__lshift>
 80092ae:	4683      	mov	fp, r0
 80092b0:	9b07      	ldr	r3, [sp, #28]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	dd05      	ble.n	80092c2 <_dtoa_r+0x872>
 80092b6:	4631      	mov	r1, r6
 80092b8:	461a      	mov	r2, r3
 80092ba:	4620      	mov	r0, r4
 80092bc:	f000 fede 	bl	800a07c <__lshift>
 80092c0:	4606      	mov	r6, r0
 80092c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092c4:	b353      	cbz	r3, 800931c <_dtoa_r+0x8cc>
 80092c6:	4631      	mov	r1, r6
 80092c8:	4658      	mov	r0, fp
 80092ca:	f000 ff2b 	bl	800a124 <__mcmp>
 80092ce:	2800      	cmp	r0, #0
 80092d0:	da24      	bge.n	800931c <_dtoa_r+0x8cc>
 80092d2:	2300      	movs	r3, #0
 80092d4:	4659      	mov	r1, fp
 80092d6:	220a      	movs	r2, #10
 80092d8:	4620      	mov	r0, r4
 80092da:	f000 fd1c 	bl	8009d16 <__multadd>
 80092de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092e0:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80092e4:	4683      	mov	fp, r0
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	f000 8144 	beq.w	8009574 <_dtoa_r+0xb24>
 80092ec:	2300      	movs	r3, #0
 80092ee:	4639      	mov	r1, r7
 80092f0:	220a      	movs	r2, #10
 80092f2:	4620      	mov	r0, r4
 80092f4:	f000 fd0f 	bl	8009d16 <__multadd>
 80092f8:	9b04      	ldr	r3, [sp, #16]
 80092fa:	4607      	mov	r7, r0
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	dc4d      	bgt.n	800939c <_dtoa_r+0x94c>
 8009300:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009302:	2b02      	cmp	r3, #2
 8009304:	dd4a      	ble.n	800939c <_dtoa_r+0x94c>
 8009306:	e011      	b.n	800932c <_dtoa_r+0x8dc>
 8009308:	d0c9      	beq.n	800929e <_dtoa_r+0x84e>
 800930a:	9a07      	ldr	r2, [sp, #28]
 800930c:	331c      	adds	r3, #28
 800930e:	441a      	add	r2, r3
 8009310:	4499      	add	r9, r3
 8009312:	441d      	add	r5, r3
 8009314:	4613      	mov	r3, r2
 8009316:	e7c1      	b.n	800929c <_dtoa_r+0x84c>
 8009318:	4603      	mov	r3, r0
 800931a:	e7f6      	b.n	800930a <_dtoa_r+0x8ba>
 800931c:	f1b8 0f00 	cmp.w	r8, #0
 8009320:	dc36      	bgt.n	8009390 <_dtoa_r+0x940>
 8009322:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009324:	2b02      	cmp	r3, #2
 8009326:	dd33      	ble.n	8009390 <_dtoa_r+0x940>
 8009328:	f8cd 8010 	str.w	r8, [sp, #16]
 800932c:	9b04      	ldr	r3, [sp, #16]
 800932e:	b963      	cbnz	r3, 800934a <_dtoa_r+0x8fa>
 8009330:	4631      	mov	r1, r6
 8009332:	2205      	movs	r2, #5
 8009334:	4620      	mov	r0, r4
 8009336:	f000 fcee 	bl	8009d16 <__multadd>
 800933a:	4601      	mov	r1, r0
 800933c:	4606      	mov	r6, r0
 800933e:	4658      	mov	r0, fp
 8009340:	f000 fef0 	bl	800a124 <__mcmp>
 8009344:	2800      	cmp	r0, #0
 8009346:	f73f add3 	bgt.w	8008ef0 <_dtoa_r+0x4a0>
 800934a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800934c:	9d06      	ldr	r5, [sp, #24]
 800934e:	ea6f 0a03 	mvn.w	sl, r3
 8009352:	f04f 0900 	mov.w	r9, #0
 8009356:	4631      	mov	r1, r6
 8009358:	4620      	mov	r0, r4
 800935a:	f000 fcc5 	bl	8009ce8 <_Bfree>
 800935e:	2f00      	cmp	r7, #0
 8009360:	f43f aebd 	beq.w	80090de <_dtoa_r+0x68e>
 8009364:	f1b9 0f00 	cmp.w	r9, #0
 8009368:	d005      	beq.n	8009376 <_dtoa_r+0x926>
 800936a:	45b9      	cmp	r9, r7
 800936c:	d003      	beq.n	8009376 <_dtoa_r+0x926>
 800936e:	4649      	mov	r1, r9
 8009370:	4620      	mov	r0, r4
 8009372:	f000 fcb9 	bl	8009ce8 <_Bfree>
 8009376:	4639      	mov	r1, r7
 8009378:	4620      	mov	r0, r4
 800937a:	f000 fcb5 	bl	8009ce8 <_Bfree>
 800937e:	e6ae      	b.n	80090de <_dtoa_r+0x68e>
 8009380:	2600      	movs	r6, #0
 8009382:	4637      	mov	r7, r6
 8009384:	e7e1      	b.n	800934a <_dtoa_r+0x8fa>
 8009386:	46ba      	mov	sl, r7
 8009388:	4637      	mov	r7, r6
 800938a:	e5b1      	b.n	8008ef0 <_dtoa_r+0x4a0>
 800938c:	40240000 	.word	0x40240000
 8009390:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009392:	f8cd 8010 	str.w	r8, [sp, #16]
 8009396:	2b00      	cmp	r3, #0
 8009398:	f000 80f3 	beq.w	8009582 <_dtoa_r+0xb32>
 800939c:	2d00      	cmp	r5, #0
 800939e:	dd05      	ble.n	80093ac <_dtoa_r+0x95c>
 80093a0:	4639      	mov	r1, r7
 80093a2:	462a      	mov	r2, r5
 80093a4:	4620      	mov	r0, r4
 80093a6:	f000 fe69 	bl	800a07c <__lshift>
 80093aa:	4607      	mov	r7, r0
 80093ac:	9b08      	ldr	r3, [sp, #32]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d04c      	beq.n	800944c <_dtoa_r+0x9fc>
 80093b2:	6879      	ldr	r1, [r7, #4]
 80093b4:	4620      	mov	r0, r4
 80093b6:	f000 fc63 	bl	8009c80 <_Balloc>
 80093ba:	4605      	mov	r5, r0
 80093bc:	693a      	ldr	r2, [r7, #16]
 80093be:	f107 010c 	add.w	r1, r7, #12
 80093c2:	3202      	adds	r2, #2
 80093c4:	0092      	lsls	r2, r2, #2
 80093c6:	300c      	adds	r0, #12
 80093c8:	f7fd fd26 	bl	8006e18 <memcpy>
 80093cc:	2201      	movs	r2, #1
 80093ce:	4629      	mov	r1, r5
 80093d0:	4620      	mov	r0, r4
 80093d2:	f000 fe53 	bl	800a07c <__lshift>
 80093d6:	46b9      	mov	r9, r7
 80093d8:	4607      	mov	r7, r0
 80093da:	9b06      	ldr	r3, [sp, #24]
 80093dc:	9307      	str	r3, [sp, #28]
 80093de:	9b02      	ldr	r3, [sp, #8]
 80093e0:	f003 0301 	and.w	r3, r3, #1
 80093e4:	9308      	str	r3, [sp, #32]
 80093e6:	4631      	mov	r1, r6
 80093e8:	4658      	mov	r0, fp
 80093ea:	f7ff faa1 	bl	8008930 <quorem>
 80093ee:	4649      	mov	r1, r9
 80093f0:	4605      	mov	r5, r0
 80093f2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80093f6:	4658      	mov	r0, fp
 80093f8:	f000 fe94 	bl	800a124 <__mcmp>
 80093fc:	463a      	mov	r2, r7
 80093fe:	9002      	str	r0, [sp, #8]
 8009400:	4631      	mov	r1, r6
 8009402:	4620      	mov	r0, r4
 8009404:	f000 fea8 	bl	800a158 <__mdiff>
 8009408:	68c3      	ldr	r3, [r0, #12]
 800940a:	4602      	mov	r2, r0
 800940c:	bb03      	cbnz	r3, 8009450 <_dtoa_r+0xa00>
 800940e:	4601      	mov	r1, r0
 8009410:	9009      	str	r0, [sp, #36]	; 0x24
 8009412:	4658      	mov	r0, fp
 8009414:	f000 fe86 	bl	800a124 <__mcmp>
 8009418:	4603      	mov	r3, r0
 800941a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800941c:	4611      	mov	r1, r2
 800941e:	4620      	mov	r0, r4
 8009420:	9309      	str	r3, [sp, #36]	; 0x24
 8009422:	f000 fc61 	bl	8009ce8 <_Bfree>
 8009426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009428:	b9a3      	cbnz	r3, 8009454 <_dtoa_r+0xa04>
 800942a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800942c:	b992      	cbnz	r2, 8009454 <_dtoa_r+0xa04>
 800942e:	9a08      	ldr	r2, [sp, #32]
 8009430:	b982      	cbnz	r2, 8009454 <_dtoa_r+0xa04>
 8009432:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009436:	d029      	beq.n	800948c <_dtoa_r+0xa3c>
 8009438:	9b02      	ldr	r3, [sp, #8]
 800943a:	2b00      	cmp	r3, #0
 800943c:	dd01      	ble.n	8009442 <_dtoa_r+0x9f2>
 800943e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8009442:	9b07      	ldr	r3, [sp, #28]
 8009444:	1c5d      	adds	r5, r3, #1
 8009446:	f883 8000 	strb.w	r8, [r3]
 800944a:	e784      	b.n	8009356 <_dtoa_r+0x906>
 800944c:	4638      	mov	r0, r7
 800944e:	e7c2      	b.n	80093d6 <_dtoa_r+0x986>
 8009450:	2301      	movs	r3, #1
 8009452:	e7e3      	b.n	800941c <_dtoa_r+0x9cc>
 8009454:	9a02      	ldr	r2, [sp, #8]
 8009456:	2a00      	cmp	r2, #0
 8009458:	db04      	blt.n	8009464 <_dtoa_r+0xa14>
 800945a:	d123      	bne.n	80094a4 <_dtoa_r+0xa54>
 800945c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800945e:	bb0a      	cbnz	r2, 80094a4 <_dtoa_r+0xa54>
 8009460:	9a08      	ldr	r2, [sp, #32]
 8009462:	b9fa      	cbnz	r2, 80094a4 <_dtoa_r+0xa54>
 8009464:	2b00      	cmp	r3, #0
 8009466:	ddec      	ble.n	8009442 <_dtoa_r+0x9f2>
 8009468:	4659      	mov	r1, fp
 800946a:	2201      	movs	r2, #1
 800946c:	4620      	mov	r0, r4
 800946e:	f000 fe05 	bl	800a07c <__lshift>
 8009472:	4631      	mov	r1, r6
 8009474:	4683      	mov	fp, r0
 8009476:	f000 fe55 	bl	800a124 <__mcmp>
 800947a:	2800      	cmp	r0, #0
 800947c:	dc03      	bgt.n	8009486 <_dtoa_r+0xa36>
 800947e:	d1e0      	bne.n	8009442 <_dtoa_r+0x9f2>
 8009480:	f018 0f01 	tst.w	r8, #1
 8009484:	d0dd      	beq.n	8009442 <_dtoa_r+0x9f2>
 8009486:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800948a:	d1d8      	bne.n	800943e <_dtoa_r+0x9ee>
 800948c:	9b07      	ldr	r3, [sp, #28]
 800948e:	9a07      	ldr	r2, [sp, #28]
 8009490:	1c5d      	adds	r5, r3, #1
 8009492:	2339      	movs	r3, #57	; 0x39
 8009494:	7013      	strb	r3, [r2, #0]
 8009496:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800949a:	1e6a      	subs	r2, r5, #1
 800949c:	2b39      	cmp	r3, #57	; 0x39
 800949e:	d04d      	beq.n	800953c <_dtoa_r+0xaec>
 80094a0:	3301      	adds	r3, #1
 80094a2:	e052      	b.n	800954a <_dtoa_r+0xafa>
 80094a4:	9a07      	ldr	r2, [sp, #28]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	f102 0501 	add.w	r5, r2, #1
 80094ac:	dd06      	ble.n	80094bc <_dtoa_r+0xa6c>
 80094ae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80094b2:	d0eb      	beq.n	800948c <_dtoa_r+0xa3c>
 80094b4:	f108 0801 	add.w	r8, r8, #1
 80094b8:	9b07      	ldr	r3, [sp, #28]
 80094ba:	e7c4      	b.n	8009446 <_dtoa_r+0x9f6>
 80094bc:	9b06      	ldr	r3, [sp, #24]
 80094be:	9a04      	ldr	r2, [sp, #16]
 80094c0:	1aeb      	subs	r3, r5, r3
 80094c2:	4293      	cmp	r3, r2
 80094c4:	f805 8c01 	strb.w	r8, [r5, #-1]
 80094c8:	d021      	beq.n	800950e <_dtoa_r+0xabe>
 80094ca:	4659      	mov	r1, fp
 80094cc:	2300      	movs	r3, #0
 80094ce:	220a      	movs	r2, #10
 80094d0:	4620      	mov	r0, r4
 80094d2:	f000 fc20 	bl	8009d16 <__multadd>
 80094d6:	45b9      	cmp	r9, r7
 80094d8:	4683      	mov	fp, r0
 80094da:	f04f 0300 	mov.w	r3, #0
 80094de:	f04f 020a 	mov.w	r2, #10
 80094e2:	4649      	mov	r1, r9
 80094e4:	4620      	mov	r0, r4
 80094e6:	d105      	bne.n	80094f4 <_dtoa_r+0xaa4>
 80094e8:	f000 fc15 	bl	8009d16 <__multadd>
 80094ec:	4681      	mov	r9, r0
 80094ee:	4607      	mov	r7, r0
 80094f0:	9507      	str	r5, [sp, #28]
 80094f2:	e778      	b.n	80093e6 <_dtoa_r+0x996>
 80094f4:	f000 fc0f 	bl	8009d16 <__multadd>
 80094f8:	4639      	mov	r1, r7
 80094fa:	4681      	mov	r9, r0
 80094fc:	2300      	movs	r3, #0
 80094fe:	220a      	movs	r2, #10
 8009500:	4620      	mov	r0, r4
 8009502:	f000 fc08 	bl	8009d16 <__multadd>
 8009506:	4607      	mov	r7, r0
 8009508:	e7f2      	b.n	80094f0 <_dtoa_r+0xaa0>
 800950a:	f04f 0900 	mov.w	r9, #0
 800950e:	4659      	mov	r1, fp
 8009510:	2201      	movs	r2, #1
 8009512:	4620      	mov	r0, r4
 8009514:	f000 fdb2 	bl	800a07c <__lshift>
 8009518:	4631      	mov	r1, r6
 800951a:	4683      	mov	fp, r0
 800951c:	f000 fe02 	bl	800a124 <__mcmp>
 8009520:	2800      	cmp	r0, #0
 8009522:	dcb8      	bgt.n	8009496 <_dtoa_r+0xa46>
 8009524:	d102      	bne.n	800952c <_dtoa_r+0xadc>
 8009526:	f018 0f01 	tst.w	r8, #1
 800952a:	d1b4      	bne.n	8009496 <_dtoa_r+0xa46>
 800952c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009530:	1e6a      	subs	r2, r5, #1
 8009532:	2b30      	cmp	r3, #48	; 0x30
 8009534:	f47f af0f 	bne.w	8009356 <_dtoa_r+0x906>
 8009538:	4615      	mov	r5, r2
 800953a:	e7f7      	b.n	800952c <_dtoa_r+0xadc>
 800953c:	9b06      	ldr	r3, [sp, #24]
 800953e:	4293      	cmp	r3, r2
 8009540:	d105      	bne.n	800954e <_dtoa_r+0xafe>
 8009542:	2331      	movs	r3, #49	; 0x31
 8009544:	9a06      	ldr	r2, [sp, #24]
 8009546:	f10a 0a01 	add.w	sl, sl, #1
 800954a:	7013      	strb	r3, [r2, #0]
 800954c:	e703      	b.n	8009356 <_dtoa_r+0x906>
 800954e:	4615      	mov	r5, r2
 8009550:	e7a1      	b.n	8009496 <_dtoa_r+0xa46>
 8009552:	4b17      	ldr	r3, [pc, #92]	; (80095b0 <_dtoa_r+0xb60>)
 8009554:	f7ff bae1 	b.w	8008b1a <_dtoa_r+0xca>
 8009558:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800955a:	2b00      	cmp	r3, #0
 800955c:	f47f aabb 	bne.w	8008ad6 <_dtoa_r+0x86>
 8009560:	4b14      	ldr	r3, [pc, #80]	; (80095b4 <_dtoa_r+0xb64>)
 8009562:	f7ff bada 	b.w	8008b1a <_dtoa_r+0xca>
 8009566:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009568:	2b01      	cmp	r3, #1
 800956a:	f77f ae3f 	ble.w	80091ec <_dtoa_r+0x79c>
 800956e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009570:	9308      	str	r3, [sp, #32]
 8009572:	e653      	b.n	800921c <_dtoa_r+0x7cc>
 8009574:	9b04      	ldr	r3, [sp, #16]
 8009576:	2b00      	cmp	r3, #0
 8009578:	dc03      	bgt.n	8009582 <_dtoa_r+0xb32>
 800957a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800957c:	2b02      	cmp	r3, #2
 800957e:	f73f aed5 	bgt.w	800932c <_dtoa_r+0x8dc>
 8009582:	9d06      	ldr	r5, [sp, #24]
 8009584:	4631      	mov	r1, r6
 8009586:	4658      	mov	r0, fp
 8009588:	f7ff f9d2 	bl	8008930 <quorem>
 800958c:	9b06      	ldr	r3, [sp, #24]
 800958e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009592:	f805 8b01 	strb.w	r8, [r5], #1
 8009596:	9a04      	ldr	r2, [sp, #16]
 8009598:	1aeb      	subs	r3, r5, r3
 800959a:	429a      	cmp	r2, r3
 800959c:	ddb5      	ble.n	800950a <_dtoa_r+0xaba>
 800959e:	4659      	mov	r1, fp
 80095a0:	2300      	movs	r3, #0
 80095a2:	220a      	movs	r2, #10
 80095a4:	4620      	mov	r0, r4
 80095a6:	f000 fbb6 	bl	8009d16 <__multadd>
 80095aa:	4683      	mov	fp, r0
 80095ac:	e7ea      	b.n	8009584 <_dtoa_r+0xb34>
 80095ae:	bf00      	nop
 80095b0:	0800b134 	.word	0x0800b134
 80095b4:	0800b1b0 	.word	0x0800b1b0

080095b8 <rshift>:
 80095b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095ba:	6906      	ldr	r6, [r0, #16]
 80095bc:	114b      	asrs	r3, r1, #5
 80095be:	429e      	cmp	r6, r3
 80095c0:	f100 0414 	add.w	r4, r0, #20
 80095c4:	dd31      	ble.n	800962a <rshift+0x72>
 80095c6:	f011 011f 	ands.w	r1, r1, #31
 80095ca:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80095ce:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80095d2:	d108      	bne.n	80095e6 <rshift+0x2e>
 80095d4:	4621      	mov	r1, r4
 80095d6:	42b2      	cmp	r2, r6
 80095d8:	460b      	mov	r3, r1
 80095da:	d211      	bcs.n	8009600 <rshift+0x48>
 80095dc:	f852 3b04 	ldr.w	r3, [r2], #4
 80095e0:	f841 3b04 	str.w	r3, [r1], #4
 80095e4:	e7f7      	b.n	80095d6 <rshift+0x1e>
 80095e6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80095ea:	4623      	mov	r3, r4
 80095ec:	f1c1 0c20 	rsb	ip, r1, #32
 80095f0:	40cd      	lsrs	r5, r1
 80095f2:	3204      	adds	r2, #4
 80095f4:	42b2      	cmp	r2, r6
 80095f6:	4617      	mov	r7, r2
 80095f8:	d30d      	bcc.n	8009616 <rshift+0x5e>
 80095fa:	601d      	str	r5, [r3, #0]
 80095fc:	b105      	cbz	r5, 8009600 <rshift+0x48>
 80095fe:	3304      	adds	r3, #4
 8009600:	42a3      	cmp	r3, r4
 8009602:	eba3 0204 	sub.w	r2, r3, r4
 8009606:	bf08      	it	eq
 8009608:	2300      	moveq	r3, #0
 800960a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800960e:	6102      	str	r2, [r0, #16]
 8009610:	bf08      	it	eq
 8009612:	6143      	streq	r3, [r0, #20]
 8009614:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009616:	683f      	ldr	r7, [r7, #0]
 8009618:	fa07 f70c 	lsl.w	r7, r7, ip
 800961c:	433d      	orrs	r5, r7
 800961e:	f843 5b04 	str.w	r5, [r3], #4
 8009622:	f852 5b04 	ldr.w	r5, [r2], #4
 8009626:	40cd      	lsrs	r5, r1
 8009628:	e7e4      	b.n	80095f4 <rshift+0x3c>
 800962a:	4623      	mov	r3, r4
 800962c:	e7e8      	b.n	8009600 <rshift+0x48>

0800962e <__hexdig_fun>:
 800962e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009632:	2b09      	cmp	r3, #9
 8009634:	d802      	bhi.n	800963c <__hexdig_fun+0xe>
 8009636:	3820      	subs	r0, #32
 8009638:	b2c0      	uxtb	r0, r0
 800963a:	4770      	bx	lr
 800963c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009640:	2b05      	cmp	r3, #5
 8009642:	d801      	bhi.n	8009648 <__hexdig_fun+0x1a>
 8009644:	3847      	subs	r0, #71	; 0x47
 8009646:	e7f7      	b.n	8009638 <__hexdig_fun+0xa>
 8009648:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800964c:	2b05      	cmp	r3, #5
 800964e:	d801      	bhi.n	8009654 <__hexdig_fun+0x26>
 8009650:	3827      	subs	r0, #39	; 0x27
 8009652:	e7f1      	b.n	8009638 <__hexdig_fun+0xa>
 8009654:	2000      	movs	r0, #0
 8009656:	4770      	bx	lr

08009658 <__gethex>:
 8009658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800965c:	b08b      	sub	sp, #44	; 0x2c
 800965e:	9002      	str	r0, [sp, #8]
 8009660:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009662:	468a      	mov	sl, r1
 8009664:	4690      	mov	r8, r2
 8009666:	9306      	str	r3, [sp, #24]
 8009668:	f000 fad1 	bl	8009c0e <__localeconv_l>
 800966c:	6803      	ldr	r3, [r0, #0]
 800966e:	f04f 0b00 	mov.w	fp, #0
 8009672:	4618      	mov	r0, r3
 8009674:	9303      	str	r3, [sp, #12]
 8009676:	f7f6 fd6b 	bl	8000150 <strlen>
 800967a:	9b03      	ldr	r3, [sp, #12]
 800967c:	9001      	str	r0, [sp, #4]
 800967e:	4403      	add	r3, r0
 8009680:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009684:	9307      	str	r3, [sp, #28]
 8009686:	f8da 3000 	ldr.w	r3, [sl]
 800968a:	3302      	adds	r3, #2
 800968c:	461f      	mov	r7, r3
 800968e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009692:	2830      	cmp	r0, #48	; 0x30
 8009694:	d06c      	beq.n	8009770 <__gethex+0x118>
 8009696:	f7ff ffca 	bl	800962e <__hexdig_fun>
 800969a:	4604      	mov	r4, r0
 800969c:	2800      	cmp	r0, #0
 800969e:	d16a      	bne.n	8009776 <__gethex+0x11e>
 80096a0:	9a01      	ldr	r2, [sp, #4]
 80096a2:	9903      	ldr	r1, [sp, #12]
 80096a4:	4638      	mov	r0, r7
 80096a6:	f001 f8f9 	bl	800a89c <strncmp>
 80096aa:	2800      	cmp	r0, #0
 80096ac:	d166      	bne.n	800977c <__gethex+0x124>
 80096ae:	9b01      	ldr	r3, [sp, #4]
 80096b0:	5cf8      	ldrb	r0, [r7, r3]
 80096b2:	18fe      	adds	r6, r7, r3
 80096b4:	f7ff ffbb 	bl	800962e <__hexdig_fun>
 80096b8:	2800      	cmp	r0, #0
 80096ba:	d062      	beq.n	8009782 <__gethex+0x12a>
 80096bc:	4633      	mov	r3, r6
 80096be:	7818      	ldrb	r0, [r3, #0]
 80096c0:	461f      	mov	r7, r3
 80096c2:	2830      	cmp	r0, #48	; 0x30
 80096c4:	f103 0301 	add.w	r3, r3, #1
 80096c8:	d0f9      	beq.n	80096be <__gethex+0x66>
 80096ca:	f7ff ffb0 	bl	800962e <__hexdig_fun>
 80096ce:	fab0 f580 	clz	r5, r0
 80096d2:	4634      	mov	r4, r6
 80096d4:	f04f 0b01 	mov.w	fp, #1
 80096d8:	096d      	lsrs	r5, r5, #5
 80096da:	463a      	mov	r2, r7
 80096dc:	4616      	mov	r6, r2
 80096de:	7830      	ldrb	r0, [r6, #0]
 80096e0:	3201      	adds	r2, #1
 80096e2:	f7ff ffa4 	bl	800962e <__hexdig_fun>
 80096e6:	2800      	cmp	r0, #0
 80096e8:	d1f8      	bne.n	80096dc <__gethex+0x84>
 80096ea:	9a01      	ldr	r2, [sp, #4]
 80096ec:	9903      	ldr	r1, [sp, #12]
 80096ee:	4630      	mov	r0, r6
 80096f0:	f001 f8d4 	bl	800a89c <strncmp>
 80096f4:	b950      	cbnz	r0, 800970c <__gethex+0xb4>
 80096f6:	b954      	cbnz	r4, 800970e <__gethex+0xb6>
 80096f8:	9b01      	ldr	r3, [sp, #4]
 80096fa:	18f4      	adds	r4, r6, r3
 80096fc:	4622      	mov	r2, r4
 80096fe:	4616      	mov	r6, r2
 8009700:	7830      	ldrb	r0, [r6, #0]
 8009702:	3201      	adds	r2, #1
 8009704:	f7ff ff93 	bl	800962e <__hexdig_fun>
 8009708:	2800      	cmp	r0, #0
 800970a:	d1f8      	bne.n	80096fe <__gethex+0xa6>
 800970c:	b10c      	cbz	r4, 8009712 <__gethex+0xba>
 800970e:	1ba4      	subs	r4, r4, r6
 8009710:	00a4      	lsls	r4, r4, #2
 8009712:	7833      	ldrb	r3, [r6, #0]
 8009714:	2b50      	cmp	r3, #80	; 0x50
 8009716:	d001      	beq.n	800971c <__gethex+0xc4>
 8009718:	2b70      	cmp	r3, #112	; 0x70
 800971a:	d140      	bne.n	800979e <__gethex+0x146>
 800971c:	7873      	ldrb	r3, [r6, #1]
 800971e:	2b2b      	cmp	r3, #43	; 0x2b
 8009720:	d031      	beq.n	8009786 <__gethex+0x12e>
 8009722:	2b2d      	cmp	r3, #45	; 0x2d
 8009724:	d033      	beq.n	800978e <__gethex+0x136>
 8009726:	f04f 0900 	mov.w	r9, #0
 800972a:	1c71      	adds	r1, r6, #1
 800972c:	7808      	ldrb	r0, [r1, #0]
 800972e:	f7ff ff7e 	bl	800962e <__hexdig_fun>
 8009732:	1e43      	subs	r3, r0, #1
 8009734:	b2db      	uxtb	r3, r3
 8009736:	2b18      	cmp	r3, #24
 8009738:	d831      	bhi.n	800979e <__gethex+0x146>
 800973a:	f1a0 0210 	sub.w	r2, r0, #16
 800973e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009742:	f7ff ff74 	bl	800962e <__hexdig_fun>
 8009746:	1e43      	subs	r3, r0, #1
 8009748:	b2db      	uxtb	r3, r3
 800974a:	2b18      	cmp	r3, #24
 800974c:	d922      	bls.n	8009794 <__gethex+0x13c>
 800974e:	f1b9 0f00 	cmp.w	r9, #0
 8009752:	d000      	beq.n	8009756 <__gethex+0xfe>
 8009754:	4252      	negs	r2, r2
 8009756:	4414      	add	r4, r2
 8009758:	f8ca 1000 	str.w	r1, [sl]
 800975c:	b30d      	cbz	r5, 80097a2 <__gethex+0x14a>
 800975e:	f1bb 0f00 	cmp.w	fp, #0
 8009762:	bf0c      	ite	eq
 8009764:	2706      	moveq	r7, #6
 8009766:	2700      	movne	r7, #0
 8009768:	4638      	mov	r0, r7
 800976a:	b00b      	add	sp, #44	; 0x2c
 800976c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009770:	f10b 0b01 	add.w	fp, fp, #1
 8009774:	e78a      	b.n	800968c <__gethex+0x34>
 8009776:	2500      	movs	r5, #0
 8009778:	462c      	mov	r4, r5
 800977a:	e7ae      	b.n	80096da <__gethex+0x82>
 800977c:	463e      	mov	r6, r7
 800977e:	2501      	movs	r5, #1
 8009780:	e7c7      	b.n	8009712 <__gethex+0xba>
 8009782:	4604      	mov	r4, r0
 8009784:	e7fb      	b.n	800977e <__gethex+0x126>
 8009786:	f04f 0900 	mov.w	r9, #0
 800978a:	1cb1      	adds	r1, r6, #2
 800978c:	e7ce      	b.n	800972c <__gethex+0xd4>
 800978e:	f04f 0901 	mov.w	r9, #1
 8009792:	e7fa      	b.n	800978a <__gethex+0x132>
 8009794:	230a      	movs	r3, #10
 8009796:	fb03 0202 	mla	r2, r3, r2, r0
 800979a:	3a10      	subs	r2, #16
 800979c:	e7cf      	b.n	800973e <__gethex+0xe6>
 800979e:	4631      	mov	r1, r6
 80097a0:	e7da      	b.n	8009758 <__gethex+0x100>
 80097a2:	4629      	mov	r1, r5
 80097a4:	1bf3      	subs	r3, r6, r7
 80097a6:	3b01      	subs	r3, #1
 80097a8:	2b07      	cmp	r3, #7
 80097aa:	dc49      	bgt.n	8009840 <__gethex+0x1e8>
 80097ac:	9802      	ldr	r0, [sp, #8]
 80097ae:	f000 fa67 	bl	8009c80 <_Balloc>
 80097b2:	f04f 0b00 	mov.w	fp, #0
 80097b6:	4605      	mov	r5, r0
 80097b8:	46da      	mov	sl, fp
 80097ba:	9b01      	ldr	r3, [sp, #4]
 80097bc:	f100 0914 	add.w	r9, r0, #20
 80097c0:	f1c3 0301 	rsb	r3, r3, #1
 80097c4:	f8cd 9010 	str.w	r9, [sp, #16]
 80097c8:	9308      	str	r3, [sp, #32]
 80097ca:	42b7      	cmp	r7, r6
 80097cc:	d33b      	bcc.n	8009846 <__gethex+0x1ee>
 80097ce:	9804      	ldr	r0, [sp, #16]
 80097d0:	f840 ab04 	str.w	sl, [r0], #4
 80097d4:	eba0 0009 	sub.w	r0, r0, r9
 80097d8:	1080      	asrs	r0, r0, #2
 80097da:	6128      	str	r0, [r5, #16]
 80097dc:	0147      	lsls	r7, r0, #5
 80097de:	4650      	mov	r0, sl
 80097e0:	f000 fb12 	bl	8009e08 <__hi0bits>
 80097e4:	f8d8 6000 	ldr.w	r6, [r8]
 80097e8:	1a3f      	subs	r7, r7, r0
 80097ea:	42b7      	cmp	r7, r6
 80097ec:	dd64      	ble.n	80098b8 <__gethex+0x260>
 80097ee:	1bbf      	subs	r7, r7, r6
 80097f0:	4639      	mov	r1, r7
 80097f2:	4628      	mov	r0, r5
 80097f4:	f000 fe1b 	bl	800a42e <__any_on>
 80097f8:	4682      	mov	sl, r0
 80097fa:	b178      	cbz	r0, 800981c <__gethex+0x1c4>
 80097fc:	f04f 0a01 	mov.w	sl, #1
 8009800:	1e7b      	subs	r3, r7, #1
 8009802:	1159      	asrs	r1, r3, #5
 8009804:	f003 021f 	and.w	r2, r3, #31
 8009808:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800980c:	fa0a f202 	lsl.w	r2, sl, r2
 8009810:	420a      	tst	r2, r1
 8009812:	d003      	beq.n	800981c <__gethex+0x1c4>
 8009814:	4553      	cmp	r3, sl
 8009816:	dc46      	bgt.n	80098a6 <__gethex+0x24e>
 8009818:	f04f 0a02 	mov.w	sl, #2
 800981c:	4639      	mov	r1, r7
 800981e:	4628      	mov	r0, r5
 8009820:	f7ff feca 	bl	80095b8 <rshift>
 8009824:	443c      	add	r4, r7
 8009826:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800982a:	42a3      	cmp	r3, r4
 800982c:	da52      	bge.n	80098d4 <__gethex+0x27c>
 800982e:	4629      	mov	r1, r5
 8009830:	9802      	ldr	r0, [sp, #8]
 8009832:	f000 fa59 	bl	8009ce8 <_Bfree>
 8009836:	2300      	movs	r3, #0
 8009838:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800983a:	27a3      	movs	r7, #163	; 0xa3
 800983c:	6013      	str	r3, [r2, #0]
 800983e:	e793      	b.n	8009768 <__gethex+0x110>
 8009840:	3101      	adds	r1, #1
 8009842:	105b      	asrs	r3, r3, #1
 8009844:	e7b0      	b.n	80097a8 <__gethex+0x150>
 8009846:	1e73      	subs	r3, r6, #1
 8009848:	9305      	str	r3, [sp, #20]
 800984a:	9a07      	ldr	r2, [sp, #28]
 800984c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009850:	4293      	cmp	r3, r2
 8009852:	d018      	beq.n	8009886 <__gethex+0x22e>
 8009854:	f1bb 0f20 	cmp.w	fp, #32
 8009858:	d107      	bne.n	800986a <__gethex+0x212>
 800985a:	9b04      	ldr	r3, [sp, #16]
 800985c:	f8c3 a000 	str.w	sl, [r3]
 8009860:	f04f 0a00 	mov.w	sl, #0
 8009864:	46d3      	mov	fp, sl
 8009866:	3304      	adds	r3, #4
 8009868:	9304      	str	r3, [sp, #16]
 800986a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800986e:	f7ff fede 	bl	800962e <__hexdig_fun>
 8009872:	f000 000f 	and.w	r0, r0, #15
 8009876:	fa00 f00b 	lsl.w	r0, r0, fp
 800987a:	ea4a 0a00 	orr.w	sl, sl, r0
 800987e:	f10b 0b04 	add.w	fp, fp, #4
 8009882:	9b05      	ldr	r3, [sp, #20]
 8009884:	e00d      	b.n	80098a2 <__gethex+0x24a>
 8009886:	9b05      	ldr	r3, [sp, #20]
 8009888:	9a08      	ldr	r2, [sp, #32]
 800988a:	4413      	add	r3, r2
 800988c:	42bb      	cmp	r3, r7
 800988e:	d3e1      	bcc.n	8009854 <__gethex+0x1fc>
 8009890:	4618      	mov	r0, r3
 8009892:	9a01      	ldr	r2, [sp, #4]
 8009894:	9903      	ldr	r1, [sp, #12]
 8009896:	9309      	str	r3, [sp, #36]	; 0x24
 8009898:	f001 f800 	bl	800a89c <strncmp>
 800989c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800989e:	2800      	cmp	r0, #0
 80098a0:	d1d8      	bne.n	8009854 <__gethex+0x1fc>
 80098a2:	461e      	mov	r6, r3
 80098a4:	e791      	b.n	80097ca <__gethex+0x172>
 80098a6:	1eb9      	subs	r1, r7, #2
 80098a8:	4628      	mov	r0, r5
 80098aa:	f000 fdc0 	bl	800a42e <__any_on>
 80098ae:	2800      	cmp	r0, #0
 80098b0:	d0b2      	beq.n	8009818 <__gethex+0x1c0>
 80098b2:	f04f 0a03 	mov.w	sl, #3
 80098b6:	e7b1      	b.n	800981c <__gethex+0x1c4>
 80098b8:	da09      	bge.n	80098ce <__gethex+0x276>
 80098ba:	1bf7      	subs	r7, r6, r7
 80098bc:	4629      	mov	r1, r5
 80098be:	463a      	mov	r2, r7
 80098c0:	9802      	ldr	r0, [sp, #8]
 80098c2:	f000 fbdb 	bl	800a07c <__lshift>
 80098c6:	4605      	mov	r5, r0
 80098c8:	1be4      	subs	r4, r4, r7
 80098ca:	f100 0914 	add.w	r9, r0, #20
 80098ce:	f04f 0a00 	mov.w	sl, #0
 80098d2:	e7a8      	b.n	8009826 <__gethex+0x1ce>
 80098d4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80098d8:	42a0      	cmp	r0, r4
 80098da:	dd6b      	ble.n	80099b4 <__gethex+0x35c>
 80098dc:	1b04      	subs	r4, r0, r4
 80098de:	42a6      	cmp	r6, r4
 80098e0:	dc2e      	bgt.n	8009940 <__gethex+0x2e8>
 80098e2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80098e6:	2b02      	cmp	r3, #2
 80098e8:	d022      	beq.n	8009930 <__gethex+0x2d8>
 80098ea:	2b03      	cmp	r3, #3
 80098ec:	d024      	beq.n	8009938 <__gethex+0x2e0>
 80098ee:	2b01      	cmp	r3, #1
 80098f0:	d115      	bne.n	800991e <__gethex+0x2c6>
 80098f2:	42a6      	cmp	r6, r4
 80098f4:	d113      	bne.n	800991e <__gethex+0x2c6>
 80098f6:	2e01      	cmp	r6, #1
 80098f8:	dc0b      	bgt.n	8009912 <__gethex+0x2ba>
 80098fa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80098fe:	9a06      	ldr	r2, [sp, #24]
 8009900:	2762      	movs	r7, #98	; 0x62
 8009902:	6013      	str	r3, [r2, #0]
 8009904:	2301      	movs	r3, #1
 8009906:	612b      	str	r3, [r5, #16]
 8009908:	f8c9 3000 	str.w	r3, [r9]
 800990c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800990e:	601d      	str	r5, [r3, #0]
 8009910:	e72a      	b.n	8009768 <__gethex+0x110>
 8009912:	1e71      	subs	r1, r6, #1
 8009914:	4628      	mov	r0, r5
 8009916:	f000 fd8a 	bl	800a42e <__any_on>
 800991a:	2800      	cmp	r0, #0
 800991c:	d1ed      	bne.n	80098fa <__gethex+0x2a2>
 800991e:	4629      	mov	r1, r5
 8009920:	9802      	ldr	r0, [sp, #8]
 8009922:	f000 f9e1 	bl	8009ce8 <_Bfree>
 8009926:	2300      	movs	r3, #0
 8009928:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800992a:	2750      	movs	r7, #80	; 0x50
 800992c:	6013      	str	r3, [r2, #0]
 800992e:	e71b      	b.n	8009768 <__gethex+0x110>
 8009930:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009932:	2b00      	cmp	r3, #0
 8009934:	d0e1      	beq.n	80098fa <__gethex+0x2a2>
 8009936:	e7f2      	b.n	800991e <__gethex+0x2c6>
 8009938:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800993a:	2b00      	cmp	r3, #0
 800993c:	d1dd      	bne.n	80098fa <__gethex+0x2a2>
 800993e:	e7ee      	b.n	800991e <__gethex+0x2c6>
 8009940:	1e67      	subs	r7, r4, #1
 8009942:	f1ba 0f00 	cmp.w	sl, #0
 8009946:	d132      	bne.n	80099ae <__gethex+0x356>
 8009948:	b127      	cbz	r7, 8009954 <__gethex+0x2fc>
 800994a:	4639      	mov	r1, r7
 800994c:	4628      	mov	r0, r5
 800994e:	f000 fd6e 	bl	800a42e <__any_on>
 8009952:	4682      	mov	sl, r0
 8009954:	2301      	movs	r3, #1
 8009956:	117a      	asrs	r2, r7, #5
 8009958:	f007 071f 	and.w	r7, r7, #31
 800995c:	fa03 f707 	lsl.w	r7, r3, r7
 8009960:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8009964:	4621      	mov	r1, r4
 8009966:	421f      	tst	r7, r3
 8009968:	f04f 0702 	mov.w	r7, #2
 800996c:	4628      	mov	r0, r5
 800996e:	bf18      	it	ne
 8009970:	f04a 0a02 	orrne.w	sl, sl, #2
 8009974:	1b36      	subs	r6, r6, r4
 8009976:	f7ff fe1f 	bl	80095b8 <rshift>
 800997a:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800997e:	f1ba 0f00 	cmp.w	sl, #0
 8009982:	d048      	beq.n	8009a16 <__gethex+0x3be>
 8009984:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009988:	2b02      	cmp	r3, #2
 800998a:	d015      	beq.n	80099b8 <__gethex+0x360>
 800998c:	2b03      	cmp	r3, #3
 800998e:	d017      	beq.n	80099c0 <__gethex+0x368>
 8009990:	2b01      	cmp	r3, #1
 8009992:	d109      	bne.n	80099a8 <__gethex+0x350>
 8009994:	f01a 0f02 	tst.w	sl, #2
 8009998:	d006      	beq.n	80099a8 <__gethex+0x350>
 800999a:	f8d9 3000 	ldr.w	r3, [r9]
 800999e:	ea4a 0a03 	orr.w	sl, sl, r3
 80099a2:	f01a 0f01 	tst.w	sl, #1
 80099a6:	d10e      	bne.n	80099c6 <__gethex+0x36e>
 80099a8:	f047 0710 	orr.w	r7, r7, #16
 80099ac:	e033      	b.n	8009a16 <__gethex+0x3be>
 80099ae:	f04f 0a01 	mov.w	sl, #1
 80099b2:	e7cf      	b.n	8009954 <__gethex+0x2fc>
 80099b4:	2701      	movs	r7, #1
 80099b6:	e7e2      	b.n	800997e <__gethex+0x326>
 80099b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80099ba:	f1c3 0301 	rsb	r3, r3, #1
 80099be:	9315      	str	r3, [sp, #84]	; 0x54
 80099c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d0f0      	beq.n	80099a8 <__gethex+0x350>
 80099c6:	f04f 0c00 	mov.w	ip, #0
 80099ca:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80099ce:	f105 0314 	add.w	r3, r5, #20
 80099d2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80099d6:	eb03 010a 	add.w	r1, r3, sl
 80099da:	4618      	mov	r0, r3
 80099dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80099e0:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80099e4:	d01c      	beq.n	8009a20 <__gethex+0x3c8>
 80099e6:	3201      	adds	r2, #1
 80099e8:	6002      	str	r2, [r0, #0]
 80099ea:	2f02      	cmp	r7, #2
 80099ec:	f105 0314 	add.w	r3, r5, #20
 80099f0:	d138      	bne.n	8009a64 <__gethex+0x40c>
 80099f2:	f8d8 2000 	ldr.w	r2, [r8]
 80099f6:	3a01      	subs	r2, #1
 80099f8:	42b2      	cmp	r2, r6
 80099fa:	d10a      	bne.n	8009a12 <__gethex+0x3ba>
 80099fc:	2201      	movs	r2, #1
 80099fe:	1171      	asrs	r1, r6, #5
 8009a00:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009a04:	f006 061f 	and.w	r6, r6, #31
 8009a08:	fa02 f606 	lsl.w	r6, r2, r6
 8009a0c:	421e      	tst	r6, r3
 8009a0e:	bf18      	it	ne
 8009a10:	4617      	movne	r7, r2
 8009a12:	f047 0720 	orr.w	r7, r7, #32
 8009a16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009a18:	601d      	str	r5, [r3, #0]
 8009a1a:	9b06      	ldr	r3, [sp, #24]
 8009a1c:	601c      	str	r4, [r3, #0]
 8009a1e:	e6a3      	b.n	8009768 <__gethex+0x110>
 8009a20:	4299      	cmp	r1, r3
 8009a22:	f843 cc04 	str.w	ip, [r3, #-4]
 8009a26:	d8d8      	bhi.n	80099da <__gethex+0x382>
 8009a28:	68ab      	ldr	r3, [r5, #8]
 8009a2a:	4599      	cmp	r9, r3
 8009a2c:	db12      	blt.n	8009a54 <__gethex+0x3fc>
 8009a2e:	6869      	ldr	r1, [r5, #4]
 8009a30:	9802      	ldr	r0, [sp, #8]
 8009a32:	3101      	adds	r1, #1
 8009a34:	f000 f924 	bl	8009c80 <_Balloc>
 8009a38:	4683      	mov	fp, r0
 8009a3a:	692a      	ldr	r2, [r5, #16]
 8009a3c:	f105 010c 	add.w	r1, r5, #12
 8009a40:	3202      	adds	r2, #2
 8009a42:	0092      	lsls	r2, r2, #2
 8009a44:	300c      	adds	r0, #12
 8009a46:	f7fd f9e7 	bl	8006e18 <memcpy>
 8009a4a:	4629      	mov	r1, r5
 8009a4c:	9802      	ldr	r0, [sp, #8]
 8009a4e:	f000 f94b 	bl	8009ce8 <_Bfree>
 8009a52:	465d      	mov	r5, fp
 8009a54:	692b      	ldr	r3, [r5, #16]
 8009a56:	1c5a      	adds	r2, r3, #1
 8009a58:	612a      	str	r2, [r5, #16]
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009a60:	615a      	str	r2, [r3, #20]
 8009a62:	e7c2      	b.n	80099ea <__gethex+0x392>
 8009a64:	692a      	ldr	r2, [r5, #16]
 8009a66:	454a      	cmp	r2, r9
 8009a68:	dd0b      	ble.n	8009a82 <__gethex+0x42a>
 8009a6a:	2101      	movs	r1, #1
 8009a6c:	4628      	mov	r0, r5
 8009a6e:	f7ff fda3 	bl	80095b8 <rshift>
 8009a72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009a76:	3401      	adds	r4, #1
 8009a78:	42a3      	cmp	r3, r4
 8009a7a:	f6ff aed8 	blt.w	800982e <__gethex+0x1d6>
 8009a7e:	2701      	movs	r7, #1
 8009a80:	e7c7      	b.n	8009a12 <__gethex+0x3ba>
 8009a82:	f016 061f 	ands.w	r6, r6, #31
 8009a86:	d0fa      	beq.n	8009a7e <__gethex+0x426>
 8009a88:	449a      	add	sl, r3
 8009a8a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009a8e:	f000 f9bb 	bl	8009e08 <__hi0bits>
 8009a92:	f1c6 0620 	rsb	r6, r6, #32
 8009a96:	42b0      	cmp	r0, r6
 8009a98:	dbe7      	blt.n	8009a6a <__gethex+0x412>
 8009a9a:	e7f0      	b.n	8009a7e <__gethex+0x426>

08009a9c <L_shift>:
 8009a9c:	f1c2 0208 	rsb	r2, r2, #8
 8009aa0:	0092      	lsls	r2, r2, #2
 8009aa2:	b570      	push	{r4, r5, r6, lr}
 8009aa4:	f1c2 0620 	rsb	r6, r2, #32
 8009aa8:	6843      	ldr	r3, [r0, #4]
 8009aaa:	6804      	ldr	r4, [r0, #0]
 8009aac:	fa03 f506 	lsl.w	r5, r3, r6
 8009ab0:	432c      	orrs	r4, r5
 8009ab2:	40d3      	lsrs	r3, r2
 8009ab4:	6004      	str	r4, [r0, #0]
 8009ab6:	f840 3f04 	str.w	r3, [r0, #4]!
 8009aba:	4288      	cmp	r0, r1
 8009abc:	d3f4      	bcc.n	8009aa8 <L_shift+0xc>
 8009abe:	bd70      	pop	{r4, r5, r6, pc}

08009ac0 <__match>:
 8009ac0:	b530      	push	{r4, r5, lr}
 8009ac2:	6803      	ldr	r3, [r0, #0]
 8009ac4:	3301      	adds	r3, #1
 8009ac6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009aca:	b914      	cbnz	r4, 8009ad2 <__match+0x12>
 8009acc:	6003      	str	r3, [r0, #0]
 8009ace:	2001      	movs	r0, #1
 8009ad0:	bd30      	pop	{r4, r5, pc}
 8009ad2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ad6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009ada:	2d19      	cmp	r5, #25
 8009adc:	bf98      	it	ls
 8009ade:	3220      	addls	r2, #32
 8009ae0:	42a2      	cmp	r2, r4
 8009ae2:	d0f0      	beq.n	8009ac6 <__match+0x6>
 8009ae4:	2000      	movs	r0, #0
 8009ae6:	e7f3      	b.n	8009ad0 <__match+0x10>

08009ae8 <__hexnan>:
 8009ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aec:	2500      	movs	r5, #0
 8009aee:	680b      	ldr	r3, [r1, #0]
 8009af0:	4682      	mov	sl, r0
 8009af2:	115f      	asrs	r7, r3, #5
 8009af4:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8009af8:	f013 031f 	ands.w	r3, r3, #31
 8009afc:	bf18      	it	ne
 8009afe:	3704      	addne	r7, #4
 8009b00:	1f3e      	subs	r6, r7, #4
 8009b02:	4690      	mov	r8, r2
 8009b04:	46b1      	mov	r9, r6
 8009b06:	4634      	mov	r4, r6
 8009b08:	46ab      	mov	fp, r5
 8009b0a:	b087      	sub	sp, #28
 8009b0c:	6801      	ldr	r1, [r0, #0]
 8009b0e:	9301      	str	r3, [sp, #4]
 8009b10:	f847 5c04 	str.w	r5, [r7, #-4]
 8009b14:	9502      	str	r5, [sp, #8]
 8009b16:	784a      	ldrb	r2, [r1, #1]
 8009b18:	1c4b      	adds	r3, r1, #1
 8009b1a:	9303      	str	r3, [sp, #12]
 8009b1c:	b342      	cbz	r2, 8009b70 <__hexnan+0x88>
 8009b1e:	4610      	mov	r0, r2
 8009b20:	9105      	str	r1, [sp, #20]
 8009b22:	9204      	str	r2, [sp, #16]
 8009b24:	f7ff fd83 	bl	800962e <__hexdig_fun>
 8009b28:	2800      	cmp	r0, #0
 8009b2a:	d143      	bne.n	8009bb4 <__hexnan+0xcc>
 8009b2c:	9a04      	ldr	r2, [sp, #16]
 8009b2e:	9905      	ldr	r1, [sp, #20]
 8009b30:	2a20      	cmp	r2, #32
 8009b32:	d818      	bhi.n	8009b66 <__hexnan+0x7e>
 8009b34:	9b02      	ldr	r3, [sp, #8]
 8009b36:	459b      	cmp	fp, r3
 8009b38:	dd13      	ble.n	8009b62 <__hexnan+0x7a>
 8009b3a:	454c      	cmp	r4, r9
 8009b3c:	d206      	bcs.n	8009b4c <__hexnan+0x64>
 8009b3e:	2d07      	cmp	r5, #7
 8009b40:	dc04      	bgt.n	8009b4c <__hexnan+0x64>
 8009b42:	462a      	mov	r2, r5
 8009b44:	4649      	mov	r1, r9
 8009b46:	4620      	mov	r0, r4
 8009b48:	f7ff ffa8 	bl	8009a9c <L_shift>
 8009b4c:	4544      	cmp	r4, r8
 8009b4e:	d944      	bls.n	8009bda <__hexnan+0xf2>
 8009b50:	2300      	movs	r3, #0
 8009b52:	f1a4 0904 	sub.w	r9, r4, #4
 8009b56:	f844 3c04 	str.w	r3, [r4, #-4]
 8009b5a:	461d      	mov	r5, r3
 8009b5c:	464c      	mov	r4, r9
 8009b5e:	f8cd b008 	str.w	fp, [sp, #8]
 8009b62:	9903      	ldr	r1, [sp, #12]
 8009b64:	e7d7      	b.n	8009b16 <__hexnan+0x2e>
 8009b66:	2a29      	cmp	r2, #41	; 0x29
 8009b68:	d14a      	bne.n	8009c00 <__hexnan+0x118>
 8009b6a:	3102      	adds	r1, #2
 8009b6c:	f8ca 1000 	str.w	r1, [sl]
 8009b70:	f1bb 0f00 	cmp.w	fp, #0
 8009b74:	d044      	beq.n	8009c00 <__hexnan+0x118>
 8009b76:	454c      	cmp	r4, r9
 8009b78:	d206      	bcs.n	8009b88 <__hexnan+0xa0>
 8009b7a:	2d07      	cmp	r5, #7
 8009b7c:	dc04      	bgt.n	8009b88 <__hexnan+0xa0>
 8009b7e:	462a      	mov	r2, r5
 8009b80:	4649      	mov	r1, r9
 8009b82:	4620      	mov	r0, r4
 8009b84:	f7ff ff8a 	bl	8009a9c <L_shift>
 8009b88:	4544      	cmp	r4, r8
 8009b8a:	d928      	bls.n	8009bde <__hexnan+0xf6>
 8009b8c:	4643      	mov	r3, r8
 8009b8e:	f854 2b04 	ldr.w	r2, [r4], #4
 8009b92:	42a6      	cmp	r6, r4
 8009b94:	f843 2b04 	str.w	r2, [r3], #4
 8009b98:	d2f9      	bcs.n	8009b8e <__hexnan+0xa6>
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	f843 2b04 	str.w	r2, [r3], #4
 8009ba0:	429e      	cmp	r6, r3
 8009ba2:	d2fb      	bcs.n	8009b9c <__hexnan+0xb4>
 8009ba4:	6833      	ldr	r3, [r6, #0]
 8009ba6:	b91b      	cbnz	r3, 8009bb0 <__hexnan+0xc8>
 8009ba8:	4546      	cmp	r6, r8
 8009baa:	d127      	bne.n	8009bfc <__hexnan+0x114>
 8009bac:	2301      	movs	r3, #1
 8009bae:	6033      	str	r3, [r6, #0]
 8009bb0:	2005      	movs	r0, #5
 8009bb2:	e026      	b.n	8009c02 <__hexnan+0x11a>
 8009bb4:	3501      	adds	r5, #1
 8009bb6:	2d08      	cmp	r5, #8
 8009bb8:	f10b 0b01 	add.w	fp, fp, #1
 8009bbc:	dd06      	ble.n	8009bcc <__hexnan+0xe4>
 8009bbe:	4544      	cmp	r4, r8
 8009bc0:	d9cf      	bls.n	8009b62 <__hexnan+0x7a>
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	2501      	movs	r5, #1
 8009bc6:	f844 3c04 	str.w	r3, [r4, #-4]
 8009bca:	3c04      	subs	r4, #4
 8009bcc:	6822      	ldr	r2, [r4, #0]
 8009bce:	f000 000f 	and.w	r0, r0, #15
 8009bd2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009bd6:	6020      	str	r0, [r4, #0]
 8009bd8:	e7c3      	b.n	8009b62 <__hexnan+0x7a>
 8009bda:	2508      	movs	r5, #8
 8009bdc:	e7c1      	b.n	8009b62 <__hexnan+0x7a>
 8009bde:	9b01      	ldr	r3, [sp, #4]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d0df      	beq.n	8009ba4 <__hexnan+0xbc>
 8009be4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009be8:	f1c3 0320 	rsb	r3, r3, #32
 8009bec:	fa22 f303 	lsr.w	r3, r2, r3
 8009bf0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009bf4:	401a      	ands	r2, r3
 8009bf6:	f847 2c04 	str.w	r2, [r7, #-4]
 8009bfa:	e7d3      	b.n	8009ba4 <__hexnan+0xbc>
 8009bfc:	3e04      	subs	r6, #4
 8009bfe:	e7d1      	b.n	8009ba4 <__hexnan+0xbc>
 8009c00:	2004      	movs	r0, #4
 8009c02:	b007      	add	sp, #28
 8009c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009c08 <__locale_ctype_ptr_l>:
 8009c08:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8009c0c:	4770      	bx	lr

08009c0e <__localeconv_l>:
 8009c0e:	30f0      	adds	r0, #240	; 0xf0
 8009c10:	4770      	bx	lr
	...

08009c14 <_localeconv_r>:
 8009c14:	4b04      	ldr	r3, [pc, #16]	; (8009c28 <_localeconv_r+0x14>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	6a18      	ldr	r0, [r3, #32]
 8009c1a:	4b04      	ldr	r3, [pc, #16]	; (8009c2c <_localeconv_r+0x18>)
 8009c1c:	2800      	cmp	r0, #0
 8009c1e:	bf08      	it	eq
 8009c20:	4618      	moveq	r0, r3
 8009c22:	30f0      	adds	r0, #240	; 0xf0
 8009c24:	4770      	bx	lr
 8009c26:	bf00      	nop
 8009c28:	20000024 	.word	0x20000024
 8009c2c:	20000088 	.word	0x20000088

08009c30 <malloc>:
 8009c30:	4b02      	ldr	r3, [pc, #8]	; (8009c3c <malloc+0xc>)
 8009c32:	4601      	mov	r1, r0
 8009c34:	6818      	ldr	r0, [r3, #0]
 8009c36:	f000 bc75 	b.w	800a524 <_malloc_r>
 8009c3a:	bf00      	nop
 8009c3c:	20000024 	.word	0x20000024

08009c40 <__ascii_mbtowc>:
 8009c40:	b082      	sub	sp, #8
 8009c42:	b901      	cbnz	r1, 8009c46 <__ascii_mbtowc+0x6>
 8009c44:	a901      	add	r1, sp, #4
 8009c46:	b142      	cbz	r2, 8009c5a <__ascii_mbtowc+0x1a>
 8009c48:	b14b      	cbz	r3, 8009c5e <__ascii_mbtowc+0x1e>
 8009c4a:	7813      	ldrb	r3, [r2, #0]
 8009c4c:	600b      	str	r3, [r1, #0]
 8009c4e:	7812      	ldrb	r2, [r2, #0]
 8009c50:	1c10      	adds	r0, r2, #0
 8009c52:	bf18      	it	ne
 8009c54:	2001      	movne	r0, #1
 8009c56:	b002      	add	sp, #8
 8009c58:	4770      	bx	lr
 8009c5a:	4610      	mov	r0, r2
 8009c5c:	e7fb      	b.n	8009c56 <__ascii_mbtowc+0x16>
 8009c5e:	f06f 0001 	mvn.w	r0, #1
 8009c62:	e7f8      	b.n	8009c56 <__ascii_mbtowc+0x16>

08009c64 <memchr>:
 8009c64:	b510      	push	{r4, lr}
 8009c66:	b2c9      	uxtb	r1, r1
 8009c68:	4402      	add	r2, r0
 8009c6a:	4290      	cmp	r0, r2
 8009c6c:	4603      	mov	r3, r0
 8009c6e:	d101      	bne.n	8009c74 <memchr+0x10>
 8009c70:	2300      	movs	r3, #0
 8009c72:	e003      	b.n	8009c7c <memchr+0x18>
 8009c74:	781c      	ldrb	r4, [r3, #0]
 8009c76:	3001      	adds	r0, #1
 8009c78:	428c      	cmp	r4, r1
 8009c7a:	d1f6      	bne.n	8009c6a <memchr+0x6>
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	bd10      	pop	{r4, pc}

08009c80 <_Balloc>:
 8009c80:	b570      	push	{r4, r5, r6, lr}
 8009c82:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009c84:	4604      	mov	r4, r0
 8009c86:	460e      	mov	r6, r1
 8009c88:	b93d      	cbnz	r5, 8009c9a <_Balloc+0x1a>
 8009c8a:	2010      	movs	r0, #16
 8009c8c:	f7ff ffd0 	bl	8009c30 <malloc>
 8009c90:	6260      	str	r0, [r4, #36]	; 0x24
 8009c92:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009c96:	6005      	str	r5, [r0, #0]
 8009c98:	60c5      	str	r5, [r0, #12]
 8009c9a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009c9c:	68eb      	ldr	r3, [r5, #12]
 8009c9e:	b183      	cbz	r3, 8009cc2 <_Balloc+0x42>
 8009ca0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ca2:	68db      	ldr	r3, [r3, #12]
 8009ca4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009ca8:	b9b8      	cbnz	r0, 8009cda <_Balloc+0x5a>
 8009caa:	2101      	movs	r1, #1
 8009cac:	fa01 f506 	lsl.w	r5, r1, r6
 8009cb0:	1d6a      	adds	r2, r5, #5
 8009cb2:	0092      	lsls	r2, r2, #2
 8009cb4:	4620      	mov	r0, r4
 8009cb6:	f000 fbdb 	bl	800a470 <_calloc_r>
 8009cba:	b160      	cbz	r0, 8009cd6 <_Balloc+0x56>
 8009cbc:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8009cc0:	e00e      	b.n	8009ce0 <_Balloc+0x60>
 8009cc2:	2221      	movs	r2, #33	; 0x21
 8009cc4:	2104      	movs	r1, #4
 8009cc6:	4620      	mov	r0, r4
 8009cc8:	f000 fbd2 	bl	800a470 <_calloc_r>
 8009ccc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009cce:	60e8      	str	r0, [r5, #12]
 8009cd0:	68db      	ldr	r3, [r3, #12]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d1e4      	bne.n	8009ca0 <_Balloc+0x20>
 8009cd6:	2000      	movs	r0, #0
 8009cd8:	bd70      	pop	{r4, r5, r6, pc}
 8009cda:	6802      	ldr	r2, [r0, #0]
 8009cdc:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009ce6:	e7f7      	b.n	8009cd8 <_Balloc+0x58>

08009ce8 <_Bfree>:
 8009ce8:	b570      	push	{r4, r5, r6, lr}
 8009cea:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009cec:	4606      	mov	r6, r0
 8009cee:	460d      	mov	r5, r1
 8009cf0:	b93c      	cbnz	r4, 8009d02 <_Bfree+0x1a>
 8009cf2:	2010      	movs	r0, #16
 8009cf4:	f7ff ff9c 	bl	8009c30 <malloc>
 8009cf8:	6270      	str	r0, [r6, #36]	; 0x24
 8009cfa:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009cfe:	6004      	str	r4, [r0, #0]
 8009d00:	60c4      	str	r4, [r0, #12]
 8009d02:	b13d      	cbz	r5, 8009d14 <_Bfree+0x2c>
 8009d04:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009d06:	686a      	ldr	r2, [r5, #4]
 8009d08:	68db      	ldr	r3, [r3, #12]
 8009d0a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009d0e:	6029      	str	r1, [r5, #0]
 8009d10:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009d14:	bd70      	pop	{r4, r5, r6, pc}

08009d16 <__multadd>:
 8009d16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d1a:	461f      	mov	r7, r3
 8009d1c:	4606      	mov	r6, r0
 8009d1e:	460c      	mov	r4, r1
 8009d20:	2300      	movs	r3, #0
 8009d22:	690d      	ldr	r5, [r1, #16]
 8009d24:	f101 0c14 	add.w	ip, r1, #20
 8009d28:	f8dc 0000 	ldr.w	r0, [ip]
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	b281      	uxth	r1, r0
 8009d30:	fb02 7101 	mla	r1, r2, r1, r7
 8009d34:	0c00      	lsrs	r0, r0, #16
 8009d36:	0c0f      	lsrs	r7, r1, #16
 8009d38:	fb02 7000 	mla	r0, r2, r0, r7
 8009d3c:	b289      	uxth	r1, r1
 8009d3e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009d42:	429d      	cmp	r5, r3
 8009d44:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009d48:	f84c 1b04 	str.w	r1, [ip], #4
 8009d4c:	dcec      	bgt.n	8009d28 <__multadd+0x12>
 8009d4e:	b1d7      	cbz	r7, 8009d86 <__multadd+0x70>
 8009d50:	68a3      	ldr	r3, [r4, #8]
 8009d52:	42ab      	cmp	r3, r5
 8009d54:	dc12      	bgt.n	8009d7c <__multadd+0x66>
 8009d56:	6861      	ldr	r1, [r4, #4]
 8009d58:	4630      	mov	r0, r6
 8009d5a:	3101      	adds	r1, #1
 8009d5c:	f7ff ff90 	bl	8009c80 <_Balloc>
 8009d60:	4680      	mov	r8, r0
 8009d62:	6922      	ldr	r2, [r4, #16]
 8009d64:	f104 010c 	add.w	r1, r4, #12
 8009d68:	3202      	adds	r2, #2
 8009d6a:	0092      	lsls	r2, r2, #2
 8009d6c:	300c      	adds	r0, #12
 8009d6e:	f7fd f853 	bl	8006e18 <memcpy>
 8009d72:	4621      	mov	r1, r4
 8009d74:	4630      	mov	r0, r6
 8009d76:	f7ff ffb7 	bl	8009ce8 <_Bfree>
 8009d7a:	4644      	mov	r4, r8
 8009d7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009d80:	3501      	adds	r5, #1
 8009d82:	615f      	str	r7, [r3, #20]
 8009d84:	6125      	str	r5, [r4, #16]
 8009d86:	4620      	mov	r0, r4
 8009d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009d8c <__s2b>:
 8009d8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d90:	4615      	mov	r5, r2
 8009d92:	2209      	movs	r2, #9
 8009d94:	461f      	mov	r7, r3
 8009d96:	3308      	adds	r3, #8
 8009d98:	460c      	mov	r4, r1
 8009d9a:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d9e:	4606      	mov	r6, r0
 8009da0:	2201      	movs	r2, #1
 8009da2:	2100      	movs	r1, #0
 8009da4:	429a      	cmp	r2, r3
 8009da6:	db20      	blt.n	8009dea <__s2b+0x5e>
 8009da8:	4630      	mov	r0, r6
 8009daa:	f7ff ff69 	bl	8009c80 <_Balloc>
 8009dae:	9b08      	ldr	r3, [sp, #32]
 8009db0:	2d09      	cmp	r5, #9
 8009db2:	6143      	str	r3, [r0, #20]
 8009db4:	f04f 0301 	mov.w	r3, #1
 8009db8:	6103      	str	r3, [r0, #16]
 8009dba:	dd19      	ble.n	8009df0 <__s2b+0x64>
 8009dbc:	f104 0809 	add.w	r8, r4, #9
 8009dc0:	46c1      	mov	r9, r8
 8009dc2:	442c      	add	r4, r5
 8009dc4:	f819 3b01 	ldrb.w	r3, [r9], #1
 8009dc8:	4601      	mov	r1, r0
 8009dca:	3b30      	subs	r3, #48	; 0x30
 8009dcc:	220a      	movs	r2, #10
 8009dce:	4630      	mov	r0, r6
 8009dd0:	f7ff ffa1 	bl	8009d16 <__multadd>
 8009dd4:	45a1      	cmp	r9, r4
 8009dd6:	d1f5      	bne.n	8009dc4 <__s2b+0x38>
 8009dd8:	eb08 0405 	add.w	r4, r8, r5
 8009ddc:	3c08      	subs	r4, #8
 8009dde:	1b2d      	subs	r5, r5, r4
 8009de0:	1963      	adds	r3, r4, r5
 8009de2:	42bb      	cmp	r3, r7
 8009de4:	db07      	blt.n	8009df6 <__s2b+0x6a>
 8009de6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dea:	0052      	lsls	r2, r2, #1
 8009dec:	3101      	adds	r1, #1
 8009dee:	e7d9      	b.n	8009da4 <__s2b+0x18>
 8009df0:	340a      	adds	r4, #10
 8009df2:	2509      	movs	r5, #9
 8009df4:	e7f3      	b.n	8009dde <__s2b+0x52>
 8009df6:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009dfa:	4601      	mov	r1, r0
 8009dfc:	3b30      	subs	r3, #48	; 0x30
 8009dfe:	220a      	movs	r2, #10
 8009e00:	4630      	mov	r0, r6
 8009e02:	f7ff ff88 	bl	8009d16 <__multadd>
 8009e06:	e7eb      	b.n	8009de0 <__s2b+0x54>

08009e08 <__hi0bits>:
 8009e08:	0c02      	lsrs	r2, r0, #16
 8009e0a:	0412      	lsls	r2, r2, #16
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	b9b2      	cbnz	r2, 8009e3e <__hi0bits+0x36>
 8009e10:	0403      	lsls	r3, r0, #16
 8009e12:	2010      	movs	r0, #16
 8009e14:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009e18:	bf04      	itt	eq
 8009e1a:	021b      	lsleq	r3, r3, #8
 8009e1c:	3008      	addeq	r0, #8
 8009e1e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009e22:	bf04      	itt	eq
 8009e24:	011b      	lsleq	r3, r3, #4
 8009e26:	3004      	addeq	r0, #4
 8009e28:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009e2c:	bf04      	itt	eq
 8009e2e:	009b      	lsleq	r3, r3, #2
 8009e30:	3002      	addeq	r0, #2
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	db06      	blt.n	8009e44 <__hi0bits+0x3c>
 8009e36:	005b      	lsls	r3, r3, #1
 8009e38:	d503      	bpl.n	8009e42 <__hi0bits+0x3a>
 8009e3a:	3001      	adds	r0, #1
 8009e3c:	4770      	bx	lr
 8009e3e:	2000      	movs	r0, #0
 8009e40:	e7e8      	b.n	8009e14 <__hi0bits+0xc>
 8009e42:	2020      	movs	r0, #32
 8009e44:	4770      	bx	lr

08009e46 <__lo0bits>:
 8009e46:	6803      	ldr	r3, [r0, #0]
 8009e48:	4601      	mov	r1, r0
 8009e4a:	f013 0207 	ands.w	r2, r3, #7
 8009e4e:	d00b      	beq.n	8009e68 <__lo0bits+0x22>
 8009e50:	07da      	lsls	r2, r3, #31
 8009e52:	d423      	bmi.n	8009e9c <__lo0bits+0x56>
 8009e54:	0798      	lsls	r0, r3, #30
 8009e56:	bf49      	itett	mi
 8009e58:	085b      	lsrmi	r3, r3, #1
 8009e5a:	089b      	lsrpl	r3, r3, #2
 8009e5c:	2001      	movmi	r0, #1
 8009e5e:	600b      	strmi	r3, [r1, #0]
 8009e60:	bf5c      	itt	pl
 8009e62:	600b      	strpl	r3, [r1, #0]
 8009e64:	2002      	movpl	r0, #2
 8009e66:	4770      	bx	lr
 8009e68:	b298      	uxth	r0, r3
 8009e6a:	b9a8      	cbnz	r0, 8009e98 <__lo0bits+0x52>
 8009e6c:	2010      	movs	r0, #16
 8009e6e:	0c1b      	lsrs	r3, r3, #16
 8009e70:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009e74:	bf04      	itt	eq
 8009e76:	0a1b      	lsreq	r3, r3, #8
 8009e78:	3008      	addeq	r0, #8
 8009e7a:	071a      	lsls	r2, r3, #28
 8009e7c:	bf04      	itt	eq
 8009e7e:	091b      	lsreq	r3, r3, #4
 8009e80:	3004      	addeq	r0, #4
 8009e82:	079a      	lsls	r2, r3, #30
 8009e84:	bf04      	itt	eq
 8009e86:	089b      	lsreq	r3, r3, #2
 8009e88:	3002      	addeq	r0, #2
 8009e8a:	07da      	lsls	r2, r3, #31
 8009e8c:	d402      	bmi.n	8009e94 <__lo0bits+0x4e>
 8009e8e:	085b      	lsrs	r3, r3, #1
 8009e90:	d006      	beq.n	8009ea0 <__lo0bits+0x5a>
 8009e92:	3001      	adds	r0, #1
 8009e94:	600b      	str	r3, [r1, #0]
 8009e96:	4770      	bx	lr
 8009e98:	4610      	mov	r0, r2
 8009e9a:	e7e9      	b.n	8009e70 <__lo0bits+0x2a>
 8009e9c:	2000      	movs	r0, #0
 8009e9e:	4770      	bx	lr
 8009ea0:	2020      	movs	r0, #32
 8009ea2:	4770      	bx	lr

08009ea4 <__i2b>:
 8009ea4:	b510      	push	{r4, lr}
 8009ea6:	460c      	mov	r4, r1
 8009ea8:	2101      	movs	r1, #1
 8009eaa:	f7ff fee9 	bl	8009c80 <_Balloc>
 8009eae:	2201      	movs	r2, #1
 8009eb0:	6144      	str	r4, [r0, #20]
 8009eb2:	6102      	str	r2, [r0, #16]
 8009eb4:	bd10      	pop	{r4, pc}

08009eb6 <__multiply>:
 8009eb6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eba:	4614      	mov	r4, r2
 8009ebc:	690a      	ldr	r2, [r1, #16]
 8009ebe:	6923      	ldr	r3, [r4, #16]
 8009ec0:	4688      	mov	r8, r1
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	bfbe      	ittt	lt
 8009ec6:	460b      	movlt	r3, r1
 8009ec8:	46a0      	movlt	r8, r4
 8009eca:	461c      	movlt	r4, r3
 8009ecc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009ed0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009ed4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009ed8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009edc:	eb07 0609 	add.w	r6, r7, r9
 8009ee0:	42b3      	cmp	r3, r6
 8009ee2:	bfb8      	it	lt
 8009ee4:	3101      	addlt	r1, #1
 8009ee6:	f7ff fecb 	bl	8009c80 <_Balloc>
 8009eea:	f100 0514 	add.w	r5, r0, #20
 8009eee:	462b      	mov	r3, r5
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8009ef6:	4573      	cmp	r3, lr
 8009ef8:	d316      	bcc.n	8009f28 <__multiply+0x72>
 8009efa:	f104 0214 	add.w	r2, r4, #20
 8009efe:	f108 0114 	add.w	r1, r8, #20
 8009f02:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8009f06:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009f0a:	9300      	str	r3, [sp, #0]
 8009f0c:	9b00      	ldr	r3, [sp, #0]
 8009f0e:	9201      	str	r2, [sp, #4]
 8009f10:	4293      	cmp	r3, r2
 8009f12:	d80c      	bhi.n	8009f2e <__multiply+0x78>
 8009f14:	2e00      	cmp	r6, #0
 8009f16:	dd03      	ble.n	8009f20 <__multiply+0x6a>
 8009f18:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d05d      	beq.n	8009fdc <__multiply+0x126>
 8009f20:	6106      	str	r6, [r0, #16]
 8009f22:	b003      	add	sp, #12
 8009f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f28:	f843 2b04 	str.w	r2, [r3], #4
 8009f2c:	e7e3      	b.n	8009ef6 <__multiply+0x40>
 8009f2e:	f8b2 b000 	ldrh.w	fp, [r2]
 8009f32:	f1bb 0f00 	cmp.w	fp, #0
 8009f36:	d023      	beq.n	8009f80 <__multiply+0xca>
 8009f38:	4689      	mov	r9, r1
 8009f3a:	46ac      	mov	ip, r5
 8009f3c:	f04f 0800 	mov.w	r8, #0
 8009f40:	f859 4b04 	ldr.w	r4, [r9], #4
 8009f44:	f8dc a000 	ldr.w	sl, [ip]
 8009f48:	b2a3      	uxth	r3, r4
 8009f4a:	fa1f fa8a 	uxth.w	sl, sl
 8009f4e:	fb0b a303 	mla	r3, fp, r3, sl
 8009f52:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009f56:	f8dc 4000 	ldr.w	r4, [ip]
 8009f5a:	4443      	add	r3, r8
 8009f5c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009f60:	fb0b 840a 	mla	r4, fp, sl, r8
 8009f64:	46e2      	mov	sl, ip
 8009f66:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009f6a:	b29b      	uxth	r3, r3
 8009f6c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009f70:	454f      	cmp	r7, r9
 8009f72:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009f76:	f84a 3b04 	str.w	r3, [sl], #4
 8009f7a:	d82b      	bhi.n	8009fd4 <__multiply+0x11e>
 8009f7c:	f8cc 8004 	str.w	r8, [ip, #4]
 8009f80:	9b01      	ldr	r3, [sp, #4]
 8009f82:	3204      	adds	r2, #4
 8009f84:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009f88:	f1ba 0f00 	cmp.w	sl, #0
 8009f8c:	d020      	beq.n	8009fd0 <__multiply+0x11a>
 8009f8e:	4689      	mov	r9, r1
 8009f90:	46a8      	mov	r8, r5
 8009f92:	f04f 0b00 	mov.w	fp, #0
 8009f96:	682b      	ldr	r3, [r5, #0]
 8009f98:	f8b9 c000 	ldrh.w	ip, [r9]
 8009f9c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009fa0:	b29b      	uxth	r3, r3
 8009fa2:	fb0a 440c 	mla	r4, sl, ip, r4
 8009fa6:	46c4      	mov	ip, r8
 8009fa8:	445c      	add	r4, fp
 8009faa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009fae:	f84c 3b04 	str.w	r3, [ip], #4
 8009fb2:	f859 3b04 	ldr.w	r3, [r9], #4
 8009fb6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009fba:	0c1b      	lsrs	r3, r3, #16
 8009fbc:	fb0a b303 	mla	r3, sl, r3, fp
 8009fc0:	454f      	cmp	r7, r9
 8009fc2:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009fc6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009fca:	d805      	bhi.n	8009fd8 <__multiply+0x122>
 8009fcc:	f8c8 3004 	str.w	r3, [r8, #4]
 8009fd0:	3504      	adds	r5, #4
 8009fd2:	e79b      	b.n	8009f0c <__multiply+0x56>
 8009fd4:	46d4      	mov	ip, sl
 8009fd6:	e7b3      	b.n	8009f40 <__multiply+0x8a>
 8009fd8:	46e0      	mov	r8, ip
 8009fda:	e7dd      	b.n	8009f98 <__multiply+0xe2>
 8009fdc:	3e01      	subs	r6, #1
 8009fde:	e799      	b.n	8009f14 <__multiply+0x5e>

08009fe0 <__pow5mult>:
 8009fe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fe4:	4615      	mov	r5, r2
 8009fe6:	f012 0203 	ands.w	r2, r2, #3
 8009fea:	4606      	mov	r6, r0
 8009fec:	460f      	mov	r7, r1
 8009fee:	d007      	beq.n	800a000 <__pow5mult+0x20>
 8009ff0:	4c21      	ldr	r4, [pc, #132]	; (800a078 <__pow5mult+0x98>)
 8009ff2:	3a01      	subs	r2, #1
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ffa:	f7ff fe8c 	bl	8009d16 <__multadd>
 8009ffe:	4607      	mov	r7, r0
 800a000:	10ad      	asrs	r5, r5, #2
 800a002:	d035      	beq.n	800a070 <__pow5mult+0x90>
 800a004:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a006:	b93c      	cbnz	r4, 800a018 <__pow5mult+0x38>
 800a008:	2010      	movs	r0, #16
 800a00a:	f7ff fe11 	bl	8009c30 <malloc>
 800a00e:	6270      	str	r0, [r6, #36]	; 0x24
 800a010:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a014:	6004      	str	r4, [r0, #0]
 800a016:	60c4      	str	r4, [r0, #12]
 800a018:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a01c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a020:	b94c      	cbnz	r4, 800a036 <__pow5mult+0x56>
 800a022:	f240 2171 	movw	r1, #625	; 0x271
 800a026:	4630      	mov	r0, r6
 800a028:	f7ff ff3c 	bl	8009ea4 <__i2b>
 800a02c:	2300      	movs	r3, #0
 800a02e:	4604      	mov	r4, r0
 800a030:	f8c8 0008 	str.w	r0, [r8, #8]
 800a034:	6003      	str	r3, [r0, #0]
 800a036:	f04f 0800 	mov.w	r8, #0
 800a03a:	07eb      	lsls	r3, r5, #31
 800a03c:	d50a      	bpl.n	800a054 <__pow5mult+0x74>
 800a03e:	4639      	mov	r1, r7
 800a040:	4622      	mov	r2, r4
 800a042:	4630      	mov	r0, r6
 800a044:	f7ff ff37 	bl	8009eb6 <__multiply>
 800a048:	4681      	mov	r9, r0
 800a04a:	4639      	mov	r1, r7
 800a04c:	4630      	mov	r0, r6
 800a04e:	f7ff fe4b 	bl	8009ce8 <_Bfree>
 800a052:	464f      	mov	r7, r9
 800a054:	106d      	asrs	r5, r5, #1
 800a056:	d00b      	beq.n	800a070 <__pow5mult+0x90>
 800a058:	6820      	ldr	r0, [r4, #0]
 800a05a:	b938      	cbnz	r0, 800a06c <__pow5mult+0x8c>
 800a05c:	4622      	mov	r2, r4
 800a05e:	4621      	mov	r1, r4
 800a060:	4630      	mov	r0, r6
 800a062:	f7ff ff28 	bl	8009eb6 <__multiply>
 800a066:	6020      	str	r0, [r4, #0]
 800a068:	f8c0 8000 	str.w	r8, [r0]
 800a06c:	4604      	mov	r4, r0
 800a06e:	e7e4      	b.n	800a03a <__pow5mult+0x5a>
 800a070:	4638      	mov	r0, r7
 800a072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a076:	bf00      	nop
 800a078:	0800b2b8 	.word	0x0800b2b8

0800a07c <__lshift>:
 800a07c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a080:	460c      	mov	r4, r1
 800a082:	4607      	mov	r7, r0
 800a084:	4616      	mov	r6, r2
 800a086:	6923      	ldr	r3, [r4, #16]
 800a088:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a08c:	eb0a 0903 	add.w	r9, sl, r3
 800a090:	6849      	ldr	r1, [r1, #4]
 800a092:	68a3      	ldr	r3, [r4, #8]
 800a094:	f109 0501 	add.w	r5, r9, #1
 800a098:	42ab      	cmp	r3, r5
 800a09a:	db32      	blt.n	800a102 <__lshift+0x86>
 800a09c:	4638      	mov	r0, r7
 800a09e:	f7ff fdef 	bl	8009c80 <_Balloc>
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	4680      	mov	r8, r0
 800a0a6:	461a      	mov	r2, r3
 800a0a8:	f100 0114 	add.w	r1, r0, #20
 800a0ac:	4553      	cmp	r3, sl
 800a0ae:	db2b      	blt.n	800a108 <__lshift+0x8c>
 800a0b0:	6920      	ldr	r0, [r4, #16]
 800a0b2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a0b6:	f104 0314 	add.w	r3, r4, #20
 800a0ba:	f016 021f 	ands.w	r2, r6, #31
 800a0be:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a0c2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a0c6:	d025      	beq.n	800a114 <__lshift+0x98>
 800a0c8:	2000      	movs	r0, #0
 800a0ca:	f1c2 0e20 	rsb	lr, r2, #32
 800a0ce:	468a      	mov	sl, r1
 800a0d0:	681e      	ldr	r6, [r3, #0]
 800a0d2:	4096      	lsls	r6, r2
 800a0d4:	4330      	orrs	r0, r6
 800a0d6:	f84a 0b04 	str.w	r0, [sl], #4
 800a0da:	f853 0b04 	ldr.w	r0, [r3], #4
 800a0de:	459c      	cmp	ip, r3
 800a0e0:	fa20 f00e 	lsr.w	r0, r0, lr
 800a0e4:	d814      	bhi.n	800a110 <__lshift+0x94>
 800a0e6:	6048      	str	r0, [r1, #4]
 800a0e8:	b108      	cbz	r0, 800a0ee <__lshift+0x72>
 800a0ea:	f109 0502 	add.w	r5, r9, #2
 800a0ee:	3d01      	subs	r5, #1
 800a0f0:	4638      	mov	r0, r7
 800a0f2:	f8c8 5010 	str.w	r5, [r8, #16]
 800a0f6:	4621      	mov	r1, r4
 800a0f8:	f7ff fdf6 	bl	8009ce8 <_Bfree>
 800a0fc:	4640      	mov	r0, r8
 800a0fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a102:	3101      	adds	r1, #1
 800a104:	005b      	lsls	r3, r3, #1
 800a106:	e7c7      	b.n	800a098 <__lshift+0x1c>
 800a108:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a10c:	3301      	adds	r3, #1
 800a10e:	e7cd      	b.n	800a0ac <__lshift+0x30>
 800a110:	4651      	mov	r1, sl
 800a112:	e7dc      	b.n	800a0ce <__lshift+0x52>
 800a114:	3904      	subs	r1, #4
 800a116:	f853 2b04 	ldr.w	r2, [r3], #4
 800a11a:	459c      	cmp	ip, r3
 800a11c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a120:	d8f9      	bhi.n	800a116 <__lshift+0x9a>
 800a122:	e7e4      	b.n	800a0ee <__lshift+0x72>

0800a124 <__mcmp>:
 800a124:	6903      	ldr	r3, [r0, #16]
 800a126:	690a      	ldr	r2, [r1, #16]
 800a128:	b530      	push	{r4, r5, lr}
 800a12a:	1a9b      	subs	r3, r3, r2
 800a12c:	d10c      	bne.n	800a148 <__mcmp+0x24>
 800a12e:	0092      	lsls	r2, r2, #2
 800a130:	3014      	adds	r0, #20
 800a132:	3114      	adds	r1, #20
 800a134:	1884      	adds	r4, r0, r2
 800a136:	4411      	add	r1, r2
 800a138:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a13c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a140:	4295      	cmp	r5, r2
 800a142:	d003      	beq.n	800a14c <__mcmp+0x28>
 800a144:	d305      	bcc.n	800a152 <__mcmp+0x2e>
 800a146:	2301      	movs	r3, #1
 800a148:	4618      	mov	r0, r3
 800a14a:	bd30      	pop	{r4, r5, pc}
 800a14c:	42a0      	cmp	r0, r4
 800a14e:	d3f3      	bcc.n	800a138 <__mcmp+0x14>
 800a150:	e7fa      	b.n	800a148 <__mcmp+0x24>
 800a152:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a156:	e7f7      	b.n	800a148 <__mcmp+0x24>

0800a158 <__mdiff>:
 800a158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a15c:	460d      	mov	r5, r1
 800a15e:	4607      	mov	r7, r0
 800a160:	4611      	mov	r1, r2
 800a162:	4628      	mov	r0, r5
 800a164:	4614      	mov	r4, r2
 800a166:	f7ff ffdd 	bl	800a124 <__mcmp>
 800a16a:	1e06      	subs	r6, r0, #0
 800a16c:	d108      	bne.n	800a180 <__mdiff+0x28>
 800a16e:	4631      	mov	r1, r6
 800a170:	4638      	mov	r0, r7
 800a172:	f7ff fd85 	bl	8009c80 <_Balloc>
 800a176:	2301      	movs	r3, #1
 800a178:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a17c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a180:	bfa4      	itt	ge
 800a182:	4623      	movge	r3, r4
 800a184:	462c      	movge	r4, r5
 800a186:	4638      	mov	r0, r7
 800a188:	6861      	ldr	r1, [r4, #4]
 800a18a:	bfa6      	itte	ge
 800a18c:	461d      	movge	r5, r3
 800a18e:	2600      	movge	r6, #0
 800a190:	2601      	movlt	r6, #1
 800a192:	f7ff fd75 	bl	8009c80 <_Balloc>
 800a196:	f04f 0e00 	mov.w	lr, #0
 800a19a:	60c6      	str	r6, [r0, #12]
 800a19c:	692b      	ldr	r3, [r5, #16]
 800a19e:	6926      	ldr	r6, [r4, #16]
 800a1a0:	f104 0214 	add.w	r2, r4, #20
 800a1a4:	f105 0914 	add.w	r9, r5, #20
 800a1a8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a1ac:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a1b0:	f100 0114 	add.w	r1, r0, #20
 800a1b4:	f852 ab04 	ldr.w	sl, [r2], #4
 800a1b8:	f859 5b04 	ldr.w	r5, [r9], #4
 800a1bc:	fa1f f38a 	uxth.w	r3, sl
 800a1c0:	4473      	add	r3, lr
 800a1c2:	b2ac      	uxth	r4, r5
 800a1c4:	1b1b      	subs	r3, r3, r4
 800a1c6:	0c2c      	lsrs	r4, r5, #16
 800a1c8:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800a1cc:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800a1d0:	b29b      	uxth	r3, r3
 800a1d2:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800a1d6:	45c8      	cmp	r8, r9
 800a1d8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800a1dc:	4694      	mov	ip, r2
 800a1de:	f841 4b04 	str.w	r4, [r1], #4
 800a1e2:	d8e7      	bhi.n	800a1b4 <__mdiff+0x5c>
 800a1e4:	45bc      	cmp	ip, r7
 800a1e6:	d304      	bcc.n	800a1f2 <__mdiff+0x9a>
 800a1e8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a1ec:	b183      	cbz	r3, 800a210 <__mdiff+0xb8>
 800a1ee:	6106      	str	r6, [r0, #16]
 800a1f0:	e7c4      	b.n	800a17c <__mdiff+0x24>
 800a1f2:	f85c 4b04 	ldr.w	r4, [ip], #4
 800a1f6:	b2a2      	uxth	r2, r4
 800a1f8:	4472      	add	r2, lr
 800a1fa:	1413      	asrs	r3, r2, #16
 800a1fc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800a200:	b292      	uxth	r2, r2
 800a202:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a206:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800a20a:	f841 2b04 	str.w	r2, [r1], #4
 800a20e:	e7e9      	b.n	800a1e4 <__mdiff+0x8c>
 800a210:	3e01      	subs	r6, #1
 800a212:	e7e9      	b.n	800a1e8 <__mdiff+0x90>

0800a214 <__ulp>:
 800a214:	4b10      	ldr	r3, [pc, #64]	; (800a258 <__ulp+0x44>)
 800a216:	400b      	ands	r3, r1
 800a218:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	dd02      	ble.n	800a226 <__ulp+0x12>
 800a220:	2000      	movs	r0, #0
 800a222:	4619      	mov	r1, r3
 800a224:	4770      	bx	lr
 800a226:	425b      	negs	r3, r3
 800a228:	151b      	asrs	r3, r3, #20
 800a22a:	2b13      	cmp	r3, #19
 800a22c:	f04f 0000 	mov.w	r0, #0
 800a230:	f04f 0100 	mov.w	r1, #0
 800a234:	dc04      	bgt.n	800a240 <__ulp+0x2c>
 800a236:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800a23a:	fa42 f103 	asr.w	r1, r2, r3
 800a23e:	4770      	bx	lr
 800a240:	2201      	movs	r2, #1
 800a242:	3b14      	subs	r3, #20
 800a244:	2b1e      	cmp	r3, #30
 800a246:	bfce      	itee	gt
 800a248:	4613      	movgt	r3, r2
 800a24a:	f1c3 031f 	rsble	r3, r3, #31
 800a24e:	fa02 f303 	lslle.w	r3, r2, r3
 800a252:	4618      	mov	r0, r3
 800a254:	4770      	bx	lr
 800a256:	bf00      	nop
 800a258:	7ff00000 	.word	0x7ff00000

0800a25c <__b2d>:
 800a25c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a260:	6907      	ldr	r7, [r0, #16]
 800a262:	f100 0914 	add.w	r9, r0, #20
 800a266:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800a26a:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800a26e:	f1a7 0804 	sub.w	r8, r7, #4
 800a272:	4630      	mov	r0, r6
 800a274:	f7ff fdc8 	bl	8009e08 <__hi0bits>
 800a278:	f1c0 0320 	rsb	r3, r0, #32
 800a27c:	280a      	cmp	r0, #10
 800a27e:	600b      	str	r3, [r1, #0]
 800a280:	491e      	ldr	r1, [pc, #120]	; (800a2fc <__b2d+0xa0>)
 800a282:	dc17      	bgt.n	800a2b4 <__b2d+0x58>
 800a284:	45c1      	cmp	r9, r8
 800a286:	bf28      	it	cs
 800a288:	2200      	movcs	r2, #0
 800a28a:	f1c0 0c0b 	rsb	ip, r0, #11
 800a28e:	fa26 f30c 	lsr.w	r3, r6, ip
 800a292:	bf38      	it	cc
 800a294:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800a298:	ea43 0501 	orr.w	r5, r3, r1
 800a29c:	f100 0315 	add.w	r3, r0, #21
 800a2a0:	fa06 f303 	lsl.w	r3, r6, r3
 800a2a4:	fa22 f20c 	lsr.w	r2, r2, ip
 800a2a8:	ea43 0402 	orr.w	r4, r3, r2
 800a2ac:	4620      	mov	r0, r4
 800a2ae:	4629      	mov	r1, r5
 800a2b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2b4:	45c1      	cmp	r9, r8
 800a2b6:	bf3a      	itte	cc
 800a2b8:	f1a7 0808 	subcc.w	r8, r7, #8
 800a2bc:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800a2c0:	2200      	movcs	r2, #0
 800a2c2:	f1b0 030b 	subs.w	r3, r0, #11
 800a2c6:	d015      	beq.n	800a2f4 <__b2d+0x98>
 800a2c8:	409e      	lsls	r6, r3
 800a2ca:	f1c3 0720 	rsb	r7, r3, #32
 800a2ce:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 800a2d2:	fa22 f107 	lsr.w	r1, r2, r7
 800a2d6:	45c8      	cmp	r8, r9
 800a2d8:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 800a2dc:	ea46 0501 	orr.w	r5, r6, r1
 800a2e0:	bf94      	ite	ls
 800a2e2:	2100      	movls	r1, #0
 800a2e4:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800a2e8:	fa02 f003 	lsl.w	r0, r2, r3
 800a2ec:	40f9      	lsrs	r1, r7
 800a2ee:	ea40 0401 	orr.w	r4, r0, r1
 800a2f2:	e7db      	b.n	800a2ac <__b2d+0x50>
 800a2f4:	ea46 0501 	orr.w	r5, r6, r1
 800a2f8:	4614      	mov	r4, r2
 800a2fa:	e7d7      	b.n	800a2ac <__b2d+0x50>
 800a2fc:	3ff00000 	.word	0x3ff00000

0800a300 <__d2b>:
 800a300:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a304:	461c      	mov	r4, r3
 800a306:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800a30a:	2101      	movs	r1, #1
 800a30c:	4690      	mov	r8, r2
 800a30e:	f7ff fcb7 	bl	8009c80 <_Balloc>
 800a312:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800a316:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800a31a:	4607      	mov	r7, r0
 800a31c:	bb34      	cbnz	r4, 800a36c <__d2b+0x6c>
 800a31e:	9201      	str	r2, [sp, #4]
 800a320:	f1b8 0200 	subs.w	r2, r8, #0
 800a324:	d027      	beq.n	800a376 <__d2b+0x76>
 800a326:	a802      	add	r0, sp, #8
 800a328:	f840 2d08 	str.w	r2, [r0, #-8]!
 800a32c:	f7ff fd8b 	bl	8009e46 <__lo0bits>
 800a330:	9900      	ldr	r1, [sp, #0]
 800a332:	b1f0      	cbz	r0, 800a372 <__d2b+0x72>
 800a334:	9a01      	ldr	r2, [sp, #4]
 800a336:	f1c0 0320 	rsb	r3, r0, #32
 800a33a:	fa02 f303 	lsl.w	r3, r2, r3
 800a33e:	430b      	orrs	r3, r1
 800a340:	40c2      	lsrs	r2, r0
 800a342:	617b      	str	r3, [r7, #20]
 800a344:	9201      	str	r2, [sp, #4]
 800a346:	9b01      	ldr	r3, [sp, #4]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	bf14      	ite	ne
 800a34c:	2102      	movne	r1, #2
 800a34e:	2101      	moveq	r1, #1
 800a350:	61bb      	str	r3, [r7, #24]
 800a352:	6139      	str	r1, [r7, #16]
 800a354:	b1c4      	cbz	r4, 800a388 <__d2b+0x88>
 800a356:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a35a:	4404      	add	r4, r0
 800a35c:	6034      	str	r4, [r6, #0]
 800a35e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a362:	6028      	str	r0, [r5, #0]
 800a364:	4638      	mov	r0, r7
 800a366:	b002      	add	sp, #8
 800a368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a36c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800a370:	e7d5      	b.n	800a31e <__d2b+0x1e>
 800a372:	6179      	str	r1, [r7, #20]
 800a374:	e7e7      	b.n	800a346 <__d2b+0x46>
 800a376:	a801      	add	r0, sp, #4
 800a378:	f7ff fd65 	bl	8009e46 <__lo0bits>
 800a37c:	2101      	movs	r1, #1
 800a37e:	9b01      	ldr	r3, [sp, #4]
 800a380:	6139      	str	r1, [r7, #16]
 800a382:	617b      	str	r3, [r7, #20]
 800a384:	3020      	adds	r0, #32
 800a386:	e7e5      	b.n	800a354 <__d2b+0x54>
 800a388:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a38c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a390:	6030      	str	r0, [r6, #0]
 800a392:	6918      	ldr	r0, [r3, #16]
 800a394:	f7ff fd38 	bl	8009e08 <__hi0bits>
 800a398:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a39c:	e7e1      	b.n	800a362 <__d2b+0x62>

0800a39e <__ratio>:
 800a39e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3a2:	4688      	mov	r8, r1
 800a3a4:	4669      	mov	r1, sp
 800a3a6:	4681      	mov	r9, r0
 800a3a8:	f7ff ff58 	bl	800a25c <__b2d>
 800a3ac:	468b      	mov	fp, r1
 800a3ae:	4606      	mov	r6, r0
 800a3b0:	460f      	mov	r7, r1
 800a3b2:	4640      	mov	r0, r8
 800a3b4:	a901      	add	r1, sp, #4
 800a3b6:	f7ff ff51 	bl	800a25c <__b2d>
 800a3ba:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a3be:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a3c2:	460d      	mov	r5, r1
 800a3c4:	eba3 0c02 	sub.w	ip, r3, r2
 800a3c8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a3cc:	1a9b      	subs	r3, r3, r2
 800a3ce:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	bfd5      	itete	le
 800a3d6:	460a      	movle	r2, r1
 800a3d8:	463a      	movgt	r2, r7
 800a3da:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a3de:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800a3e2:	bfd8      	it	le
 800a3e4:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 800a3e8:	462b      	mov	r3, r5
 800a3ea:	4602      	mov	r2, r0
 800a3ec:	4659      	mov	r1, fp
 800a3ee:	4630      	mov	r0, r6
 800a3f0:	f7f6 f99c 	bl	800072c <__aeabi_ddiv>
 800a3f4:	b003      	add	sp, #12
 800a3f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a3fa <__copybits>:
 800a3fa:	3901      	subs	r1, #1
 800a3fc:	b510      	push	{r4, lr}
 800a3fe:	1149      	asrs	r1, r1, #5
 800a400:	6914      	ldr	r4, [r2, #16]
 800a402:	3101      	adds	r1, #1
 800a404:	f102 0314 	add.w	r3, r2, #20
 800a408:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a40c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a410:	42a3      	cmp	r3, r4
 800a412:	4602      	mov	r2, r0
 800a414:	d303      	bcc.n	800a41e <__copybits+0x24>
 800a416:	2300      	movs	r3, #0
 800a418:	428a      	cmp	r2, r1
 800a41a:	d305      	bcc.n	800a428 <__copybits+0x2e>
 800a41c:	bd10      	pop	{r4, pc}
 800a41e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a422:	f840 2b04 	str.w	r2, [r0], #4
 800a426:	e7f3      	b.n	800a410 <__copybits+0x16>
 800a428:	f842 3b04 	str.w	r3, [r2], #4
 800a42c:	e7f4      	b.n	800a418 <__copybits+0x1e>

0800a42e <__any_on>:
 800a42e:	f100 0214 	add.w	r2, r0, #20
 800a432:	6900      	ldr	r0, [r0, #16]
 800a434:	114b      	asrs	r3, r1, #5
 800a436:	4298      	cmp	r0, r3
 800a438:	b510      	push	{r4, lr}
 800a43a:	db11      	blt.n	800a460 <__any_on+0x32>
 800a43c:	dd0a      	ble.n	800a454 <__any_on+0x26>
 800a43e:	f011 011f 	ands.w	r1, r1, #31
 800a442:	d007      	beq.n	800a454 <__any_on+0x26>
 800a444:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a448:	fa24 f001 	lsr.w	r0, r4, r1
 800a44c:	fa00 f101 	lsl.w	r1, r0, r1
 800a450:	428c      	cmp	r4, r1
 800a452:	d10b      	bne.n	800a46c <__any_on+0x3e>
 800a454:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a458:	4293      	cmp	r3, r2
 800a45a:	d803      	bhi.n	800a464 <__any_on+0x36>
 800a45c:	2000      	movs	r0, #0
 800a45e:	bd10      	pop	{r4, pc}
 800a460:	4603      	mov	r3, r0
 800a462:	e7f7      	b.n	800a454 <__any_on+0x26>
 800a464:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a468:	2900      	cmp	r1, #0
 800a46a:	d0f5      	beq.n	800a458 <__any_on+0x2a>
 800a46c:	2001      	movs	r0, #1
 800a46e:	e7f6      	b.n	800a45e <__any_on+0x30>

0800a470 <_calloc_r>:
 800a470:	b538      	push	{r3, r4, r5, lr}
 800a472:	fb02 f401 	mul.w	r4, r2, r1
 800a476:	4621      	mov	r1, r4
 800a478:	f000 f854 	bl	800a524 <_malloc_r>
 800a47c:	4605      	mov	r5, r0
 800a47e:	b118      	cbz	r0, 800a488 <_calloc_r+0x18>
 800a480:	4622      	mov	r2, r4
 800a482:	2100      	movs	r1, #0
 800a484:	f7fc fcec 	bl	8006e60 <memset>
 800a488:	4628      	mov	r0, r5
 800a48a:	bd38      	pop	{r3, r4, r5, pc}

0800a48c <_free_r>:
 800a48c:	b538      	push	{r3, r4, r5, lr}
 800a48e:	4605      	mov	r5, r0
 800a490:	2900      	cmp	r1, #0
 800a492:	d043      	beq.n	800a51c <_free_r+0x90>
 800a494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a498:	1f0c      	subs	r4, r1, #4
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	bfb8      	it	lt
 800a49e:	18e4      	addlt	r4, r4, r3
 800a4a0:	f000 fa1b 	bl	800a8da <__malloc_lock>
 800a4a4:	4a1e      	ldr	r2, [pc, #120]	; (800a520 <_free_r+0x94>)
 800a4a6:	6813      	ldr	r3, [r2, #0]
 800a4a8:	4610      	mov	r0, r2
 800a4aa:	b933      	cbnz	r3, 800a4ba <_free_r+0x2e>
 800a4ac:	6063      	str	r3, [r4, #4]
 800a4ae:	6014      	str	r4, [r2, #0]
 800a4b0:	4628      	mov	r0, r5
 800a4b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4b6:	f000 ba11 	b.w	800a8dc <__malloc_unlock>
 800a4ba:	42a3      	cmp	r3, r4
 800a4bc:	d90b      	bls.n	800a4d6 <_free_r+0x4a>
 800a4be:	6821      	ldr	r1, [r4, #0]
 800a4c0:	1862      	adds	r2, r4, r1
 800a4c2:	4293      	cmp	r3, r2
 800a4c4:	bf01      	itttt	eq
 800a4c6:	681a      	ldreq	r2, [r3, #0]
 800a4c8:	685b      	ldreq	r3, [r3, #4]
 800a4ca:	1852      	addeq	r2, r2, r1
 800a4cc:	6022      	streq	r2, [r4, #0]
 800a4ce:	6063      	str	r3, [r4, #4]
 800a4d0:	6004      	str	r4, [r0, #0]
 800a4d2:	e7ed      	b.n	800a4b0 <_free_r+0x24>
 800a4d4:	4613      	mov	r3, r2
 800a4d6:	685a      	ldr	r2, [r3, #4]
 800a4d8:	b10a      	cbz	r2, 800a4de <_free_r+0x52>
 800a4da:	42a2      	cmp	r2, r4
 800a4dc:	d9fa      	bls.n	800a4d4 <_free_r+0x48>
 800a4de:	6819      	ldr	r1, [r3, #0]
 800a4e0:	1858      	adds	r0, r3, r1
 800a4e2:	42a0      	cmp	r0, r4
 800a4e4:	d10b      	bne.n	800a4fe <_free_r+0x72>
 800a4e6:	6820      	ldr	r0, [r4, #0]
 800a4e8:	4401      	add	r1, r0
 800a4ea:	1858      	adds	r0, r3, r1
 800a4ec:	4282      	cmp	r2, r0
 800a4ee:	6019      	str	r1, [r3, #0]
 800a4f0:	d1de      	bne.n	800a4b0 <_free_r+0x24>
 800a4f2:	6810      	ldr	r0, [r2, #0]
 800a4f4:	6852      	ldr	r2, [r2, #4]
 800a4f6:	4401      	add	r1, r0
 800a4f8:	6019      	str	r1, [r3, #0]
 800a4fa:	605a      	str	r2, [r3, #4]
 800a4fc:	e7d8      	b.n	800a4b0 <_free_r+0x24>
 800a4fe:	d902      	bls.n	800a506 <_free_r+0x7a>
 800a500:	230c      	movs	r3, #12
 800a502:	602b      	str	r3, [r5, #0]
 800a504:	e7d4      	b.n	800a4b0 <_free_r+0x24>
 800a506:	6820      	ldr	r0, [r4, #0]
 800a508:	1821      	adds	r1, r4, r0
 800a50a:	428a      	cmp	r2, r1
 800a50c:	bf01      	itttt	eq
 800a50e:	6811      	ldreq	r1, [r2, #0]
 800a510:	6852      	ldreq	r2, [r2, #4]
 800a512:	1809      	addeq	r1, r1, r0
 800a514:	6021      	streq	r1, [r4, #0]
 800a516:	6062      	str	r2, [r4, #4]
 800a518:	605c      	str	r4, [r3, #4]
 800a51a:	e7c9      	b.n	800a4b0 <_free_r+0x24>
 800a51c:	bd38      	pop	{r3, r4, r5, pc}
 800a51e:	bf00      	nop
 800a520:	20000688 	.word	0x20000688

0800a524 <_malloc_r>:
 800a524:	b570      	push	{r4, r5, r6, lr}
 800a526:	1ccd      	adds	r5, r1, #3
 800a528:	f025 0503 	bic.w	r5, r5, #3
 800a52c:	3508      	adds	r5, #8
 800a52e:	2d0c      	cmp	r5, #12
 800a530:	bf38      	it	cc
 800a532:	250c      	movcc	r5, #12
 800a534:	2d00      	cmp	r5, #0
 800a536:	4606      	mov	r6, r0
 800a538:	db01      	blt.n	800a53e <_malloc_r+0x1a>
 800a53a:	42a9      	cmp	r1, r5
 800a53c:	d903      	bls.n	800a546 <_malloc_r+0x22>
 800a53e:	230c      	movs	r3, #12
 800a540:	6033      	str	r3, [r6, #0]
 800a542:	2000      	movs	r0, #0
 800a544:	bd70      	pop	{r4, r5, r6, pc}
 800a546:	f000 f9c8 	bl	800a8da <__malloc_lock>
 800a54a:	4a21      	ldr	r2, [pc, #132]	; (800a5d0 <_malloc_r+0xac>)
 800a54c:	6814      	ldr	r4, [r2, #0]
 800a54e:	4621      	mov	r1, r4
 800a550:	b991      	cbnz	r1, 800a578 <_malloc_r+0x54>
 800a552:	4c20      	ldr	r4, [pc, #128]	; (800a5d4 <_malloc_r+0xb0>)
 800a554:	6823      	ldr	r3, [r4, #0]
 800a556:	b91b      	cbnz	r3, 800a560 <_malloc_r+0x3c>
 800a558:	4630      	mov	r0, r6
 800a55a:	f000 f98f 	bl	800a87c <_sbrk_r>
 800a55e:	6020      	str	r0, [r4, #0]
 800a560:	4629      	mov	r1, r5
 800a562:	4630      	mov	r0, r6
 800a564:	f000 f98a 	bl	800a87c <_sbrk_r>
 800a568:	1c43      	adds	r3, r0, #1
 800a56a:	d124      	bne.n	800a5b6 <_malloc_r+0x92>
 800a56c:	230c      	movs	r3, #12
 800a56e:	4630      	mov	r0, r6
 800a570:	6033      	str	r3, [r6, #0]
 800a572:	f000 f9b3 	bl	800a8dc <__malloc_unlock>
 800a576:	e7e4      	b.n	800a542 <_malloc_r+0x1e>
 800a578:	680b      	ldr	r3, [r1, #0]
 800a57a:	1b5b      	subs	r3, r3, r5
 800a57c:	d418      	bmi.n	800a5b0 <_malloc_r+0x8c>
 800a57e:	2b0b      	cmp	r3, #11
 800a580:	d90f      	bls.n	800a5a2 <_malloc_r+0x7e>
 800a582:	600b      	str	r3, [r1, #0]
 800a584:	18cc      	adds	r4, r1, r3
 800a586:	50cd      	str	r5, [r1, r3]
 800a588:	4630      	mov	r0, r6
 800a58a:	f000 f9a7 	bl	800a8dc <__malloc_unlock>
 800a58e:	f104 000b 	add.w	r0, r4, #11
 800a592:	1d23      	adds	r3, r4, #4
 800a594:	f020 0007 	bic.w	r0, r0, #7
 800a598:	1ac3      	subs	r3, r0, r3
 800a59a:	d0d3      	beq.n	800a544 <_malloc_r+0x20>
 800a59c:	425a      	negs	r2, r3
 800a59e:	50e2      	str	r2, [r4, r3]
 800a5a0:	e7d0      	b.n	800a544 <_malloc_r+0x20>
 800a5a2:	684b      	ldr	r3, [r1, #4]
 800a5a4:	428c      	cmp	r4, r1
 800a5a6:	bf16      	itet	ne
 800a5a8:	6063      	strne	r3, [r4, #4]
 800a5aa:	6013      	streq	r3, [r2, #0]
 800a5ac:	460c      	movne	r4, r1
 800a5ae:	e7eb      	b.n	800a588 <_malloc_r+0x64>
 800a5b0:	460c      	mov	r4, r1
 800a5b2:	6849      	ldr	r1, [r1, #4]
 800a5b4:	e7cc      	b.n	800a550 <_malloc_r+0x2c>
 800a5b6:	1cc4      	adds	r4, r0, #3
 800a5b8:	f024 0403 	bic.w	r4, r4, #3
 800a5bc:	42a0      	cmp	r0, r4
 800a5be:	d005      	beq.n	800a5cc <_malloc_r+0xa8>
 800a5c0:	1a21      	subs	r1, r4, r0
 800a5c2:	4630      	mov	r0, r6
 800a5c4:	f000 f95a 	bl	800a87c <_sbrk_r>
 800a5c8:	3001      	adds	r0, #1
 800a5ca:	d0cf      	beq.n	800a56c <_malloc_r+0x48>
 800a5cc:	6025      	str	r5, [r4, #0]
 800a5ce:	e7db      	b.n	800a588 <_malloc_r+0x64>
 800a5d0:	20000688 	.word	0x20000688
 800a5d4:	2000068c 	.word	0x2000068c

0800a5d8 <__ssputs_r>:
 800a5d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5dc:	688e      	ldr	r6, [r1, #8]
 800a5de:	4682      	mov	sl, r0
 800a5e0:	429e      	cmp	r6, r3
 800a5e2:	460c      	mov	r4, r1
 800a5e4:	4690      	mov	r8, r2
 800a5e6:	4699      	mov	r9, r3
 800a5e8:	d837      	bhi.n	800a65a <__ssputs_r+0x82>
 800a5ea:	898a      	ldrh	r2, [r1, #12]
 800a5ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a5f0:	d031      	beq.n	800a656 <__ssputs_r+0x7e>
 800a5f2:	2302      	movs	r3, #2
 800a5f4:	6825      	ldr	r5, [r4, #0]
 800a5f6:	6909      	ldr	r1, [r1, #16]
 800a5f8:	1a6f      	subs	r7, r5, r1
 800a5fa:	6965      	ldr	r5, [r4, #20]
 800a5fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a600:	fb95 f5f3 	sdiv	r5, r5, r3
 800a604:	f109 0301 	add.w	r3, r9, #1
 800a608:	443b      	add	r3, r7
 800a60a:	429d      	cmp	r5, r3
 800a60c:	bf38      	it	cc
 800a60e:	461d      	movcc	r5, r3
 800a610:	0553      	lsls	r3, r2, #21
 800a612:	d530      	bpl.n	800a676 <__ssputs_r+0x9e>
 800a614:	4629      	mov	r1, r5
 800a616:	f7ff ff85 	bl	800a524 <_malloc_r>
 800a61a:	4606      	mov	r6, r0
 800a61c:	b950      	cbnz	r0, 800a634 <__ssputs_r+0x5c>
 800a61e:	230c      	movs	r3, #12
 800a620:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a624:	f8ca 3000 	str.w	r3, [sl]
 800a628:	89a3      	ldrh	r3, [r4, #12]
 800a62a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a62e:	81a3      	strh	r3, [r4, #12]
 800a630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a634:	463a      	mov	r2, r7
 800a636:	6921      	ldr	r1, [r4, #16]
 800a638:	f7fc fbee 	bl	8006e18 <memcpy>
 800a63c:	89a3      	ldrh	r3, [r4, #12]
 800a63e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a642:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a646:	81a3      	strh	r3, [r4, #12]
 800a648:	6126      	str	r6, [r4, #16]
 800a64a:	443e      	add	r6, r7
 800a64c:	6026      	str	r6, [r4, #0]
 800a64e:	464e      	mov	r6, r9
 800a650:	6165      	str	r5, [r4, #20]
 800a652:	1bed      	subs	r5, r5, r7
 800a654:	60a5      	str	r5, [r4, #8]
 800a656:	454e      	cmp	r6, r9
 800a658:	d900      	bls.n	800a65c <__ssputs_r+0x84>
 800a65a:	464e      	mov	r6, r9
 800a65c:	4632      	mov	r2, r6
 800a65e:	4641      	mov	r1, r8
 800a660:	6820      	ldr	r0, [r4, #0]
 800a662:	f7fc fbe4 	bl	8006e2e <memmove>
 800a666:	68a3      	ldr	r3, [r4, #8]
 800a668:	2000      	movs	r0, #0
 800a66a:	1b9b      	subs	r3, r3, r6
 800a66c:	60a3      	str	r3, [r4, #8]
 800a66e:	6823      	ldr	r3, [r4, #0]
 800a670:	441e      	add	r6, r3
 800a672:	6026      	str	r6, [r4, #0]
 800a674:	e7dc      	b.n	800a630 <__ssputs_r+0x58>
 800a676:	462a      	mov	r2, r5
 800a678:	f000 f931 	bl	800a8de <_realloc_r>
 800a67c:	4606      	mov	r6, r0
 800a67e:	2800      	cmp	r0, #0
 800a680:	d1e2      	bne.n	800a648 <__ssputs_r+0x70>
 800a682:	6921      	ldr	r1, [r4, #16]
 800a684:	4650      	mov	r0, sl
 800a686:	f7ff ff01 	bl	800a48c <_free_r>
 800a68a:	e7c8      	b.n	800a61e <__ssputs_r+0x46>

0800a68c <_svfiprintf_r>:
 800a68c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a690:	461d      	mov	r5, r3
 800a692:	898b      	ldrh	r3, [r1, #12]
 800a694:	b09d      	sub	sp, #116	; 0x74
 800a696:	061f      	lsls	r7, r3, #24
 800a698:	4680      	mov	r8, r0
 800a69a:	460c      	mov	r4, r1
 800a69c:	4616      	mov	r6, r2
 800a69e:	d50f      	bpl.n	800a6c0 <_svfiprintf_r+0x34>
 800a6a0:	690b      	ldr	r3, [r1, #16]
 800a6a2:	b96b      	cbnz	r3, 800a6c0 <_svfiprintf_r+0x34>
 800a6a4:	2140      	movs	r1, #64	; 0x40
 800a6a6:	f7ff ff3d 	bl	800a524 <_malloc_r>
 800a6aa:	6020      	str	r0, [r4, #0]
 800a6ac:	6120      	str	r0, [r4, #16]
 800a6ae:	b928      	cbnz	r0, 800a6bc <_svfiprintf_r+0x30>
 800a6b0:	230c      	movs	r3, #12
 800a6b2:	f8c8 3000 	str.w	r3, [r8]
 800a6b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a6ba:	e0c8      	b.n	800a84e <_svfiprintf_r+0x1c2>
 800a6bc:	2340      	movs	r3, #64	; 0x40
 800a6be:	6163      	str	r3, [r4, #20]
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	9309      	str	r3, [sp, #36]	; 0x24
 800a6c4:	2320      	movs	r3, #32
 800a6c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a6ca:	2330      	movs	r3, #48	; 0x30
 800a6cc:	f04f 0b01 	mov.w	fp, #1
 800a6d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a6d4:	9503      	str	r5, [sp, #12]
 800a6d6:	4637      	mov	r7, r6
 800a6d8:	463d      	mov	r5, r7
 800a6da:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a6de:	b10b      	cbz	r3, 800a6e4 <_svfiprintf_r+0x58>
 800a6e0:	2b25      	cmp	r3, #37	; 0x25
 800a6e2:	d13e      	bne.n	800a762 <_svfiprintf_r+0xd6>
 800a6e4:	ebb7 0a06 	subs.w	sl, r7, r6
 800a6e8:	d00b      	beq.n	800a702 <_svfiprintf_r+0x76>
 800a6ea:	4653      	mov	r3, sl
 800a6ec:	4632      	mov	r2, r6
 800a6ee:	4621      	mov	r1, r4
 800a6f0:	4640      	mov	r0, r8
 800a6f2:	f7ff ff71 	bl	800a5d8 <__ssputs_r>
 800a6f6:	3001      	adds	r0, #1
 800a6f8:	f000 80a4 	beq.w	800a844 <_svfiprintf_r+0x1b8>
 800a6fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6fe:	4453      	add	r3, sl
 800a700:	9309      	str	r3, [sp, #36]	; 0x24
 800a702:	783b      	ldrb	r3, [r7, #0]
 800a704:	2b00      	cmp	r3, #0
 800a706:	f000 809d 	beq.w	800a844 <_svfiprintf_r+0x1b8>
 800a70a:	2300      	movs	r3, #0
 800a70c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a710:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a714:	9304      	str	r3, [sp, #16]
 800a716:	9307      	str	r3, [sp, #28]
 800a718:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a71c:	931a      	str	r3, [sp, #104]	; 0x68
 800a71e:	462f      	mov	r7, r5
 800a720:	2205      	movs	r2, #5
 800a722:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a726:	4850      	ldr	r0, [pc, #320]	; (800a868 <_svfiprintf_r+0x1dc>)
 800a728:	f7ff fa9c 	bl	8009c64 <memchr>
 800a72c:	9b04      	ldr	r3, [sp, #16]
 800a72e:	b9d0      	cbnz	r0, 800a766 <_svfiprintf_r+0xda>
 800a730:	06d9      	lsls	r1, r3, #27
 800a732:	bf44      	itt	mi
 800a734:	2220      	movmi	r2, #32
 800a736:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a73a:	071a      	lsls	r2, r3, #28
 800a73c:	bf44      	itt	mi
 800a73e:	222b      	movmi	r2, #43	; 0x2b
 800a740:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a744:	782a      	ldrb	r2, [r5, #0]
 800a746:	2a2a      	cmp	r2, #42	; 0x2a
 800a748:	d015      	beq.n	800a776 <_svfiprintf_r+0xea>
 800a74a:	462f      	mov	r7, r5
 800a74c:	2000      	movs	r0, #0
 800a74e:	250a      	movs	r5, #10
 800a750:	9a07      	ldr	r2, [sp, #28]
 800a752:	4639      	mov	r1, r7
 800a754:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a758:	3b30      	subs	r3, #48	; 0x30
 800a75a:	2b09      	cmp	r3, #9
 800a75c:	d94d      	bls.n	800a7fa <_svfiprintf_r+0x16e>
 800a75e:	b1b8      	cbz	r0, 800a790 <_svfiprintf_r+0x104>
 800a760:	e00f      	b.n	800a782 <_svfiprintf_r+0xf6>
 800a762:	462f      	mov	r7, r5
 800a764:	e7b8      	b.n	800a6d8 <_svfiprintf_r+0x4c>
 800a766:	4a40      	ldr	r2, [pc, #256]	; (800a868 <_svfiprintf_r+0x1dc>)
 800a768:	463d      	mov	r5, r7
 800a76a:	1a80      	subs	r0, r0, r2
 800a76c:	fa0b f000 	lsl.w	r0, fp, r0
 800a770:	4318      	orrs	r0, r3
 800a772:	9004      	str	r0, [sp, #16]
 800a774:	e7d3      	b.n	800a71e <_svfiprintf_r+0x92>
 800a776:	9a03      	ldr	r2, [sp, #12]
 800a778:	1d11      	adds	r1, r2, #4
 800a77a:	6812      	ldr	r2, [r2, #0]
 800a77c:	9103      	str	r1, [sp, #12]
 800a77e:	2a00      	cmp	r2, #0
 800a780:	db01      	blt.n	800a786 <_svfiprintf_r+0xfa>
 800a782:	9207      	str	r2, [sp, #28]
 800a784:	e004      	b.n	800a790 <_svfiprintf_r+0x104>
 800a786:	4252      	negs	r2, r2
 800a788:	f043 0302 	orr.w	r3, r3, #2
 800a78c:	9207      	str	r2, [sp, #28]
 800a78e:	9304      	str	r3, [sp, #16]
 800a790:	783b      	ldrb	r3, [r7, #0]
 800a792:	2b2e      	cmp	r3, #46	; 0x2e
 800a794:	d10c      	bne.n	800a7b0 <_svfiprintf_r+0x124>
 800a796:	787b      	ldrb	r3, [r7, #1]
 800a798:	2b2a      	cmp	r3, #42	; 0x2a
 800a79a:	d133      	bne.n	800a804 <_svfiprintf_r+0x178>
 800a79c:	9b03      	ldr	r3, [sp, #12]
 800a79e:	3702      	adds	r7, #2
 800a7a0:	1d1a      	adds	r2, r3, #4
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	9203      	str	r2, [sp, #12]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	bfb8      	it	lt
 800a7aa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a7ae:	9305      	str	r3, [sp, #20]
 800a7b0:	4d2e      	ldr	r5, [pc, #184]	; (800a86c <_svfiprintf_r+0x1e0>)
 800a7b2:	2203      	movs	r2, #3
 800a7b4:	7839      	ldrb	r1, [r7, #0]
 800a7b6:	4628      	mov	r0, r5
 800a7b8:	f7ff fa54 	bl	8009c64 <memchr>
 800a7bc:	b138      	cbz	r0, 800a7ce <_svfiprintf_r+0x142>
 800a7be:	2340      	movs	r3, #64	; 0x40
 800a7c0:	1b40      	subs	r0, r0, r5
 800a7c2:	fa03 f000 	lsl.w	r0, r3, r0
 800a7c6:	9b04      	ldr	r3, [sp, #16]
 800a7c8:	3701      	adds	r7, #1
 800a7ca:	4303      	orrs	r3, r0
 800a7cc:	9304      	str	r3, [sp, #16]
 800a7ce:	7839      	ldrb	r1, [r7, #0]
 800a7d0:	2206      	movs	r2, #6
 800a7d2:	4827      	ldr	r0, [pc, #156]	; (800a870 <_svfiprintf_r+0x1e4>)
 800a7d4:	1c7e      	adds	r6, r7, #1
 800a7d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a7da:	f7ff fa43 	bl	8009c64 <memchr>
 800a7de:	2800      	cmp	r0, #0
 800a7e0:	d038      	beq.n	800a854 <_svfiprintf_r+0x1c8>
 800a7e2:	4b24      	ldr	r3, [pc, #144]	; (800a874 <_svfiprintf_r+0x1e8>)
 800a7e4:	bb13      	cbnz	r3, 800a82c <_svfiprintf_r+0x1a0>
 800a7e6:	9b03      	ldr	r3, [sp, #12]
 800a7e8:	3307      	adds	r3, #7
 800a7ea:	f023 0307 	bic.w	r3, r3, #7
 800a7ee:	3308      	adds	r3, #8
 800a7f0:	9303      	str	r3, [sp, #12]
 800a7f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7f4:	444b      	add	r3, r9
 800a7f6:	9309      	str	r3, [sp, #36]	; 0x24
 800a7f8:	e76d      	b.n	800a6d6 <_svfiprintf_r+0x4a>
 800a7fa:	fb05 3202 	mla	r2, r5, r2, r3
 800a7fe:	2001      	movs	r0, #1
 800a800:	460f      	mov	r7, r1
 800a802:	e7a6      	b.n	800a752 <_svfiprintf_r+0xc6>
 800a804:	2300      	movs	r3, #0
 800a806:	250a      	movs	r5, #10
 800a808:	4619      	mov	r1, r3
 800a80a:	3701      	adds	r7, #1
 800a80c:	9305      	str	r3, [sp, #20]
 800a80e:	4638      	mov	r0, r7
 800a810:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a814:	3a30      	subs	r2, #48	; 0x30
 800a816:	2a09      	cmp	r2, #9
 800a818:	d903      	bls.n	800a822 <_svfiprintf_r+0x196>
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d0c8      	beq.n	800a7b0 <_svfiprintf_r+0x124>
 800a81e:	9105      	str	r1, [sp, #20]
 800a820:	e7c6      	b.n	800a7b0 <_svfiprintf_r+0x124>
 800a822:	fb05 2101 	mla	r1, r5, r1, r2
 800a826:	2301      	movs	r3, #1
 800a828:	4607      	mov	r7, r0
 800a82a:	e7f0      	b.n	800a80e <_svfiprintf_r+0x182>
 800a82c:	ab03      	add	r3, sp, #12
 800a82e:	9300      	str	r3, [sp, #0]
 800a830:	4622      	mov	r2, r4
 800a832:	4b11      	ldr	r3, [pc, #68]	; (800a878 <_svfiprintf_r+0x1ec>)
 800a834:	a904      	add	r1, sp, #16
 800a836:	4640      	mov	r0, r8
 800a838:	f7fc fbac 	bl	8006f94 <_printf_float>
 800a83c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800a840:	4681      	mov	r9, r0
 800a842:	d1d6      	bne.n	800a7f2 <_svfiprintf_r+0x166>
 800a844:	89a3      	ldrh	r3, [r4, #12]
 800a846:	065b      	lsls	r3, r3, #25
 800a848:	f53f af35 	bmi.w	800a6b6 <_svfiprintf_r+0x2a>
 800a84c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a84e:	b01d      	add	sp, #116	; 0x74
 800a850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a854:	ab03      	add	r3, sp, #12
 800a856:	9300      	str	r3, [sp, #0]
 800a858:	4622      	mov	r2, r4
 800a85a:	4b07      	ldr	r3, [pc, #28]	; (800a878 <_svfiprintf_r+0x1ec>)
 800a85c:	a904      	add	r1, sp, #16
 800a85e:	4640      	mov	r0, r8
 800a860:	f7fc fe44 	bl	80074ec <_printf_i>
 800a864:	e7ea      	b.n	800a83c <_svfiprintf_r+0x1b0>
 800a866:	bf00      	nop
 800a868:	0800b2c4 	.word	0x0800b2c4
 800a86c:	0800b2ca 	.word	0x0800b2ca
 800a870:	0800b2ce 	.word	0x0800b2ce
 800a874:	08006f95 	.word	0x08006f95
 800a878:	0800a5d9 	.word	0x0800a5d9

0800a87c <_sbrk_r>:
 800a87c:	b538      	push	{r3, r4, r5, lr}
 800a87e:	2300      	movs	r3, #0
 800a880:	4c05      	ldr	r4, [pc, #20]	; (800a898 <_sbrk_r+0x1c>)
 800a882:	4605      	mov	r5, r0
 800a884:	4608      	mov	r0, r1
 800a886:	6023      	str	r3, [r4, #0]
 800a888:	f7f7 feba 	bl	8002600 <_sbrk>
 800a88c:	1c43      	adds	r3, r0, #1
 800a88e:	d102      	bne.n	800a896 <_sbrk_r+0x1a>
 800a890:	6823      	ldr	r3, [r4, #0]
 800a892:	b103      	cbz	r3, 800a896 <_sbrk_r+0x1a>
 800a894:	602b      	str	r3, [r5, #0]
 800a896:	bd38      	pop	{r3, r4, r5, pc}
 800a898:	20000a50 	.word	0x20000a50

0800a89c <strncmp>:
 800a89c:	b510      	push	{r4, lr}
 800a89e:	b16a      	cbz	r2, 800a8bc <strncmp+0x20>
 800a8a0:	3901      	subs	r1, #1
 800a8a2:	1884      	adds	r4, r0, r2
 800a8a4:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a8a8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a8ac:	4293      	cmp	r3, r2
 800a8ae:	d103      	bne.n	800a8b8 <strncmp+0x1c>
 800a8b0:	42a0      	cmp	r0, r4
 800a8b2:	d001      	beq.n	800a8b8 <strncmp+0x1c>
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d1f5      	bne.n	800a8a4 <strncmp+0x8>
 800a8b8:	1a98      	subs	r0, r3, r2
 800a8ba:	bd10      	pop	{r4, pc}
 800a8bc:	4610      	mov	r0, r2
 800a8be:	e7fc      	b.n	800a8ba <strncmp+0x1e>

0800a8c0 <__ascii_wctomb>:
 800a8c0:	b149      	cbz	r1, 800a8d6 <__ascii_wctomb+0x16>
 800a8c2:	2aff      	cmp	r2, #255	; 0xff
 800a8c4:	bf8b      	itete	hi
 800a8c6:	238a      	movhi	r3, #138	; 0x8a
 800a8c8:	700a      	strbls	r2, [r1, #0]
 800a8ca:	6003      	strhi	r3, [r0, #0]
 800a8cc:	2001      	movls	r0, #1
 800a8ce:	bf88      	it	hi
 800a8d0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800a8d4:	4770      	bx	lr
 800a8d6:	4608      	mov	r0, r1
 800a8d8:	4770      	bx	lr

0800a8da <__malloc_lock>:
 800a8da:	4770      	bx	lr

0800a8dc <__malloc_unlock>:
 800a8dc:	4770      	bx	lr

0800a8de <_realloc_r>:
 800a8de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8e0:	4607      	mov	r7, r0
 800a8e2:	4614      	mov	r4, r2
 800a8e4:	460e      	mov	r6, r1
 800a8e6:	b921      	cbnz	r1, 800a8f2 <_realloc_r+0x14>
 800a8e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a8ec:	4611      	mov	r1, r2
 800a8ee:	f7ff be19 	b.w	800a524 <_malloc_r>
 800a8f2:	b922      	cbnz	r2, 800a8fe <_realloc_r+0x20>
 800a8f4:	f7ff fdca 	bl	800a48c <_free_r>
 800a8f8:	4625      	mov	r5, r4
 800a8fa:	4628      	mov	r0, r5
 800a8fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8fe:	f000 f814 	bl	800a92a <_malloc_usable_size_r>
 800a902:	42a0      	cmp	r0, r4
 800a904:	d20f      	bcs.n	800a926 <_realloc_r+0x48>
 800a906:	4621      	mov	r1, r4
 800a908:	4638      	mov	r0, r7
 800a90a:	f7ff fe0b 	bl	800a524 <_malloc_r>
 800a90e:	4605      	mov	r5, r0
 800a910:	2800      	cmp	r0, #0
 800a912:	d0f2      	beq.n	800a8fa <_realloc_r+0x1c>
 800a914:	4631      	mov	r1, r6
 800a916:	4622      	mov	r2, r4
 800a918:	f7fc fa7e 	bl	8006e18 <memcpy>
 800a91c:	4631      	mov	r1, r6
 800a91e:	4638      	mov	r0, r7
 800a920:	f7ff fdb4 	bl	800a48c <_free_r>
 800a924:	e7e9      	b.n	800a8fa <_realloc_r+0x1c>
 800a926:	4635      	mov	r5, r6
 800a928:	e7e7      	b.n	800a8fa <_realloc_r+0x1c>

0800a92a <_malloc_usable_size_r>:
 800a92a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a92e:	1f18      	subs	r0, r3, #4
 800a930:	2b00      	cmp	r3, #0
 800a932:	bfbc      	itt	lt
 800a934:	580b      	ldrlt	r3, [r1, r0]
 800a936:	18c0      	addlt	r0, r0, r3
 800a938:	4770      	bx	lr
	...

0800a93c <_init>:
 800a93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a93e:	bf00      	nop
 800a940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a942:	bc08      	pop	{r3}
 800a944:	469e      	mov	lr, r3
 800a946:	4770      	bx	lr

0800a948 <_fini>:
 800a948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a94a:	bf00      	nop
 800a94c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a94e:	bc08      	pop	{r3}
 800a950:	469e      	mov	lr, r3
 800a952:	4770      	bx	lr
