Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 18 16:39:10 2021
| Host         : Fr4nk1in running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter_30bit_timing_summary_routed.rpt -pb counter_30bit_timing_summary_routed.pb -rpx counter_30bit_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_30bit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.723        0.000                      0                   30        0.316        0.000                      0                   30        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.723        0.000                      0                   30        0.316        0.000                      0                   30        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 2.372ns (44.952%)  route 2.905ns (55.048%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           1.158     6.924    count_reg[17]
    SLICE_X1Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.593    count[0]_i_10_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.717 r  count[0]_i_7/O
                         net (fo=31, routed)          0.653     8.369    count[0]_i_7_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.124     8.493 r  count[0]_i_2/O
                         net (fo=1, routed)           0.550     9.043    count[0]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.569 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    count_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    count_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    count_reg[8]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.911    count_reg[12]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.025 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.025    count_reg[16]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.139 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    count_reg[20]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.253 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.253    count_reg[24]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.587 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.587    count_reg[28]_i_1_n_6
    SLICE_X0Y111         FDCE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.586    15.008    clk_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  count_reg[29]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.587    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.261ns (43.769%)  route 2.905ns (56.231%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           1.158     6.924    count_reg[17]
    SLICE_X1Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.593    count[0]_i_10_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.717 r  count[0]_i_7/O
                         net (fo=31, routed)          0.653     8.369    count[0]_i_7_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.124     8.493 r  count[0]_i_2/O
                         net (fo=1, routed)           0.550     9.043    count[0]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.569 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    count_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    count_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    count_reg[8]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.911    count_reg[12]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.025 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.025    count_reg[16]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.139 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    count_reg[20]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.253 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.253    count_reg[24]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.476 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.476    count_reg[28]_i_1_n_7
    SLICE_X0Y111         FDCE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.586    15.008    clk_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  count_reg[28]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 2.258ns (43.736%)  route 2.905ns (56.264%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           1.158     6.924    count_reg[17]
    SLICE_X1Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.593    count[0]_i_10_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.717 r  count[0]_i_7/O
                         net (fo=31, routed)          0.653     8.369    count[0]_i_7_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.124     8.493 r  count[0]_i_2/O
                         net (fo=1, routed)           0.550     9.043    count[0]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.569 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    count_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    count_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    count_reg[8]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.911    count_reg[12]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.025 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.025    count_reg[16]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.139 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    count_reg[20]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.473 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.473    count_reg[24]_i_1_n_6
    SLICE_X0Y110         FDCE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  count_reg[25]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.237ns (43.506%)  route 2.905ns (56.494%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           1.158     6.924    count_reg[17]
    SLICE_X1Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.593    count[0]_i_10_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.717 r  count[0]_i_7/O
                         net (fo=31, routed)          0.653     8.369    count[0]_i_7_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.124     8.493 r  count[0]_i_2/O
                         net (fo=1, routed)           0.550     9.043    count[0]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.569 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    count_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    count_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    count_reg[8]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.911    count_reg[12]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.025 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.025    count_reg[16]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.139 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    count_reg[20]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.452 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.452    count_reg[24]_i_1_n_4
    SLICE_X0Y110         FDCE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  count_reg[27]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 2.163ns (42.681%)  route 2.905ns (57.319%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           1.158     6.924    count_reg[17]
    SLICE_X1Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.593    count[0]_i_10_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.717 r  count[0]_i_7/O
                         net (fo=31, routed)          0.653     8.369    count[0]_i_7_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.124     8.493 r  count[0]_i_2/O
                         net (fo=1, routed)           0.550     9.043    count[0]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.569 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    count_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    count_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    count_reg[8]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.911    count_reg[12]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.025 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.025    count_reg[16]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.139 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    count_reg[20]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.378 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.378    count_reg[24]_i_1_n_5
    SLICE_X0Y110         FDCE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  count_reg[26]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 2.147ns (42.500%)  route 2.905ns (57.500%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           1.158     6.924    count_reg[17]
    SLICE_X1Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.593    count[0]_i_10_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.717 r  count[0]_i_7/O
                         net (fo=31, routed)          0.653     8.369    count[0]_i_7_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.124     8.493 r  count[0]_i_2/O
                         net (fo=1, routed)           0.550     9.043    count[0]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.569 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    count_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    count_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    count_reg[8]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.911    count_reg[12]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.025 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.025    count_reg[16]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.139 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.139    count_reg[20]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.362 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.362    count_reg[24]_i_1_n_7
    SLICE_X0Y110         FDCE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  count_reg[24]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 2.144ns (42.466%)  route 2.905ns (57.534%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           1.158     6.924    count_reg[17]
    SLICE_X1Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.593    count[0]_i_10_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.717 r  count[0]_i_7/O
                         net (fo=31, routed)          0.653     8.369    count[0]_i_7_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.124     8.493 r  count[0]_i_2/O
                         net (fo=1, routed)           0.550     9.043    count[0]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.569 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    count_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    count_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    count_reg[8]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.911    count_reg[12]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.025 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.025    count_reg[16]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.359 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.359    count_reg[20]_i_1_n_6
    SLICE_X0Y109         FDCE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[21]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.062    15.311    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 2.123ns (42.225%)  route 2.905ns (57.775%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           1.158     6.924    count_reg[17]
    SLICE_X1Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.593    count[0]_i_10_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.717 r  count[0]_i_7/O
                         net (fo=31, routed)          0.653     8.369    count[0]_i_7_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.124     8.493 r  count[0]_i_2/O
                         net (fo=1, routed)           0.550     9.043    count[0]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.569 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    count_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    count_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    count_reg[8]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.911    count_reg[12]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.025 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.025    count_reg[16]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.338 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.338    count_reg[20]_i_1_n_4
    SLICE_X0Y109         FDCE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[23]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.062    15.311    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 2.049ns (41.362%)  route 2.905ns (58.638%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           1.158     6.924    count_reg[17]
    SLICE_X1Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.593    count[0]_i_10_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.717 r  count[0]_i_7/O
                         net (fo=31, routed)          0.653     8.369    count[0]_i_7_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.124     8.493 r  count[0]_i_2/O
                         net (fo=1, routed)           0.550     9.043    count[0]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.569 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    count_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    count_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    count_reg[8]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.911    count_reg[12]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.025 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.025    count_reg[16]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.264 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.264    count_reg[20]_i_1_n_5
    SLICE_X0Y109         FDCE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[22]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.062    15.311    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 2.033ns (41.172%)  route 2.905ns (58.828%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  count_reg[17]/Q
                         net (fo=2, routed)           1.158     6.924    count_reg[17]
    SLICE_X1Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.593    count[0]_i_10_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.124     7.717 r  count[0]_i_7/O
                         net (fo=31, routed)          0.653     8.369    count[0]_i_7_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.124     8.493 r  count[0]_i_2/O
                         net (fo=1, routed)           0.550     9.043    count[0]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.569 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    count_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    count_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    count_reg[8]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.911    count_reg[12]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.025 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.025    count_reg[16]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.248 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.248    count_reg[20]_i_1_n_7
    SLICE_X0Y109         FDCE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[20]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.062    15.311    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  5.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  count_reg[11]/Q
                         net (fo=2, routed)           0.172     1.830    count_reg[11]
    SLICE_X0Y106         LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.875    count[8]_i_2_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.938 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    count_reg[8]_i_1_n_4
    SLICE_X0Y106         FDCE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  count_reg[11]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.105     1.622    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  count_reg[3]/Q
                         net (fo=2, routed)           0.172     1.830    count_reg[3]
    SLICE_X0Y104         LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.875    count[0]_i_3_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.938 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    count_reg[0]_i_1_n_4
    SLICE_X0Y104         FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  count_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.105     1.622    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  count_reg[7]/Q
                         net (fo=2, routed)           0.173     1.831    count_reg[7]
    SLICE_X0Y105         LUT6 (Prop_lut6_I5_O)        0.045     1.876 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.876    count[4]_i_2_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.939 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    count_reg[4]_i_1_n_4
    SLICE_X0Y105         FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  count_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.105     1.622    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  count_reg[23]/Q
                         net (fo=3, routed)           0.173     1.831    led_OBUF[1]
    SLICE_X0Y109         LUT6 (Prop_lut6_I5_O)        0.045     1.876 r  count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.876    count[20]_i_2_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.939 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    count_reg[20]_i_1_n_4
    SLICE_X0Y109         FDCE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[23]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y109         FDCE (Hold_fdce_C_D)         0.105     1.621    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.249ns (55.505%)  route 0.200ns (44.495%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  count_reg[21]/Q
                         net (fo=31, routed)          0.200     1.857    count_reg[21]
    SLICE_X0Y110         LUT6 (Prop_lut6_I2_O)        0.045     1.902 r  count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.902    count[24]_i_2_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.965 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.965    count_reg[24]_i_1_n_4
    SLICE_X0Y110         FDCE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  count_reg[27]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X0Y110         FDCE (Hold_fdce_C_D)         0.105     1.636    count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.252ns (55.943%)  route 0.198ns (44.057%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  count_reg[21]/Q
                         net (fo=31, routed)          0.198     1.856    count_reg[21]
    SLICE_X0Y110         LUT6 (Prop_lut6_I2_O)        0.045     1.901 r  count[24]_i_3/O
                         net (fo=1, routed)           0.000     1.901    count[24]_i_3_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.967 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.967    count_reg[24]_i_1_n_5
    SLICE_X0Y110         FDCE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  count_reg[26]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X0Y110         FDCE (Hold_fdce_C_D)         0.105     1.636    count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  count_reg[0]/Q
                         net (fo=2, routed)           0.184     1.842    count_reg[0]
    SLICE_X0Y104         LUT6 (Prop_lut6_I0_O)        0.045     1.887 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.887    count[0]_i_6_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.957 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    count_reg[0]_i_1_n_7
    SLICE_X0Y104         FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  count_reg[0]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.105     1.622    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  count_reg[12]/Q
                         net (fo=2, routed)           0.185     1.842    count_reg[12]
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.045     1.887 r  count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.887    count[12]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.957 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    count_reg[12]_i_1_n_7
    SLICE_X0Y107         FDCE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  count_reg[12]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.105     1.621    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  count_reg[20]/Q
                         net (fo=2, routed)           0.185     1.842    count_reg[20]
    SLICE_X0Y109         LUT6 (Prop_lut6_I5_O)        0.045     1.887 r  count[20]_i_5/O
                         net (fo=1, routed)           0.000     1.887    count[20]_i_5_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.957 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    count_reg[20]_i_1_n_7
    SLICE_X0Y109         FDCE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[20]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y109         FDCE (Hold_fdce_C_D)         0.105     1.621    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  count_reg[4]/Q
                         net (fo=2, routed)           0.185     1.843    count_reg[4]
    SLICE_X0Y105         LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.888    count[4]_i_5_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.958 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.958    count_reg[4]_i_1_n_7
    SLICE_X0Y105         FDCE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  count_reg[4]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.105     1.622    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111    count_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111    count_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[15]/C



