<profile>

<section name = "Vitis HLS Report for 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29'" level="0">
<item name = "Date">Mon Apr 10 17:48:48 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">local_seq_align_multiple_sa_vitis</item>
<item name = "Solution">local_seq_align_multiple_sa_vitis (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu5p-flva2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.401 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4098, 4098, 40.980 us, 40.980 us, 4098, 4098, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_75_1_VITIS_LOOP_76_2">4096, 4096, 1, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 100, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 29, -, -</column>
<specialColumn name="Available SLR">1024, 1737, 600577, 300288, 235</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2048, 3474, 1201154, 600577, 470</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln75_1_fu_380_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln75_fu_368_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln76_fu_460_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln77_fu_434_p2">+, 0, 0, 15, 8, 8</column>
<column name="icmp_ln75_fu_362_p2">icmp, 0, 0, 12, 13, 14</column>
<column name="icmp_ln76_fu_386_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="select_ln75_1_fu_400_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln75_fu_392_p3">select, 0, 0, 7, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten98_load">9, 2, 13, 26</column>
<column name="ap_sig_allocacmp_pp_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_rr_load">9, 2, 7, 14</column>
<column name="indvar_flatten98_fu_116">9, 2, 13, 26</column>
<column name="pp_fu_112">9, 2, 7, 14</column>
<column name="rr_fu_108">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="indvar_flatten98_fu_116">13, 0, 13, 0</column>
<column name="pp_fu_112">7, 0, 7, 0</column>
<column name="rr_fu_108">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29, return value</column>
<column name="dp_matrix_V_address0">out, 8, ap_memory, dp_matrix_V, array</column>
<column name="dp_matrix_V_ce0">out, 1, ap_memory, dp_matrix_V, array</column>
<column name="dp_matrix_V_we0">out, 1, ap_memory, dp_matrix_V, array</column>
<column name="dp_matrix_V_d0">out, 9, ap_memory, dp_matrix_V, array</column>
<column name="dp_matrix_V_1_address0">out, 8, ap_memory, dp_matrix_V_1, array</column>
<column name="dp_matrix_V_1_ce0">out, 1, ap_memory, dp_matrix_V_1, array</column>
<column name="dp_matrix_V_1_we0">out, 1, ap_memory, dp_matrix_V_1, array</column>
<column name="dp_matrix_V_1_d0">out, 9, ap_memory, dp_matrix_V_1, array</column>
<column name="dp_matrix_V_2_address0">out, 8, ap_memory, dp_matrix_V_2, array</column>
<column name="dp_matrix_V_2_ce0">out, 1, ap_memory, dp_matrix_V_2, array</column>
<column name="dp_matrix_V_2_we0">out, 1, ap_memory, dp_matrix_V_2, array</column>
<column name="dp_matrix_V_2_d0">out, 9, ap_memory, dp_matrix_V_2, array</column>
<column name="dp_matrix_V_3_address0">out, 8, ap_memory, dp_matrix_V_3, array</column>
<column name="dp_matrix_V_3_ce0">out, 1, ap_memory, dp_matrix_V_3, array</column>
<column name="dp_matrix_V_3_we0">out, 1, ap_memory, dp_matrix_V_3, array</column>
<column name="dp_matrix_V_3_d0">out, 9, ap_memory, dp_matrix_V_3, array</column>
<column name="dp_matrix_V_4_address0">out, 8, ap_memory, dp_matrix_V_4, array</column>
<column name="dp_matrix_V_4_ce0">out, 1, ap_memory, dp_matrix_V_4, array</column>
<column name="dp_matrix_V_4_we0">out, 1, ap_memory, dp_matrix_V_4, array</column>
<column name="dp_matrix_V_4_d0">out, 9, ap_memory, dp_matrix_V_4, array</column>
<column name="dp_matrix_V_5_address0">out, 8, ap_memory, dp_matrix_V_5, array</column>
<column name="dp_matrix_V_5_ce0">out, 1, ap_memory, dp_matrix_V_5, array</column>
<column name="dp_matrix_V_5_we0">out, 1, ap_memory, dp_matrix_V_5, array</column>
<column name="dp_matrix_V_5_d0">out, 9, ap_memory, dp_matrix_V_5, array</column>
<column name="dp_matrix_V_6_address0">out, 8, ap_memory, dp_matrix_V_6, array</column>
<column name="dp_matrix_V_6_ce0">out, 1, ap_memory, dp_matrix_V_6, array</column>
<column name="dp_matrix_V_6_we0">out, 1, ap_memory, dp_matrix_V_6, array</column>
<column name="dp_matrix_V_6_d0">out, 9, ap_memory, dp_matrix_V_6, array</column>
<column name="dp_matrix_V_7_address0">out, 8, ap_memory, dp_matrix_V_7, array</column>
<column name="dp_matrix_V_7_ce0">out, 1, ap_memory, dp_matrix_V_7, array</column>
<column name="dp_matrix_V_7_we0">out, 1, ap_memory, dp_matrix_V_7, array</column>
<column name="dp_matrix_V_7_d0">out, 9, ap_memory, dp_matrix_V_7, array</column>
<column name="dp_matrix_V_8_address0">out, 8, ap_memory, dp_matrix_V_8, array</column>
<column name="dp_matrix_V_8_ce0">out, 1, ap_memory, dp_matrix_V_8, array</column>
<column name="dp_matrix_V_8_we0">out, 1, ap_memory, dp_matrix_V_8, array</column>
<column name="dp_matrix_V_8_d0">out, 9, ap_memory, dp_matrix_V_8, array</column>
<column name="dp_matrix_V_9_address0">out, 8, ap_memory, dp_matrix_V_9, array</column>
<column name="dp_matrix_V_9_ce0">out, 1, ap_memory, dp_matrix_V_9, array</column>
<column name="dp_matrix_V_9_we0">out, 1, ap_memory, dp_matrix_V_9, array</column>
<column name="dp_matrix_V_9_d0">out, 9, ap_memory, dp_matrix_V_9, array</column>
<column name="dp_matrix_V_10_address0">out, 8, ap_memory, dp_matrix_V_10, array</column>
<column name="dp_matrix_V_10_ce0">out, 1, ap_memory, dp_matrix_V_10, array</column>
<column name="dp_matrix_V_10_we0">out, 1, ap_memory, dp_matrix_V_10, array</column>
<column name="dp_matrix_V_10_d0">out, 9, ap_memory, dp_matrix_V_10, array</column>
<column name="dp_matrix_V_11_address0">out, 8, ap_memory, dp_matrix_V_11, array</column>
<column name="dp_matrix_V_11_ce0">out, 1, ap_memory, dp_matrix_V_11, array</column>
<column name="dp_matrix_V_11_we0">out, 1, ap_memory, dp_matrix_V_11, array</column>
<column name="dp_matrix_V_11_d0">out, 9, ap_memory, dp_matrix_V_11, array</column>
<column name="dp_matrix_V_12_address0">out, 8, ap_memory, dp_matrix_V_12, array</column>
<column name="dp_matrix_V_12_ce0">out, 1, ap_memory, dp_matrix_V_12, array</column>
<column name="dp_matrix_V_12_we0">out, 1, ap_memory, dp_matrix_V_12, array</column>
<column name="dp_matrix_V_12_d0">out, 9, ap_memory, dp_matrix_V_12, array</column>
<column name="dp_matrix_V_13_address0">out, 8, ap_memory, dp_matrix_V_13, array</column>
<column name="dp_matrix_V_13_ce0">out, 1, ap_memory, dp_matrix_V_13, array</column>
<column name="dp_matrix_V_13_we0">out, 1, ap_memory, dp_matrix_V_13, array</column>
<column name="dp_matrix_V_13_d0">out, 9, ap_memory, dp_matrix_V_13, array</column>
<column name="dp_matrix_V_14_address0">out, 8, ap_memory, dp_matrix_V_14, array</column>
<column name="dp_matrix_V_14_ce0">out, 1, ap_memory, dp_matrix_V_14, array</column>
<column name="dp_matrix_V_14_we0">out, 1, ap_memory, dp_matrix_V_14, array</column>
<column name="dp_matrix_V_14_d0">out, 9, ap_memory, dp_matrix_V_14, array</column>
<column name="dp_matrix_V_15_address0">out, 8, ap_memory, dp_matrix_V_15, array</column>
<column name="dp_matrix_V_15_ce0">out, 1, ap_memory, dp_matrix_V_15, array</column>
<column name="dp_matrix_V_15_we0">out, 1, ap_memory, dp_matrix_V_15, array</column>
<column name="dp_matrix_V_15_d0">out, 9, ap_memory, dp_matrix_V_15, array</column>
</table>
</item>
</section>
</profile>
