INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:51:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.799ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer13/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        7.246ns  (logic 1.616ns (22.302%)  route 5.630ns (77.698%))
  Logic Levels:           22  (CARRY4=3 LUT3=2 LUT5=9 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1887, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
                         FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, unplaced)        0.487     1.221    mem_controller4/read_arbiter/data/sel_prev
                         LUT5 (Prop_lut5_I2_O)        0.119     1.340 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[5]_INST_0_i_1/O
                         net (fo=23, unplaced)        0.307     1.647    buffer0/fifo/load0_dataOut[5]
                         LUT5 (Prop_lut5_I1_O)        0.043     1.690 r  buffer0/fifo/Memory[0][5]_i_1/O
                         net (fo=5, unplaced)         0.272     1.962    buffer92/fifo/D[5]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.005 r  buffer92/fifo/dataReg[5]_i_1__1/O
                         net (fo=2, unplaced)         0.255     2.260    init18/control/D[5]
                         LUT3 (Prop_lut3_I0_O)        0.043     2.303 r  init18/control/Memory[0][5]_i_1__0/O
                         net (fo=4, unplaced)         0.268     2.571    buffer93/fifo/init18_outs[5]
                         LUT5 (Prop_lut5_I1_O)        0.043     2.614 r  buffer93/fifo/Memory[0][5]_i_1__1/O
                         net (fo=4, unplaced)         0.268     2.882    buffer94/fifo/init19_outs[5]
                         LUT5 (Prop_lut5_I1_O)        0.043     2.925 r  buffer94/fifo/Memory[0][5]_i_1__2/O
                         net (fo=4, unplaced)         0.268     3.193    buffer95/fifo/init20_outs[5]
                         LUT5 (Prop_lut5_I1_O)        0.043     3.236 r  buffer95/fifo/Memory[0][5]_i_1__3/O
                         net (fo=4, unplaced)         0.268     3.504    buffer96/fifo/init21_outs[5]
                         LUT5 (Prop_lut5_I1_O)        0.043     3.547 r  buffer96/fifo/Memory[0][5]_i_1__4/O
                         net (fo=3, unplaced)         0.262     3.809    cmpi7/init22_outs[5]
                         LUT6 (Prop_lut6_I5_O)        0.043     3.852 r  cmpi7/Memory[1][0]_i_24/O
                         net (fo=1, unplaced)         0.244     4.096    cmpi7/Memory[1][0]_i_24_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     4.139 r  cmpi7/Memory[1][0]_i_16/O
                         net (fo=1, unplaced)         0.000     4.139    cmpi7/Memory[1][0]_i_16_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.385 r  cmpi7/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     4.392    cmpi7/Memory_reg[1][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.442 r  cmpi7/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.442    cmpi7/Memory_reg[1][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     4.564 f  cmpi7/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, unplaced)         0.276     4.840    buffer79/fifo/result[0]
                         LUT5 (Prop_lut5_I0_O)        0.122     4.962 f  buffer79/fifo/transmitValue_i_4__11/O
                         net (fo=7, unplaced)         0.279     5.241    buffer79/fifo/Empty_reg_2
                         LUT6 (Prop_lut6_I0_O)        0.043     5.284 f  buffer79/fifo/transmitValue_i_7__6/O
                         net (fo=2, unplaced)         0.255     5.539    buffer79/fifo/Empty_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.582 r  buffer79/fifo/transmitValue_i_5__12/O
                         net (fo=2, unplaced)         0.255     5.837    buffer53/fifo/Empty_i_4__0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.880 r  buffer53/fifo/transmitValue_i_9__4/O
                         net (fo=2, unplaced)         0.255     6.135    buffer85/fifo/blockStopArray[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     6.178 r  buffer85/fifo/Empty_i_4__0/O
                         net (fo=1, unplaced)         0.244     6.422    fork10/control/generateBlocks[6].regblock/Full_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     6.465 f  fork10/control/generateBlocks[6].regblock/Empty_i_2__26/O
                         net (fo=4, unplaced)         0.268     6.733    fork6/control/generateBlocks[9].regblock/transmitValue_reg_2
                         LUT3 (Prop_lut3_I1_O)        0.043     6.776 r  fork6/control/generateBlocks[9].regblock/transmitValue_i_4__35/O
                         net (fo=3, unplaced)         0.262     7.038    fork6/control/generateBlocks[7].regblock/transmitValue_reg_6
                         LUT6 (Prop_lut6_I2_O)        0.043     7.081 f  fork6/control/generateBlocks[7].regblock/fullReg_i_3__16/O
                         net (fo=29, unplaced)        0.313     7.394    fork4/control/generateBlocks[1].regblock/cmpi0_result_ready
                         LUT6 (Prop_lut6_I1_O)        0.043     7.437 r  fork4/control/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     7.754    buffer13/dataReg_reg[0]_1[0]
                         FDRE                                         r  buffer13/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1887, unset)         0.483     4.183    buffer13/clk
                         FDRE                                         r  buffer13/dataReg_reg[0]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     3.955    buffer13/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.955    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                 -3.799    




