// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 19.4 (Release Build #64)
// 
// Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from emscripten_compute_dom_pk_code_i_sfc_logA000004Zcompute_dom_pk_code0
// SystemVerilog created on Sun May 24 22:31:15 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module emscripten_compute_dom_pk_code_i_sfc_logA000004Zcompute_dom_pk_code0 (
    output wire [0:0] out_c1_exi1_0_tpl,
    output wire [31:0] out_c1_exi1_1_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_emscripten_compute_dom_pk_code1,
    input wire [0:0] in_c1_eni237_0_tpl,
    input wire [0:0] in_c1_eni237_1_tpl,
    input wire [31:0] in_c1_eni237_2_tpl,
    input wire [0:0] in_c1_eni237_3_tpl,
    input wire [31:0] in_c1_eni237_4_tpl,
    input wire [31:0] in_c1_eni237_5_tpl,
    input wire [31:0] in_c1_eni237_6_tpl,
    input wire [31:0] in_c1_eni237_7_tpl,
    input wire [0:0] in_c1_eni237_8_tpl,
    input wire [31:0] in_c1_eni237_9_tpl,
    input wire [31:0] in_c1_eni237_10_tpl,
    input wire [31:0] in_c1_eni237_11_tpl,
    input wire [31:0] in_c1_eni237_12_tpl,
    input wire [31:0] in_c1_eni237_13_tpl,
    input wire [31:0] in_c1_eni237_14_tpl,
    input wire [31:0] in_c1_eni237_15_tpl,
    input wire [31:0] in_c1_eni237_16_tpl,
    input wire [31:0] in_c1_eni237_17_tpl,
    input wire [31:0] in_c1_eni237_18_tpl,
    input wire [31:0] in_c1_eni237_19_tpl,
    input wire [31:0] in_c1_eni237_20_tpl,
    input wire [31:0] in_c1_eni237_21_tpl,
    input wire [31:0] in_c1_eni237_22_tpl,
    input wire [31:0] in_c1_eni237_23_tpl,
    input wire [31:0] in_c1_eni237_24_tpl,
    input wire [31:0] in_c1_eni237_25_tpl,
    input wire [31:0] in_c1_eni237_26_tpl,
    input wire [31:0] in_c1_eni237_27_tpl,
    input wire [31:0] in_c1_eni237_28_tpl,
    input wire [31:0] in_c1_eni237_29_tpl,
    input wire [31:0] in_c1_eni237_30_tpl,
    input wire [31:0] in_c1_eni237_31_tpl,
    input wire [31:0] in_c1_eni237_32_tpl,
    input wire [31:0] in_c1_eni237_33_tpl,
    input wire [31:0] in_c1_eni237_34_tpl,
    input wire [31:0] in_c1_eni237_35_tpl,
    input wire [31:0] in_c1_eni237_36_tpl,
    input wire [31:0] in_c1_eni237_37_tpl,
    input wire [31:0] in_c1_eni237_38_tpl,
    input wire [31:0] in_c1_eni237_39_tpl,
    input wire [31:0] in_c1_eni237_40_tpl,
    input wire [31:0] in_c1_eni237_41_tpl,
    input wire [31:0] in_c1_eni237_42_tpl,
    input wire [31:0] in_c1_eni237_43_tpl,
    input wire [31:0] in_c1_eni237_44_tpl,
    input wire [31:0] in_c1_eni237_45_tpl,
    input wire [31:0] in_c1_eni237_46_tpl,
    input wire [31:0] in_c1_eni237_47_tpl,
    input wire [31:0] in_c1_eni237_48_tpl,
    input wire [31:0] in_c1_eni237_49_tpl,
    input wire [31:0] in_c1_eni237_50_tpl,
    input wire [31:0] in_c1_eni237_51_tpl,
    input wire [31:0] in_c1_eni237_52_tpl,
    input wire [31:0] in_c1_eni237_53_tpl,
    input wire [31:0] in_c1_eni237_54_tpl,
    input wire [31:0] in_c1_eni237_55_tpl,
    input wire [31:0] in_c1_eni237_56_tpl,
    input wire [31:0] in_c1_eni237_57_tpl,
    input wire [31:0] in_c1_eni237_58_tpl,
    input wire [31:0] in_c1_eni237_59_tpl,
    input wire [31:0] in_c1_eni237_60_tpl,
    input wire [31:0] in_c1_eni237_61_tpl,
    input wire [0:0] in_c1_eni237_62_tpl,
    input wire [31:0] in_c1_eni237_63_tpl,
    input wire [0:0] in_c1_eni237_64_tpl,
    input wire [31:0] in_c1_eni237_65_tpl,
    input wire [0:0] in_c1_eni237_66_tpl,
    input wire [31:0] in_c1_eni237_67_tpl,
    input wire [0:0] in_c1_eni237_68_tpl,
    input wire [31:0] in_c1_eni237_69_tpl,
    input wire [0:0] in_c1_eni237_70_tpl,
    input wire [31:0] in_c1_eni237_71_tpl,
    input wire [0:0] in_c1_eni237_72_tpl,
    input wire [31:0] in_c1_eni237_73_tpl,
    input wire [0:0] in_c1_eni237_74_tpl,
    input wire [31:0] in_c1_eni237_75_tpl,
    input wire [0:0] in_c1_eni237_76_tpl,
    input wire [31:0] in_c1_eni237_77_tpl,
    input wire [0:0] in_c1_eni237_78_tpl,
    input wire [31:0] in_c1_eni237_79_tpl,
    input wire [0:0] in_c1_eni237_80_tpl,
    input wire [31:0] in_c1_eni237_81_tpl,
    input wire [0:0] in_c1_eni237_82_tpl,
    input wire [31:0] in_c1_eni237_83_tpl,
    input wire [0:0] in_c1_eni237_84_tpl,
    input wire [31:0] in_c1_eni237_85_tpl,
    input wire [0:0] in_c1_eni237_86_tpl,
    input wire [31:0] in_c1_eni237_87_tpl,
    input wire [0:0] in_c1_eni237_88_tpl,
    input wire [31:0] in_c1_eni237_89_tpl,
    input wire [0:0] in_c1_eni237_90_tpl,
    input wire [31:0] in_c1_eni237_91_tpl,
    input wire [0:0] in_c1_eni237_92_tpl,
    input wire [31:0] in_c1_eni237_93_tpl,
    input wire [0:0] in_c1_eni237_94_tpl,
    input wire [31:0] in_c1_eni237_95_tpl,
    input wire [31:0] in_c1_eni237_96_tpl,
    input wire [31:0] in_c1_eni237_97_tpl,
    input wire [31:0] in_c1_eni237_98_tpl,
    input wire [0:0] in_c1_eni237_99_tpl,
    input wire [31:0] in_c1_eni237_100_tpl,
    input wire [0:0] in_c1_eni237_101_tpl,
    input wire [31:0] in_c1_eni237_102_tpl,
    input wire [0:0] in_c1_eni237_103_tpl,
    input wire [31:0] in_c1_eni237_104_tpl,
    input wire [0:0] in_c1_eni237_105_tpl,
    input wire [31:0] in_c1_eni237_106_tpl,
    input wire [0:0] in_c1_eni237_107_tpl,
    input wire [31:0] in_c1_eni237_108_tpl,
    input wire [0:0] in_c1_eni237_109_tpl,
    input wire [31:0] in_c1_eni237_110_tpl,
    input wire [0:0] in_c1_eni237_111_tpl,
    input wire [31:0] in_c1_eni237_112_tpl,
    input wire [0:0] in_c1_eni237_113_tpl,
    input wire [31:0] in_c1_eni237_114_tpl,
    input wire [0:0] in_c1_eni237_115_tpl,
    input wire [31:0] in_c1_eni237_116_tpl,
    input wire [0:0] in_c1_eni237_117_tpl,
    input wire [31:0] in_c1_eni237_118_tpl,
    input wire [0:0] in_c1_eni237_119_tpl,
    input wire [31:0] in_c1_eni237_120_tpl,
    input wire [31:0] in_c1_eni237_121_tpl,
    input wire [31:0] in_c1_eni237_122_tpl,
    input wire [31:0] in_c1_eni237_123_tpl,
    input wire [0:0] in_c1_eni237_124_tpl,
    input wire [31:0] in_c1_eni237_125_tpl,
    input wire [0:0] in_c1_eni237_126_tpl,
    input wire [31:0] in_c1_eni237_127_tpl,
    input wire [0:0] in_c1_eni237_128_tpl,
    input wire [31:0] in_c1_eni237_129_tpl,
    input wire [0:0] in_c1_eni237_130_tpl,
    input wire [31:0] in_c1_eni237_131_tpl,
    input wire [0:0] in_c1_eni237_132_tpl,
    input wire [31:0] in_c1_eni237_133_tpl,
    input wire [0:0] in_c1_eni237_134_tpl,
    input wire [31:0] in_c1_eni237_135_tpl,
    input wire [0:0] in_c1_eni237_136_tpl,
    input wire [31:0] in_c1_eni237_137_tpl,
    input wire [0:0] in_c1_eni237_138_tpl,
    input wire [31:0] in_c1_eni237_139_tpl,
    input wire [0:0] in_c1_eni237_140_tpl,
    input wire [31:0] in_c1_eni237_141_tpl,
    input wire [0:0] in_c1_eni237_142_tpl,
    input wire [31:0] in_c1_eni237_143_tpl,
    input wire [31:0] in_c1_eni237_144_tpl,
    input wire [31:0] in_c1_eni237_145_tpl,
    input wire [31:0] in_c1_eni237_146_tpl,
    input wire [31:0] in_c1_eni237_147_tpl,
    input wire [31:0] in_c1_eni237_148_tpl,
    input wire [31:0] in_c1_eni237_149_tpl,
    input wire [31:0] in_c1_eni237_150_tpl,
    input wire [31:0] in_c1_eni237_151_tpl,
    input wire [0:0] in_c1_eni237_152_tpl,
    input wire [31:0] in_c1_eni237_153_tpl,
    input wire [0:0] in_c1_eni237_154_tpl,
    input wire [31:0] in_c1_eni237_155_tpl,
    input wire [0:0] in_c1_eni237_156_tpl,
    input wire [31:0] in_c1_eni237_157_tpl,
    input wire [0:0] in_c1_eni237_158_tpl,
    input wire [31:0] in_c1_eni237_159_tpl,
    input wire [0:0] in_c1_eni237_160_tpl,
    input wire [31:0] in_c1_eni237_161_tpl,
    input wire [0:0] in_c1_eni237_162_tpl,
    input wire [31:0] in_c1_eni237_163_tpl,
    input wire [31:0] in_c1_eni237_164_tpl,
    input wire [31:0] in_c1_eni237_165_tpl,
    input wire [31:0] in_c1_eni237_166_tpl,
    input wire [31:0] in_c1_eni237_167_tpl,
    input wire [31:0] in_c1_eni237_168_tpl,
    input wire [31:0] in_c1_eni237_169_tpl,
    input wire [0:0] in_c1_eni237_170_tpl,
    input wire [31:0] in_c1_eni237_171_tpl,
    input wire [0:0] in_c1_eni237_172_tpl,
    input wire [31:0] in_c1_eni237_173_tpl,
    input wire [0:0] in_c1_eni237_174_tpl,
    input wire [31:0] in_c1_eni237_175_tpl,
    input wire [0:0] in_c1_eni237_176_tpl,
    input wire [31:0] in_c1_eni237_177_tpl,
    input wire [0:0] in_c1_eni237_178_tpl,
    input wire [31:0] in_c1_eni237_179_tpl,
    input wire [0:0] in_c1_eni237_180_tpl,
    input wire [31:0] in_c1_eni237_181_tpl,
    input wire [0:0] in_c1_eni237_182_tpl,
    input wire [31:0] in_c1_eni237_183_tpl,
    input wire [0:0] in_c1_eni237_184_tpl,
    input wire [31:0] in_c1_eni237_185_tpl,
    input wire [0:0] in_c1_eni237_186_tpl,
    input wire [31:0] in_c1_eni237_187_tpl,
    input wire [31:0] in_c1_eni237_188_tpl,
    input wire [31:0] in_c1_eni237_189_tpl,
    input wire [31:0] in_c1_eni237_190_tpl,
    input wire [31:0] in_c1_eni237_191_tpl,
    input wire [0:0] in_c1_eni237_192_tpl,
    input wire [31:0] in_c1_eni237_193_tpl,
    input wire [0:0] in_c1_eni237_194_tpl,
    input wire [31:0] in_c1_eni237_195_tpl,
    input wire [0:0] in_c1_eni237_196_tpl,
    input wire [31:0] in_c1_eni237_197_tpl,
    input wire [0:0] in_c1_eni237_198_tpl,
    input wire [31:0] in_c1_eni237_199_tpl,
    input wire [0:0] in_c1_eni237_200_tpl,
    input wire [31:0] in_c1_eni237_201_tpl,
    input wire [0:0] in_c1_eni237_202_tpl,
    input wire [31:0] in_c1_eni237_203_tpl,
    input wire [0:0] in_c1_eni237_204_tpl,
    input wire [31:0] in_c1_eni237_205_tpl,
    input wire [0:0] in_c1_eni237_206_tpl,
    input wire [31:0] in_c1_eni237_207_tpl,
    input wire [0:0] in_c1_eni237_208_tpl,
    input wire [31:0] in_c1_eni237_209_tpl,
    input wire [0:0] in_c1_eni237_210_tpl,
    input wire [31:0] in_c1_eni237_211_tpl,
    input wire [31:0] in_c1_eni237_212_tpl,
    input wire [31:0] in_c1_eni237_213_tpl,
    input wire [31:0] in_c1_eni237_214_tpl,
    input wire [31:0] in_c1_eni237_215_tpl,
    input wire [31:0] in_c1_eni237_216_tpl,
    input wire [0:0] in_c1_eni237_217_tpl,
    input wire [31:0] in_c1_eni237_218_tpl,
    input wire [0:0] in_c1_eni237_219_tpl,
    input wire [31:0] in_c1_eni237_220_tpl,
    input wire [0:0] in_c1_eni237_221_tpl,
    input wire [31:0] in_c1_eni237_222_tpl,
    input wire [0:0] in_c1_eni237_223_tpl,
    input wire [31:0] in_c1_eni237_224_tpl,
    input wire [0:0] in_c1_eni237_225_tpl,
    input wire [31:0] in_c1_eni237_226_tpl,
    input wire [0:0] in_c1_eni237_227_tpl,
    input wire [31:0] in_c1_eni237_228_tpl,
    input wire [0:0] in_c1_eni237_229_tpl,
    input wire [31:0] in_c1_eni237_230_tpl,
    input wire [0:0] in_c1_eni237_231_tpl,
    input wire [31:0] in_c1_eni237_232_tpl,
    input wire [0:0] in_c1_eni237_233_tpl,
    input wire [31:0] in_c1_eni237_234_tpl,
    input wire [0:0] in_c1_eni237_235_tpl,
    input wire [31:0] in_c1_eni237_236_tpl,
    input wire [0:0] in_c1_eni237_237_tpl,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_i32_0880_q;
    wire [31:0] c_i32_1171789196926_q;
    wire [31:0] c_i32_1191516357912_q;
    wire [31:0] c_i32_1566890641915_q;
    wire [31:0] c_i32_1730482257930_q;
    wire [31:0] c_i32_1731197652916_q;
    wire [31:0] c_i32_1786434132902_q;
    wire [31:0] c_i32_1830683732928_q;
    wire [31:0] c_i32_1830697518923_q;
    wire [31:0] c_i32_1830706751911_q;
    wire [31:0] c_i32_1830728237927_q;
    wire [31:0] c_i32_1830767219917_q;
    wire [31:0] c_i32_1830771656910_q;
    wire [31:0] c_i32_1830773579909_q;
    wire [31:0] c_i32_1830778059905_q;
    wire [31:0] c_i32_1891_q;
    wire [31:0] c_i32_2072924642931_q;
    wire [31:0] c_i32_2892_q;
    wire [31:0] c_i32_381625400904_q;
    wire [31:0] c_i32_3887_q;
    wire [31:0] c_i32_4888_q;
    wire [31:0] c_i32_531065460925_q;
    wire [31:0] c_i32_555040900924_q;
    wire [31:0] c_i32_5889_q;
    wire [31:0] c_i32_649172364918_q;
    wire [31:0] c_i32_654778782919_q;
    wire [31:0] c_i32_6890_q;
    wire [31:0] c_i32_744053594920_q;
    wire [31:0] c_i32_7885_q;
    wire [31:0] c_i32_840100037907_q;
    wire [31:0] c_i32_870442610903_q;
    wire [31:0] c_i32_918494389929_q;
    wire [31:0] c_i32_918496312921_q;
    wire [31:0] c_i32_918500749922_q;
    wire [31:0] c_i32_920257313906_q;
    wire [31:0] c_i32_921397876914_q;
    wire [31:0] c_i32_923719404882_q;
    wire [31:0] c_i32_967460260883_q;
    wire [31:0] c_i32_967526546884_q;
    wire [31:0] c_i32_978927748913_q;
    wire [0:0] comparator_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4462_emscripten_compute_dom_pk_code58_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4465_emscripten_compute_dom_pk_code60_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4468_emscripten_compute_dom_pk_code62_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4471_emscripten_compute_dom_pk_code64_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4474_emscripten_compute_dom_pk_code66_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4477_emscripten_compute_dom_pk_code68_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4480_emscripten_compute_dom_pk_code70_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4483_emscripten_compute_dom_pk_code72_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4486_emscripten_compute_dom_pk_code74_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4489_emscripten_compute_dom_pk_code76_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4492_emscripten_compute_dom_pk_code78_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4495_emscripten_compute_dom_pk_code80_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4498_emscripten_compute_dom_pk_code82_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4501_emscripten_compute_dom_pk_code84_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4504_emscripten_compute_dom_pk_code86_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4507_emscripten_compute_dom_pk_code88_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4510_emscripten_compute_dom_pk_code90_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4513_emscripten_compute_dom_pk_code92_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4516_emscripten_compute_dom_pk_code94_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4519_emscripten_compute_dom_pk_code96_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4522_emscripten_compute_dom_pk_code98_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4525_emscripten_compute_dom_pk_code100_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4528_emscripten_compute_dom_pk_code102_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4531_emscripten_compute_dom_pk_code104_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4534_emscripten_compute_dom_pk_code106_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4537_emscripten_compute_dom_pk_code108_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4540_emscripten_compute_dom_pk_code110_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4543_emscripten_compute_dom_pk_code112_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4546_emscripten_compute_dom_pk_code114_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4549_emscripten_compute_dom_pk_code116_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4552_emscripten_compute_dom_pk_code118_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4555_emscripten_compute_dom_pk_code120_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4558_emscripten_compute_dom_pk_code122_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4561_emscripten_compute_dom_pk_code124_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4564_emscripten_compute_dom_pk_code126_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4567_emscripten_compute_dom_pk_code128_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4570_emscripten_compute_dom_pk_code130_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4573_emscripten_compute_dom_pk_code132_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4576_emscripten_compute_dom_pk_code134_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4582_emscripten_compute_dom_pk_code138_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4585_emscripten_compute_dom_pk_code140_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4588_emscripten_compute_dom_pk_code142_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4591_emscripten_compute_dom_pk_code144_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4594_emscripten_compute_dom_pk_code146_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4597_emscripten_compute_dom_pk_code148_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4600_emscripten_compute_dom_pk_code150_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4609_emscripten_compute_dom_pk_code156_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4612_emscripten_compute_dom_pk_code159_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4616_emscripten_compute_dom_pk_code161_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4620_emscripten_compute_dom_pk_code163_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4624_emscripten_compute_dom_pk_code165_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4628_emscripten_compute_dom_pk_code167_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4632_emscripten_compute_dom_pk_code169_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4636_emscripten_compute_dom_pk_code171_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4640_emscripten_compute_dom_pk_code173_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4644_emscripten_compute_dom_pk_code175_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4648_emscripten_compute_dom_pk_code177_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4652_emscripten_compute_dom_pk_code179_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4656_emscripten_compute_dom_pk_code181_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4660_emscripten_compute_dom_pk_code183_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4664_emscripten_compute_dom_pk_code185_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4668_emscripten_compute_dom_pk_code187_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4672_emscripten_compute_dom_pk_code189_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4676_emscripten_compute_dom_pk_code191_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4680_emscripten_compute_dom_pk_code193_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4684_emscripten_compute_dom_pk_code195_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4688_emscripten_compute_dom_pk_code197_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4692_emscripten_compute_dom_pk_code199_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4696_emscripten_compute_dom_pk_code201_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4700_emscripten_compute_dom_pk_code203_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4704_emscripten_compute_dom_pk_code205_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4708_emscripten_compute_dom_pk_code207_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4712_emscripten_compute_dom_pk_code209_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4716_emscripten_compute_dom_pk_code211_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4720_emscripten_compute_dom_pk_code213_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4724_emscripten_compute_dom_pk_code215_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4728_emscripten_compute_dom_pk_code217_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4732_emscripten_compute_dom_pk_code219_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4736_emscripten_compute_dom_pk_code221_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4740_emscripten_compute_dom_pk_code223_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4744_emscripten_compute_dom_pk_code225_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4748_emscripten_compute_dom_pk_code227_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4752_emscripten_compute_dom_pk_code229_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4756_emscripten_compute_dom_pk_code231_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4760_emscripten_compute_dom_pk_code233_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4764_emscripten_compute_dom_pk_code235_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4772_emscripten_compute_dom_pk_code239_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4776_emscripten_compute_dom_pk_code241_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4780_emscripten_compute_dom_pk_code243_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4784_emscripten_compute_dom_pk_code245_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4788_emscripten_compute_dom_pk_code247_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4792_emscripten_compute_dom_pk_code249_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4796_emscripten_compute_dom_pk_code251_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4808_emscripten_compute_dom_pk_code257_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4812_emscripten_compute_dom_pk_code260_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4816_emscripten_compute_dom_pk_code262_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4820_emscripten_compute_dom_pk_code264_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4824_emscripten_compute_dom_pk_code266_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4828_emscripten_compute_dom_pk_code268_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4832_emscripten_compute_dom_pk_code270_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4836_emscripten_compute_dom_pk_code272_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4840_emscripten_compute_dom_pk_code274_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4844_emscripten_compute_dom_pk_code276_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4848_emscripten_compute_dom_pk_code278_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4852_emscripten_compute_dom_pk_code280_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4856_emscripten_compute_dom_pk_code282_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4860_emscripten_compute_dom_pk_code284_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4864_emscripten_compute_dom_pk_code286_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4868_emscripten_compute_dom_pk_code288_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4872_emscripten_compute_dom_pk_code290_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4876_emscripten_compute_dom_pk_code292_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4880_emscripten_compute_dom_pk_code294_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4884_emscripten_compute_dom_pk_code296_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4888_emscripten_compute_dom_pk_code298_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4892_emscripten_compute_dom_pk_code300_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4896_emscripten_compute_dom_pk_code302_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4900_emscripten_compute_dom_pk_code304_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4904_emscripten_compute_dom_pk_code306_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4908_emscripten_compute_dom_pk_code308_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4912_emscripten_compute_dom_pk_code310_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4916_emscripten_compute_dom_pk_code312_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4920_emscripten_compute_dom_pk_code314_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4924_emscripten_compute_dom_pk_code316_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4928_emscripten_compute_dom_pk_code318_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4937_emscripten_compute_dom_pk_code322_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4941_emscripten_compute_dom_pk_code324_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4945_emscripten_compute_dom_pk_code326_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4949_emscripten_compute_dom_pk_code328_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4953_emscripten_compute_dom_pk_code330_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4957_emscripten_compute_dom_pk_code332_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4961_emscripten_compute_dom_pk_code334_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4969_emscripten_compute_dom_pk_code338_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4973_emscripten_compute_dom_pk_code340_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4977_emscripten_compute_dom_pk_code342_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4981_emscripten_compute_dom_pk_code344_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4985_emscripten_compute_dom_pk_code346_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4989_emscripten_compute_dom_pk_code348_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4993_emscripten_compute_dom_pk_code350_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5005_emscripten_compute_dom_pk_code356_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5009_emscripten_compute_dom_pk_code359_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5013_emscripten_compute_dom_pk_code361_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5017_emscripten_compute_dom_pk_code363_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5021_emscripten_compute_dom_pk_code365_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5025_emscripten_compute_dom_pk_code367_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5029_emscripten_compute_dom_pk_code369_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5033_emscripten_compute_dom_pk_code371_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5037_emscripten_compute_dom_pk_code373_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5041_emscripten_compute_dom_pk_code375_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5050_emscripten_compute_dom_pk_code379_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5054_emscripten_compute_dom_pk_code381_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5058_emscripten_compute_dom_pk_code383_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5062_emscripten_compute_dom_pk_code385_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5066_emscripten_compute_dom_pk_code387_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5070_emscripten_compute_dom_pk_code389_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5074_emscripten_compute_dom_pk_code391_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5078_emscripten_compute_dom_pk_code393_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5082_emscripten_compute_dom_pk_code395_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5086_emscripten_compute_dom_pk_code397_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5090_emscripten_compute_dom_pk_code399_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5094_emscripten_compute_dom_pk_code401_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5103_emscripten_compute_dom_pk_code405_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5107_emscripten_compute_dom_pk_code407_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5111_emscripten_compute_dom_pk_code409_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5115_emscripten_compute_dom_pk_code411_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5119_emscripten_compute_dom_pk_code413_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5128_emscripten_compute_dom_pk_code417_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5132_emscripten_compute_dom_pk_code419_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5136_emscripten_compute_dom_pk_code421_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5140_emscripten_compute_dom_pk_code423_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5144_emscripten_compute_dom_pk_code425_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5148_emscripten_compute_dom_pk_code427_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5156_emscripten_compute_dom_pk_code431_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5160_emscripten_compute_dom_pk_code433_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5164_emscripten_compute_dom_pk_code435_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5168_emscripten_compute_dom_pk_code437_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5172_emscripten_compute_dom_pk_code439_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5176_emscripten_compute_dom_pk_code441_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5180_emscripten_compute_dom_pk_code443_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5192_emscripten_compute_dom_pk_code449_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5196_emscripten_compute_dom_pk_code453_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5200_emscripten_compute_dom_pk_code455_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5204_emscripten_compute_dom_pk_code457_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5208_emscripten_compute_dom_pk_code459_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5217_emscripten_compute_dom_pk_code463_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5221_emscripten_compute_dom_pk_code465_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5230_emscripten_compute_dom_pk_code469_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5234_emscripten_compute_dom_pk_code471_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5243_emscripten_compute_dom_pk_code475_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5247_emscripten_compute_dom_pk_code477_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5251_emscripten_compute_dom_pk_code479_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5261_emscripten_compute_dom_pk_code483_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5265_emscripten_compute_dom_pk_code485_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5269_emscripten_compute_dom_pk_code487_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5273_emscripten_compute_dom_pk_code489_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5277_emscripten_compute_dom_pk_code491_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5281_emscripten_compute_dom_pk_code493_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5290_emscripten_compute_dom_pk_code497_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5299_emscripten_compute_dom_pk_code501_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5303_emscripten_compute_dom_pk_code503_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5307_emscripten_compute_dom_pk_code505_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5311_emscripten_compute_dom_pk_code507_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5319_emscripten_compute_dom_pk_code511_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5323_emscripten_compute_dom_pk_code513_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5327_emscripten_compute_dom_pk_code515_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5331_emscripten_compute_dom_pk_code517_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5335_emscripten_compute_dom_pk_code519_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5339_emscripten_compute_dom_pk_code521_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5343_emscripten_compute_dom_pk_code523_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5352_emscripten_compute_dom_pk_code527_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5356_emscripten_compute_dom_pk_code531_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5360_emscripten_compute_dom_pk_code533_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5364_emscripten_compute_dom_pk_code535_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5368_emscripten_compute_dom_pk_code537_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5372_emscripten_compute_dom_pk_code539_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5376_emscripten_compute_dom_pk_code541_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5380_emscripten_compute_dom_pk_code543_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5384_emscripten_compute_dom_pk_code545_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5388_emscripten_compute_dom_pk_code547_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5392_emscripten_compute_dom_pk_code549_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5396_emscripten_compute_dom_pk_code551_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5400_emscripten_compute_dom_pk_code553_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5404_emscripten_compute_dom_pk_code555_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5408_emscripten_compute_dom_pk_code557_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5412_emscripten_compute_dom_pk_code559_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5416_emscripten_compute_dom_pk_code561_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5425_emscripten_compute_dom_pk_code565_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5429_emscripten_compute_dom_pk_code567_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5433_emscripten_compute_dom_pk_code569_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5437_emscripten_compute_dom_pk_code571_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5441_emscripten_compute_dom_pk_code573_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5450_emscripten_compute_dom_pk_code577_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5454_emscripten_compute_dom_pk_code579_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5458_emscripten_compute_dom_pk_code581_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5466_emscripten_compute_dom_pk_code585_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5470_emscripten_compute_dom_pk_code587_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5474_emscripten_compute_dom_pk_code589_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5478_emscripten_compute_dom_pk_code591_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5482_emscripten_compute_dom_pk_code593_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5486_emscripten_compute_dom_pk_code595_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5490_emscripten_compute_dom_pk_code597_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5498_emscripten_compute_dom_pk_code601_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5502_emscripten_compute_dom_pk_code605_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5506_emscripten_compute_dom_pk_code607_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5510_emscripten_compute_dom_pk_code609_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5514_emscripten_compute_dom_pk_code611_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5518_emscripten_compute_dom_pk_code613_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5527_emscripten_compute_dom_pk_code617_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5531_emscripten_compute_dom_pk_code619_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5535_emscripten_compute_dom_pk_code621_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5539_emscripten_compute_dom_pk_code623_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5543_emscripten_compute_dom_pk_code625_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5547_emscripten_compute_dom_pk_code627_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5551_emscripten_compute_dom_pk_code629_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5555_emscripten_compute_dom_pk_code631_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5559_emscripten_compute_dom_pk_code633_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5569_emscripten_compute_dom_pk_code637_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5573_emscripten_compute_dom_pk_code639_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5577_emscripten_compute_dom_pk_code641_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5581_emscripten_compute_dom_pk_code643_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5585_emscripten_compute_dom_pk_code645_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5589_emscripten_compute_dom_pk_code647_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5593_emscripten_compute_dom_pk_code649_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5601_emscripten_compute_dom_pk_code653_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5616_emscripten_compute_dom_pk_code659_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5624_emscripten_compute_dom_pk_code663_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5628_emscripten_compute_dom_pk_code667_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5637_emscripten_compute_dom_pk_code671_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5646_emscripten_compute_dom_pk_code675_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5650_emscripten_compute_dom_pk_code677_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5664_emscripten_compute_dom_pk_code683_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5668_emscripten_compute_dom_pk_code685_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5672_emscripten_compute_dom_pk_code687_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5676_emscripten_compute_dom_pk_code689_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5680_emscripten_compute_dom_pk_code691_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5684_emscripten_compute_dom_pk_code693_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5688_emscripten_compute_dom_pk_code695_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5692_emscripten_compute_dom_pk_code697_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5696_emscripten_compute_dom_pk_code699_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5700_emscripten_compute_dom_pk_code701_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5704_emscripten_compute_dom_pk_code703_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5718_emscripten_compute_dom_pk_code709_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5722_emscripten_compute_dom_pk_code711_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5726_emscripten_compute_dom_pk_code713_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5730_emscripten_compute_dom_pk_code717_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5734_emscripten_compute_dom_pk_code719_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5738_emscripten_compute_dom_pk_code721_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5748_emscripten_compute_dom_pk_code725_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5762_emscripten_compute_dom_pk_code731_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5766_emscripten_compute_dom_pk_code733_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5770_emscripten_compute_dom_pk_code735_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5774_emscripten_compute_dom_pk_code737_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5778_emscripten_compute_dom_pk_code739_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5782_emscripten_compute_dom_pk_code741_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5792_emscripten_compute_dom_pk_code745_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5796_emscripten_compute_dom_pk_code747_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5800_emscripten_compute_dom_pk_code749_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5804_emscripten_compute_dom_pk_code751_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt4933_emscripten_compute_dom_pk_code320_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5046_emscripten_compute_dom_pk_code377_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5099_emscripten_compute_dom_pk_code403_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5124_emscripten_compute_dom_pk_code415_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5213_emscripten_compute_dom_pk_code461_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5226_emscripten_compute_dom_pk_code467_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5239_emscripten_compute_dom_pk_code473_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5286_emscripten_compute_dom_pk_code495_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5295_emscripten_compute_dom_pk_code499_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5421_emscripten_compute_dom_pk_code563_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5446_emscripten_compute_dom_pk_code575_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5523_emscripten_compute_dom_pk_code615_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5606_emscripten_compute_dom_pk_code655_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5633_emscripten_compute_dom_pk_code669_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5642_emscripten_compute_dom_pk_code673_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5655_emscripten_compute_dom_pk_code679_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5660_emscripten_compute_dom_pk_code681_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5709_emscripten_compute_dom_pk_code705_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5714_emscripten_compute_dom_pk_code707_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5753_emscripten_compute_dom_pk_code727_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5758_emscripten_compute_dom_pk_code729_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5257_emscripten_compute_dom_pk_code481_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5565_emscripten_compute_dom_pk_code635_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5612_emscripten_compute_dom_pk_code657_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5744_emscripten_compute_dom_pk_code723_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5788_emscripten_compute_dom_pk_code743_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5827_emscripten_compute_dom_pk_code758_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5844_emscripten_compute_dom_pk_code784_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5848_emscripten_compute_dom_pk_code800_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt_emscripten_compute_dom_pk_code7_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5834_emscripten_compute_dom_pk_code760_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5840_emscripten_compute_dom_pk_code762_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5869_emscripten_compute_dom_pk_code849_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5821_emscripten_compute_dom_pk_code756_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5875_emscripten_compute_dom_pk_code866_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5813_emscripten_compute_dom_pk_code754_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5864_emscripten_compute_dom_pk_code834_q;
    reg [31:0] i_llvm_fpga_case_i32_i32_v8i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_349s_case_stmt5857_emscripten_compute_dom_pk_code820_q;
    wire [0:0] i_new_case_assign4378_emscripten_compute_dom_pk_code4_s;
    reg [31:0] i_new_case_assign4378_emscripten_compute_dom_pk_code4_q;
    wire [0:0] i_new_case_assign4379_emscripten_compute_dom_pk_code5_s;
    reg [31:0] i_new_case_assign4379_emscripten_compute_dom_pk_code5_q;
    wire [0:0] i_new_case_assign4380_emscripten_compute_dom_pk_code9_s;
    reg [31:0] i_new_case_assign4380_emscripten_compute_dom_pk_code9_q;
    wire [0:0] i_new_case_assign4381_emscripten_compute_dom_pk_code10_s;
    reg [31:0] i_new_case_assign4381_emscripten_compute_dom_pk_code10_q;
    wire [0:0] i_new_case_assign4382_emscripten_compute_dom_pk_code11_s;
    reg [31:0] i_new_case_assign4382_emscripten_compute_dom_pk_code11_q;
    wire [0:0] i_new_case_assign4383_emscripten_compute_dom_pk_code12_s;
    reg [31:0] i_new_case_assign4383_emscripten_compute_dom_pk_code12_q;
    wire [0:0] i_new_case_assign4384_emscripten_compute_dom_pk_code13_s;
    reg [31:0] i_new_case_assign4384_emscripten_compute_dom_pk_code13_q;
    wire [0:0] i_new_case_assign4385_emscripten_compute_dom_pk_code14_s;
    reg [31:0] i_new_case_assign4385_emscripten_compute_dom_pk_code14_q;
    wire [0:0] i_new_case_assign4386_emscripten_compute_dom_pk_code15_s;
    reg [31:0] i_new_case_assign4386_emscripten_compute_dom_pk_code15_q;
    wire [0:0] i_new_case_assign4387_emscripten_compute_dom_pk_code16_s;
    reg [31:0] i_new_case_assign4387_emscripten_compute_dom_pk_code16_q;
    wire [0:0] i_new_case_assign4388_emscripten_compute_dom_pk_code17_s;
    reg [31:0] i_new_case_assign4388_emscripten_compute_dom_pk_code17_q;
    wire [0:0] i_new_case_assign4389_emscripten_compute_dom_pk_code18_s;
    reg [31:0] i_new_case_assign4389_emscripten_compute_dom_pk_code18_q;
    wire [0:0] i_new_case_assign4390_emscripten_compute_dom_pk_code19_s;
    reg [31:0] i_new_case_assign4390_emscripten_compute_dom_pk_code19_q;
    wire [0:0] i_new_case_assign4391_emscripten_compute_dom_pk_code20_s;
    reg [31:0] i_new_case_assign4391_emscripten_compute_dom_pk_code20_q;
    wire [0:0] i_new_case_assign4392_emscripten_compute_dom_pk_code21_s;
    reg [31:0] i_new_case_assign4392_emscripten_compute_dom_pk_code21_q;
    wire [0:0] i_new_case_assign4393_emscripten_compute_dom_pk_code22_s;
    reg [31:0] i_new_case_assign4393_emscripten_compute_dom_pk_code22_q;
    wire [0:0] i_new_case_assign4394_emscripten_compute_dom_pk_code23_s;
    reg [31:0] i_new_case_assign4394_emscripten_compute_dom_pk_code23_q;
    wire [0:0] i_new_case_assign4395_emscripten_compute_dom_pk_code24_s;
    reg [31:0] i_new_case_assign4395_emscripten_compute_dom_pk_code24_q;
    wire [0:0] i_new_case_assign4396_emscripten_compute_dom_pk_code25_s;
    reg [31:0] i_new_case_assign4396_emscripten_compute_dom_pk_code25_q;
    wire [0:0] i_new_case_assign4397_emscripten_compute_dom_pk_code26_s;
    reg [31:0] i_new_case_assign4397_emscripten_compute_dom_pk_code26_q;
    wire [0:0] i_new_case_assign4398_emscripten_compute_dom_pk_code27_s;
    reg [31:0] i_new_case_assign4398_emscripten_compute_dom_pk_code27_q;
    wire [0:0] i_new_case_assign4399_emscripten_compute_dom_pk_code28_s;
    reg [31:0] i_new_case_assign4399_emscripten_compute_dom_pk_code28_q;
    wire [0:0] i_new_case_assign4400_emscripten_compute_dom_pk_code29_s;
    reg [31:0] i_new_case_assign4400_emscripten_compute_dom_pk_code29_q;
    wire [0:0] i_new_case_assign4401_emscripten_compute_dom_pk_code30_s;
    reg [31:0] i_new_case_assign4401_emscripten_compute_dom_pk_code30_q;
    wire [0:0] i_new_case_assign4402_emscripten_compute_dom_pk_code31_s;
    reg [31:0] i_new_case_assign4402_emscripten_compute_dom_pk_code31_q;
    wire [0:0] i_new_case_assign4403_emscripten_compute_dom_pk_code32_s;
    reg [31:0] i_new_case_assign4403_emscripten_compute_dom_pk_code32_q;
    wire [0:0] i_new_case_assign4404_emscripten_compute_dom_pk_code33_s;
    reg [31:0] i_new_case_assign4404_emscripten_compute_dom_pk_code33_q;
    wire [0:0] i_new_case_assign4405_emscripten_compute_dom_pk_code34_s;
    reg [31:0] i_new_case_assign4405_emscripten_compute_dom_pk_code34_q;
    wire [0:0] i_new_case_assign4406_emscripten_compute_dom_pk_code35_s;
    reg [31:0] i_new_case_assign4406_emscripten_compute_dom_pk_code35_q;
    wire [0:0] i_new_case_assign4407_emscripten_compute_dom_pk_code36_s;
    reg [31:0] i_new_case_assign4407_emscripten_compute_dom_pk_code36_q;
    wire [0:0] i_new_case_assign4409_emscripten_compute_dom_pk_code37_s;
    reg [31:0] i_new_case_assign4409_emscripten_compute_dom_pk_code37_q;
    wire [0:0] i_new_case_assign4411_emscripten_compute_dom_pk_code38_s;
    reg [31:0] i_new_case_assign4411_emscripten_compute_dom_pk_code38_q;
    wire [0:0] i_new_case_assign4412_emscripten_compute_dom_pk_code39_s;
    reg [31:0] i_new_case_assign4412_emscripten_compute_dom_pk_code39_q;
    wire [0:0] i_new_case_assign4413_emscripten_compute_dom_pk_code40_s;
    reg [31:0] i_new_case_assign4413_emscripten_compute_dom_pk_code40_q;
    wire [0:0] i_new_case_assign4414_emscripten_compute_dom_pk_code41_s;
    reg [31:0] i_new_case_assign4414_emscripten_compute_dom_pk_code41_q;
    wire [0:0] i_new_case_assign4415_emscripten_compute_dom_pk_code42_s;
    reg [31:0] i_new_case_assign4415_emscripten_compute_dom_pk_code42_q;
    wire [0:0] i_new_case_assign4417_emscripten_compute_dom_pk_code43_s;
    reg [31:0] i_new_case_assign4417_emscripten_compute_dom_pk_code43_q;
    wire [0:0] i_new_case_assign4418_emscripten_compute_dom_pk_code44_s;
    reg [31:0] i_new_case_assign4418_emscripten_compute_dom_pk_code44_q;
    wire [0:0] i_new_case_assign4419_emscripten_compute_dom_pk_code45_s;
    reg [31:0] i_new_case_assign4419_emscripten_compute_dom_pk_code45_q;
    wire [0:0] i_new_case_assign4420_emscripten_compute_dom_pk_code46_s;
    reg [31:0] i_new_case_assign4420_emscripten_compute_dom_pk_code46_q;
    wire [0:0] i_new_case_assign4421_emscripten_compute_dom_pk_code47_s;
    reg [31:0] i_new_case_assign4421_emscripten_compute_dom_pk_code47_q;
    wire [0:0] i_new_case_assign4422_emscripten_compute_dom_pk_code48_s;
    reg [31:0] i_new_case_assign4422_emscripten_compute_dom_pk_code48_q;
    wire [0:0] i_new_case_assign4423_emscripten_compute_dom_pk_code49_s;
    reg [31:0] i_new_case_assign4423_emscripten_compute_dom_pk_code49_q;
    wire [0:0] i_new_case_assign4424_emscripten_compute_dom_pk_code50_s;
    reg [31:0] i_new_case_assign4424_emscripten_compute_dom_pk_code50_q;
    wire [0:0] i_new_case_assign4425_emscripten_compute_dom_pk_code51_s;
    reg [31:0] i_new_case_assign4425_emscripten_compute_dom_pk_code51_q;
    wire [0:0] i_new_case_assign4426_emscripten_compute_dom_pk_code52_s;
    reg [31:0] i_new_case_assign4426_emscripten_compute_dom_pk_code52_q;
    wire [0:0] i_new_case_assign4427_emscripten_compute_dom_pk_code53_s;
    reg [31:0] i_new_case_assign4427_emscripten_compute_dom_pk_code53_q;
    wire [0:0] i_new_case_assign4428_emscripten_compute_dom_pk_code54_s;
    reg [31:0] i_new_case_assign4428_emscripten_compute_dom_pk_code54_q;
    wire [0:0] i_new_case_assign4429_emscripten_compute_dom_pk_code55_s;
    reg [31:0] i_new_case_assign4429_emscripten_compute_dom_pk_code55_q;
    wire [0:0] i_new_case_assign4430_emscripten_compute_dom_pk_code780_s;
    reg [31:0] i_new_case_assign4430_emscripten_compute_dom_pk_code780_q;
    wire [0:0] i_new_case_assign4431_emscripten_compute_dom_pk_code781_s;
    reg [31:0] i_new_case_assign4431_emscripten_compute_dom_pk_code781_q;
    wire [0:0] i_new_case_assign4432_emscripten_compute_dom_pk_code782_s;
    reg [31:0] i_new_case_assign4432_emscripten_compute_dom_pk_code782_q;
    wire [0:0] i_new_case_assign4433_emscripten_compute_dom_pk_code796_s;
    reg [31:0] i_new_case_assign4433_emscripten_compute_dom_pk_code796_q;
    wire [0:0] i_new_case_assign4434_emscripten_compute_dom_pk_code797_s;
    reg [31:0] i_new_case_assign4434_emscripten_compute_dom_pk_code797_q;
    wire [0:0] i_new_case_assign4435_emscripten_compute_dom_pk_code798_s;
    reg [31:0] i_new_case_assign4435_emscripten_compute_dom_pk_code798_q;
    wire [0:0] i_new_case_assign4436_emscripten_compute_dom_pk_code811_s;
    reg [31:0] i_new_case_assign4436_emscripten_compute_dom_pk_code811_q;
    wire [0:0] i_new_case_assign4437_emscripten_compute_dom_pk_code812_s;
    reg [31:0] i_new_case_assign4437_emscripten_compute_dom_pk_code812_q;
    wire [0:0] i_new_case_assign4438_emscripten_compute_dom_pk_code813_s;
    reg [31:0] i_new_case_assign4438_emscripten_compute_dom_pk_code813_q;
    wire [0:0] i_new_case_assign4439_emscripten_compute_dom_pk_code814_s;
    reg [31:0] i_new_case_assign4439_emscripten_compute_dom_pk_code814_q;
    wire [0:0] i_new_case_assign4440_emscripten_compute_dom_pk_code815_s;
    reg [31:0] i_new_case_assign4440_emscripten_compute_dom_pk_code815_q;
    wire [0:0] i_new_case_assign4441_emscripten_compute_dom_pk_code816_s;
    reg [31:0] i_new_case_assign4441_emscripten_compute_dom_pk_code816_q;
    wire [0:0] i_new_case_assign4442_emscripten_compute_dom_pk_code817_s;
    reg [31:0] i_new_case_assign4442_emscripten_compute_dom_pk_code817_q;
    wire [0:0] i_new_case_assign4443_emscripten_compute_dom_pk_code818_s;
    reg [31:0] i_new_case_assign4443_emscripten_compute_dom_pk_code818_q;
    wire [0:0] i_new_case_assign4444_emscripten_compute_dom_pk_code827_s;
    reg [31:0] i_new_case_assign4444_emscripten_compute_dom_pk_code827_q;
    wire [0:0] i_new_case_assign4445_emscripten_compute_dom_pk_code828_s;
    reg [31:0] i_new_case_assign4445_emscripten_compute_dom_pk_code828_q;
    wire [0:0] i_new_case_assign4446_emscripten_compute_dom_pk_code829_s;
    reg [31:0] i_new_case_assign4446_emscripten_compute_dom_pk_code829_q;
    wire [0:0] i_new_case_assign4447_emscripten_compute_dom_pk_code830_s;
    reg [31:0] i_new_case_assign4447_emscripten_compute_dom_pk_code830_q;
    wire [0:0] i_new_case_assign4448_emscripten_compute_dom_pk_code831_s;
    reg [31:0] i_new_case_assign4448_emscripten_compute_dom_pk_code831_q;
    wire [0:0] i_new_case_assign4449_emscripten_compute_dom_pk_code832_s;
    reg [31:0] i_new_case_assign4449_emscripten_compute_dom_pk_code832_q;
    wire [0:0] i_new_case_assign4450_emscripten_compute_dom_pk_code844_s;
    reg [31:0] i_new_case_assign4450_emscripten_compute_dom_pk_code844_q;
    wire [0:0] i_new_case_assign4451_emscripten_compute_dom_pk_code845_s;
    reg [31:0] i_new_case_assign4451_emscripten_compute_dom_pk_code845_q;
    wire [0:0] i_new_case_assign4452_emscripten_compute_dom_pk_code846_s;
    reg [31:0] i_new_case_assign4452_emscripten_compute_dom_pk_code846_q;
    wire [0:0] i_new_case_assign4453_emscripten_compute_dom_pk_code847_s;
    reg [31:0] i_new_case_assign4453_emscripten_compute_dom_pk_code847_q;
    wire [0:0] i_new_case_assign4454_emscripten_compute_dom_pk_code860_s;
    reg [31:0] i_new_case_assign4454_emscripten_compute_dom_pk_code860_q;
    wire [0:0] i_new_case_assign4455_emscripten_compute_dom_pk_code861_s;
    reg [31:0] i_new_case_assign4455_emscripten_compute_dom_pk_code861_q;
    wire [0:0] i_new_case_assign4456_emscripten_compute_dom_pk_code862_s;
    reg [31:0] i_new_case_assign4456_emscripten_compute_dom_pk_code862_q;
    wire [0:0] i_new_case_assign4457_emscripten_compute_dom_pk_code863_s;
    reg [31:0] i_new_case_assign4457_emscripten_compute_dom_pk_code863_q;
    wire [0:0] i_new_case_assign4458_emscripten_compute_dom_pk_code864_s;
    reg [31:0] i_new_case_assign4458_emscripten_compute_dom_pk_code864_q;
    wire [0:0] i_new_case_assign_emscripten_compute_dom_pk_code3_s;
    reg [31:0] i_new_case_assign_emscripten_compute_dom_pk_code3_q;
    wire [31:0] i_sel_bits4610_emscripten_compute_dom_pk_code157_q;
    wire [28:0] i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_const_31_q;
    wire [31:0] i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_join_q;
    wire [2:0] i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_select_2_b;
    wire [31:0] i_sel_bits4810_emscripten_compute_dom_pk_code258_q;
    wire [31:0] i_sel_bits4810_emscripten_compute_dom_pk_code258_vt_join_q;
    wire [2:0] i_sel_bits4810_emscripten_compute_dom_pk_code258_vt_select_2_b;
    wire [31:0] i_sel_bits5007_emscripten_compute_dom_pk_code357_q;
    wire [31:0] i_sel_bits5007_emscripten_compute_dom_pk_code357_vt_join_q;
    wire [2:0] i_sel_bits5007_emscripten_compute_dom_pk_code357_vt_select_2_b;
    wire [31:0] i_sel_bits5194_emscripten_compute_dom_pk_code451_vt_join_q;
    wire [2:0] i_sel_bits5194_emscripten_compute_dom_pk_code451_vt_select_2_b;
    wire [31:0] i_sel_bits5354_emscripten_compute_dom_pk_code529_vt_join_q;
    wire [2:0] i_sel_bits5354_emscripten_compute_dom_pk_code529_vt_select_2_b;
    wire [31:0] i_sel_bits5500_emscripten_compute_dom_pk_code603_vt_join_q;
    wire [2:0] i_sel_bits5500_emscripten_compute_dom_pk_code603_vt_select_2_b;
    wire [31:0] i_sel_bits5626_emscripten_compute_dom_pk_code665_vt_join_q;
    wire [2:0] i_sel_bits5626_emscripten_compute_dom_pk_code665_vt_select_2_b;
    wire [31:0] i_sel_bits5728_emscripten_compute_dom_pk_code715_vt_join_q;
    wire [2:0] i_sel_bits5728_emscripten_compute_dom_pk_code715_vt_select_2_b;
    wire [31:0] i_sel_bits5806_emscripten_compute_dom_pk_code752_q;
    wire [31:0] i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_join_q;
    wire [2:0] i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_select_2_b;
    wire [31:0] i_sel_bits_emscripten_compute_dom_pk_code56_q;
    wire [31:0] i_sel_bits_emscripten_compute_dom_pk_code56_vt_join_q;
    wire [2:0] i_sel_bits_emscripten_compute_dom_pk_code56_vt_select_2_b;
    wire [11:0] i_sel_shr5193_emscripten_compute_dom_pk_code450_vt_const_31_q;
    wire [31:0] i_sel_shr5193_emscripten_compute_dom_pk_code450_vt_join_q;
    wire [19:0] i_sel_shr5193_emscripten_compute_dom_pk_code450_vt_select_19_b;
    wire [14:0] i_sel_shr5353_emscripten_compute_dom_pk_code528_vt_const_31_q;
    wire [31:0] i_sel_shr5353_emscripten_compute_dom_pk_code528_vt_join_q;
    wire [16:0] i_sel_shr5353_emscripten_compute_dom_pk_code528_vt_select_16_b;
    wire [17:0] i_sel_shr5499_emscripten_compute_dom_pk_code602_vt_const_31_q;
    wire [31:0] i_sel_shr5499_emscripten_compute_dom_pk_code602_vt_join_q;
    wire [13:0] i_sel_shr5499_emscripten_compute_dom_pk_code602_vt_select_13_b;
    wire [20:0] i_sel_shr5625_emscripten_compute_dom_pk_code664_vt_const_31_q;
    wire [31:0] i_sel_shr5625_emscripten_compute_dom_pk_code664_vt_join_q;
    wire [10:0] i_sel_shr5625_emscripten_compute_dom_pk_code664_vt_select_10_b;
    wire [23:0] i_sel_shr5727_emscripten_compute_dom_pk_code714_vt_const_31_q;
    wire [31:0] i_sel_shr5727_emscripten_compute_dom_pk_code714_vt_join_q;
    wire [7:0] i_sel_shr5727_emscripten_compute_dom_pk_code714_vt_select_7_b;
    wire [0:0] i_select1241_emscripten_compute_dom_pk_code763_s;
    reg [31:0] i_select1241_emscripten_compute_dom_pk_code763_q;
    wire [0:0] i_select1253_emscripten_compute_dom_pk_code764_s;
    reg [31:0] i_select1253_emscripten_compute_dom_pk_code764_q;
    wire [0:0] i_select1264_emscripten_compute_dom_pk_code765_s;
    reg [31:0] i_select1264_emscripten_compute_dom_pk_code765_q;
    wire [0:0] i_select1275_emscripten_compute_dom_pk_code766_s;
    reg [31:0] i_select1275_emscripten_compute_dom_pk_code766_q;
    wire [0:0] i_select1285_emscripten_compute_dom_pk_code767_s;
    reg [31:0] i_select1285_emscripten_compute_dom_pk_code767_q;
    wire [0:0] i_select1295_emscripten_compute_dom_pk_code768_s;
    reg [31:0] i_select1295_emscripten_compute_dom_pk_code768_q;
    wire [0:0] i_select1305_emscripten_compute_dom_pk_code769_s;
    reg [31:0] i_select1305_emscripten_compute_dom_pk_code769_q;
    wire [0:0] i_select1317_emscripten_compute_dom_pk_code770_s;
    reg [31:0] i_select1317_emscripten_compute_dom_pk_code770_q;
    wire [0:0] i_select1328_emscripten_compute_dom_pk_code771_s;
    reg [31:0] i_select1328_emscripten_compute_dom_pk_code771_q;
    wire [0:0] i_select1338_emscripten_compute_dom_pk_code772_s;
    reg [31:0] i_select1338_emscripten_compute_dom_pk_code772_q;
    wire [0:0] i_select1348_emscripten_compute_dom_pk_code773_s;
    reg [31:0] i_select1348_emscripten_compute_dom_pk_code773_q;
    wire [0:0] i_select1358_emscripten_compute_dom_pk_code774_s;
    reg [31:0] i_select1358_emscripten_compute_dom_pk_code774_q;
    wire [0:0] i_select1369_emscripten_compute_dom_pk_code775_s;
    reg [31:0] i_select1369_emscripten_compute_dom_pk_code775_q;
    wire [0:0] i_select1380_emscripten_compute_dom_pk_code776_s;
    reg [31:0] i_select1380_emscripten_compute_dom_pk_code776_q;
    wire [0:0] i_select1391_emscripten_compute_dom_pk_code777_s;
    reg [31:0] i_select1391_emscripten_compute_dom_pk_code777_q;
    wire [0:0] i_select1401_emscripten_compute_dom_pk_code778_s;
    reg [31:0] i_select1401_emscripten_compute_dom_pk_code778_q;
    wire [0:0] i_select1411_emscripten_compute_dom_pk_code779_s;
    reg [31:0] i_select1411_emscripten_compute_dom_pk_code779_q;
    wire [0:0] i_select1456_emscripten_compute_dom_pk_code785_s;
    reg [31:0] i_select1456_emscripten_compute_dom_pk_code785_q;
    wire [0:0] i_select1467_emscripten_compute_dom_pk_code786_s;
    reg [31:0] i_select1467_emscripten_compute_dom_pk_code786_q;
    wire [0:0] i_select1477_emscripten_compute_dom_pk_code787_s;
    reg [31:0] i_select1477_emscripten_compute_dom_pk_code787_q;
    wire [0:0] i_select1487_emscripten_compute_dom_pk_code788_s;
    reg [31:0] i_select1487_emscripten_compute_dom_pk_code788_q;
    wire [0:0] i_select1499_emscripten_compute_dom_pk_code789_s;
    reg [31:0] i_select1499_emscripten_compute_dom_pk_code789_q;
    wire [0:0] i_select1509_emscripten_compute_dom_pk_code790_s;
    reg [31:0] i_select1509_emscripten_compute_dom_pk_code790_q;
    wire [0:0] i_select1519_emscripten_compute_dom_pk_code791_s;
    reg [31:0] i_select1519_emscripten_compute_dom_pk_code791_q;
    wire [0:0] i_select1530_emscripten_compute_dom_pk_code792_s;
    reg [31:0] i_select1530_emscripten_compute_dom_pk_code792_q;
    wire [0:0] i_select1541_emscripten_compute_dom_pk_code793_s;
    reg [31:0] i_select1541_emscripten_compute_dom_pk_code793_q;
    wire [0:0] i_select1553_emscripten_compute_dom_pk_code794_s;
    reg [31:0] i_select1553_emscripten_compute_dom_pk_code794_q;
    wire [0:0] i_select1564_emscripten_compute_dom_pk_code795_s;
    reg [31:0] i_select1564_emscripten_compute_dom_pk_code795_q;
    wire [0:0] i_select1607_emscripten_compute_dom_pk_code801_s;
    reg [31:0] i_select1607_emscripten_compute_dom_pk_code801_q;
    wire [0:0] i_select1618_emscripten_compute_dom_pk_code802_s;
    reg [31:0] i_select1618_emscripten_compute_dom_pk_code802_q;
    wire [0:0] i_select1628_emscripten_compute_dom_pk_code803_s;
    reg [31:0] i_select1628_emscripten_compute_dom_pk_code803_q;
    wire [0:0] i_select1640_emscripten_compute_dom_pk_code804_s;
    reg [31:0] i_select1640_emscripten_compute_dom_pk_code804_q;
    wire [0:0] i_select1650_emscripten_compute_dom_pk_code805_s;
    reg [31:0] i_select1650_emscripten_compute_dom_pk_code805_q;
    wire [0:0] i_select1660_emscripten_compute_dom_pk_code806_s;
    reg [31:0] i_select1660_emscripten_compute_dom_pk_code806_q;
    wire [0:0] i_select1670_emscripten_compute_dom_pk_code807_s;
    reg [31:0] i_select1670_emscripten_compute_dom_pk_code807_q;
    wire [0:0] i_select1681_emscripten_compute_dom_pk_code808_s;
    reg [31:0] i_select1681_emscripten_compute_dom_pk_code808_q;
    wire [0:0] i_select1692_emscripten_compute_dom_pk_code809_s;
    reg [31:0] i_select1692_emscripten_compute_dom_pk_code809_q;
    wire [0:0] i_select1702_emscripten_compute_dom_pk_code810_s;
    reg [31:0] i_select1702_emscripten_compute_dom_pk_code810_q;
    wire [0:0] i_select1805_emscripten_compute_dom_pk_code821_s;
    reg [31:0] i_select1805_emscripten_compute_dom_pk_code821_q;
    wire [0:0] i_select1816_emscripten_compute_dom_pk_code822_s;
    reg [31:0] i_select1816_emscripten_compute_dom_pk_code822_q;
    wire [0:0] i_select1826_emscripten_compute_dom_pk_code823_s;
    reg [31:0] i_select1826_emscripten_compute_dom_pk_code823_q;
    wire [0:0] i_select1836_emscripten_compute_dom_pk_code824_s;
    reg [31:0] i_select1836_emscripten_compute_dom_pk_code824_q;
    wire [0:0] i_select1847_emscripten_compute_dom_pk_code825_s;
    reg [31:0] i_select1847_emscripten_compute_dom_pk_code825_q;
    wire [0:0] i_select1857_emscripten_compute_dom_pk_code826_s;
    reg [31:0] i_select1857_emscripten_compute_dom_pk_code826_q;
    wire [0:0] i_select1935_emscripten_compute_dom_pk_code835_s;
    reg [31:0] i_select1935_emscripten_compute_dom_pk_code835_q;
    wire [0:0] i_select1945_emscripten_compute_dom_pk_code836_s;
    reg [31:0] i_select1945_emscripten_compute_dom_pk_code836_q;
    wire [0:0] i_select1955_emscripten_compute_dom_pk_code837_s;
    reg [31:0] i_select1955_emscripten_compute_dom_pk_code837_q;
    wire [0:0] i_select1966_emscripten_compute_dom_pk_code838_s;
    reg [31:0] i_select1966_emscripten_compute_dom_pk_code838_q;
    wire [0:0] i_select1976_emscripten_compute_dom_pk_code839_s;
    reg [31:0] i_select1976_emscripten_compute_dom_pk_code839_q;
    wire [0:0] i_select1986_emscripten_compute_dom_pk_code840_s;
    reg [31:0] i_select1986_emscripten_compute_dom_pk_code840_q;
    wire [0:0] i_select1997_emscripten_compute_dom_pk_code841_s;
    reg [31:0] i_select1997_emscripten_compute_dom_pk_code841_q;
    wire [0:0] i_select2008_emscripten_compute_dom_pk_code842_s;
    reg [31:0] i_select2008_emscripten_compute_dom_pk_code842_q;
    wire [0:0] i_select2018_emscripten_compute_dom_pk_code843_s;
    reg [31:0] i_select2018_emscripten_compute_dom_pk_code843_q;
    wire [0:0] i_select2072_emscripten_compute_dom_pk_code850_s;
    reg [31:0] i_select2072_emscripten_compute_dom_pk_code850_q;
    wire [0:0] i_select2082_emscripten_compute_dom_pk_code851_s;
    reg [31:0] i_select2082_emscripten_compute_dom_pk_code851_q;
    wire [0:0] i_select2093_emscripten_compute_dom_pk_code852_s;
    reg [31:0] i_select2093_emscripten_compute_dom_pk_code852_q;
    wire [0:0] i_select2103_emscripten_compute_dom_pk_code853_s;
    reg [31:0] i_select2103_emscripten_compute_dom_pk_code853_q;
    wire [0:0] i_select2113_emscripten_compute_dom_pk_code854_s;
    reg [31:0] i_select2113_emscripten_compute_dom_pk_code854_q;
    wire [0:0] i_select2123_emscripten_compute_dom_pk_code855_s;
    reg [31:0] i_select2123_emscripten_compute_dom_pk_code855_q;
    wire [0:0] i_select2134_emscripten_compute_dom_pk_code856_s;
    reg [31:0] i_select2134_emscripten_compute_dom_pk_code856_q;
    wire [0:0] i_select2144_emscripten_compute_dom_pk_code857_s;
    reg [31:0] i_select2144_emscripten_compute_dom_pk_code857_q;
    wire [0:0] i_select2154_emscripten_compute_dom_pk_code858_s;
    reg [31:0] i_select2154_emscripten_compute_dom_pk_code858_q;
    wire [0:0] i_select2164_emscripten_compute_dom_pk_code859_s;
    reg [31:0] i_select2164_emscripten_compute_dom_pk_code859_q;
    wire [0:0] i_select2231_emscripten_compute_dom_pk_code867_s;
    reg [31:0] i_select2231_emscripten_compute_dom_pk_code867_q;
    wire [0:0] i_select2242_emscripten_compute_dom_pk_code868_s;
    reg [31:0] i_select2242_emscripten_compute_dom_pk_code868_q;
    wire [0:0] i_select2253_emscripten_compute_dom_pk_code869_s;
    reg [31:0] i_select2253_emscripten_compute_dom_pk_code869_q;
    wire [0:0] i_select2264_emscripten_compute_dom_pk_code870_s;
    reg [31:0] i_select2264_emscripten_compute_dom_pk_code870_q;
    wire [0:0] i_select2274_emscripten_compute_dom_pk_code871_s;
    reg [31:0] i_select2274_emscripten_compute_dom_pk_code871_q;
    wire [0:0] i_select2284_emscripten_compute_dom_pk_code872_s;
    reg [31:0] i_select2284_emscripten_compute_dom_pk_code872_q;
    wire [0:0] i_select2294_emscripten_compute_dom_pk_code873_s;
    reg [31:0] i_select2294_emscripten_compute_dom_pk_code873_q;
    wire [0:0] i_select2305_emscripten_compute_dom_pk_code874_s;
    reg [31:0] i_select2305_emscripten_compute_dom_pk_code874_q;
    wire [0:0] i_select2316_emscripten_compute_dom_pk_code875_s;
    reg [31:0] i_select2316_emscripten_compute_dom_pk_code875_q;
    wire [0:0] i_select2327_emscripten_compute_dom_pk_code876_s;
    reg [31:0] i_select2327_emscripten_compute_dom_pk_code876_q;
    wire [0:0] i_select2338_emscripten_compute_dom_pk_code877_s;
    reg [31:0] i_select2338_emscripten_compute_dom_pk_code877_q;
    wire [0:0] i_select616_emscripten_compute_dom_pk_code2_s;
    reg [31:0] i_select616_emscripten_compute_dom_pk_code2_q;
    wire [0:0] i_select661_emscripten_compute_dom_pk_code8_s;
    reg [31:0] i_select661_emscripten_compute_dom_pk_code8_q;
    wire [0:0] dupName_0_comparator_x_q;
    wire [0:0] dupName_1_comparator_x_q;
    wire [0:0] dupName_2_comparator_x_q;
    wire [0:0] dupName_3_comparator_x_q;
    wire [0:0] dupName_4_comparator_x_q;
    wire [0:0] dupName_6_comparator_x_q;
    wire [0:0] dupName_7_comparator_x_q;
    wire [0:0] dupName_10_comparator_x_q;
    wire [0:0] dupName_14_comparator_x_q;
    wire [0:0] dupName_25_comparator_x_q;
    wire [0:0] dupName_52_comparator_x_qi;
    reg [0:0] dupName_52_comparator_x_q;
    wire [0:0] dupName_53_comparator_x_qi;
    reg [0:0] dupName_53_comparator_x_q;
    wire [0:0] dupName_56_comparator_x_qi;
    reg [0:0] dupName_56_comparator_x_q;
    wire [0:0] dupName_57_comparator_x_qi;
    reg [0:0] dupName_57_comparator_x_q;
    wire [0:0] dupName_59_comparator_x_qi;
    reg [0:0] dupName_59_comparator_x_q;
    wire [0:0] dupName_60_comparator_x_qi;
    reg [0:0] dupName_60_comparator_x_q;
    wire [0:0] dupName_62_comparator_x_qi;
    reg [0:0] dupName_62_comparator_x_q;
    wire [0:0] dupName_87_comparator_x_qi;
    reg [0:0] dupName_87_comparator_x_q;
    wire [0:0] dupName_102_comparator_x_qi;
    reg [0:0] dupName_102_comparator_x_q;
    wire [0:0] dupName_103_comparator_x_qi;
    reg [0:0] dupName_103_comparator_x_q;
    wire [0:0] dupName_104_comparator_x_qi;
    reg [0:0] dupName_104_comparator_x_q;
    wire [0:0] dupName_108_comparator_x_qi;
    reg [0:0] dupName_108_comparator_x_q;
    wire [0:0] dupName_111_comparator_x_qi;
    reg [0:0] dupName_111_comparator_x_q;
    wire [0:0] dupName_119_comparator_x_qi;
    reg [0:0] dupName_119_comparator_x_q;
    wire [0:0] dupName_121_comparator_x_qi;
    reg [0:0] dupName_121_comparator_x_q;
    wire [0:0] dupName_152_comparator_x_qi;
    reg [0:0] dupName_152_comparator_x_q;
    wire [0:0] dupName_153_comparator_x_qi;
    reg [0:0] dupName_153_comparator_x_q;
    wire [0:0] dupName_154_comparator_x_qi;
    reg [0:0] dupName_154_comparator_x_q;
    wire [0:0] dupName_155_comparator_x_qi;
    reg [0:0] dupName_155_comparator_x_q;
    wire [0:0] dupName_158_comparator_x_qi;
    reg [0:0] dupName_158_comparator_x_q;
    wire [0:0] dupName_162_comparator_x_qi;
    reg [0:0] dupName_162_comparator_x_q;
    wire [0:0] dupName_163_comparator_x_qi;
    reg [0:0] dupName_163_comparator_x_q;
    wire [0:0] dupName_165_comparator_x_qi;
    reg [0:0] dupName_165_comparator_x_q;
    wire [0:0] dupName_201_comparator_x_q;
    wire [0:0] dupName_202_comparator_x_q;
    wire [0:0] dupName_203_comparator_x_q;
    wire [0:0] dupName_206_comparator_x_q;
    wire [0:0] dupName_207_comparator_x_q;
    wire [0:0] dupName_210_comparator_x_q;
    wire [0:0] dupName_213_comparator_x_q;
    wire [0:0] dupName_214_comparator_x_q;
    wire [0:0] dupName_247_comparator_x_q;
    wire [0:0] dupName_248_comparator_x_q;
    wire [0:0] dupName_250_comparator_x_q;
    wire [0:0] dupName_252_comparator_x_q;
    wire [0:0] dupName_258_comparator_x_q;
    wire [0:0] dupName_260_comparator_x_q;
    wire [0:0] dupName_264_comparator_x_q;
    wire [0:0] dupName_265_comparator_x_q;
    wire [0:0] dupName_285_comparator_x_q;
    wire [0:0] dupName_287_comparator_x_q;
    wire [0:0] dupName_288_comparator_x_q;
    wire [0:0] dupName_289_comparator_x_q;
    wire [0:0] dupName_290_comparator_x_q;
    wire [0:0] dupName_292_comparator_x_q;
    wire [0:0] dupName_296_comparator_x_q;
    wire [0:0] dupName_304_comparator_x_q;
    wire [0:0] dupName_321_comparator_x_q;
    wire [0:0] dupName_322_comparator_x_q;
    wire [0:0] dupName_323_comparator_x_q;
    wire [0:0] dupName_324_comparator_x_q;
    wire [0:0] dupName_330_comparator_x_q;
    wire [0:0] dupName_331_comparator_x_q;
    wire [0:0] dupName_335_comparator_x_q;
    wire [0:0] dupName_337_comparator_x_q;
    wire [0:0] dupName_351_comparator_x_q;
    wire [0:0] dupName_352_comparator_x_q;
    wire [0:0] dupName_353_comparator_x_qi;
    reg [0:0] dupName_353_comparator_x_q;
    wire [0:0] dupName_354_comparator_x_q;
    wire [0:0] dupName_355_comparator_x_q;
    wire [0:0] dupName_357_comparator_x_q;
    wire [0:0] dupName_368_comparator_x_q;
    wire [0:0] dupName_375_comparator_x_q;
    wire [0:0] dupName_376_comparator_x_q;
    wire [0:0] dupName_377_comparator_x_q;
    wire [0:0] dupName_378_comparator_x_q;
    wire [0:0] dupName_379_comparator_x_q;
    wire [0:0] dupName_380_comparator_x_q;
    wire [0:0] dupName_382_comparator_x_q;
    wire [0:0] dupName_393_comparator_x_qi;
    reg [0:0] dupName_393_comparator_x_q;
    wire [0:0] dupName_394_comparator_x_qi;
    reg [0:0] dupName_394_comparator_x_q;
    wire [0:0] dupName_395_comparator_x_qi;
    reg [0:0] dupName_395_comparator_x_q;
    wire [0:0] dupName_396_comparator_x_qi;
    reg [0:0] dupName_396_comparator_x_q;
    wire [0:0] dupName_397_comparator_x_qi;
    reg [0:0] dupName_397_comparator_x_q;
    wire [0:0] dupName_398_comparator_x_qi;
    reg [0:0] dupName_398_comparator_x_q;
    wire [0:0] dupName_399_comparator_x_qi;
    reg [0:0] dupName_399_comparator_x_q;
    wire [0:0] dupName_400_comparator_x_qi;
    reg [0:0] dupName_400_comparator_x_q;
    wire [0:0] dupName_401_comparator_x_qi;
    reg [0:0] dupName_401_comparator_x_q;
    wire [0:0] dupName_402_comparator_x_qi;
    reg [0:0] dupName_402_comparator_x_q;
    wire [0:0] dupName_403_comparator_x_qi;
    reg [0:0] dupName_403_comparator_x_q;
    wire [0:0] dupName_404_comparator_x_qi;
    reg [0:0] dupName_404_comparator_x_q;
    wire [0:0] dupName_405_comparator_x_qi;
    reg [0:0] dupName_405_comparator_x_q;
    wire [0:0] dupName_406_comparator_x_qi;
    reg [0:0] dupName_406_comparator_x_q;
    wire [0:0] dupName_407_comparator_x_qi;
    reg [0:0] dupName_407_comparator_x_q;
    wire [0:0] dupName_408_comparator_x_qi;
    reg [0:0] dupName_408_comparator_x_q;
    wire [0:0] dupName_409_comparator_x_qi;
    reg [0:0] dupName_409_comparator_x_q;
    wire [0:0] dupName_410_comparator_x_qi;
    reg [0:0] dupName_410_comparator_x_q;
    wire [0:0] dupName_411_comparator_x_qi;
    reg [0:0] dupName_411_comparator_x_q;
    wire [0:0] dupName_412_comparator_x_qi;
    reg [0:0] dupName_412_comparator_x_q;
    wire [0:0] dupName_413_comparator_x_qi;
    reg [0:0] dupName_413_comparator_x_q;
    wire [0:0] dupName_414_comparator_x_qi;
    reg [0:0] dupName_414_comparator_x_q;
    wire [0:0] dupName_415_comparator_x_qi;
    reg [0:0] dupName_415_comparator_x_q;
    wire [0:0] dupName_416_comparator_x_qi;
    reg [0:0] dupName_416_comparator_x_q;
    wire [0:0] dupName_417_comparator_x_qi;
    reg [0:0] dupName_417_comparator_x_q;
    wire [0:0] dupName_418_comparator_x_qi;
    reg [0:0] dupName_418_comparator_x_q;
    wire [0:0] dupName_419_comparator_x_qi;
    reg [0:0] dupName_419_comparator_x_q;
    wire [0:0] dupName_420_comparator_x_qi;
    reg [0:0] dupName_420_comparator_x_q;
    wire [0:0] dupName_421_comparator_x_qi;
    reg [0:0] dupName_421_comparator_x_q;
    wire [0:0] dupName_422_comparator_x_qi;
    reg [0:0] dupName_422_comparator_x_q;
    wire [0:0] dupName_423_comparator_x_qi;
    reg [0:0] dupName_423_comparator_x_q;
    wire [0:0] dupName_424_comparator_x_qi;
    reg [0:0] dupName_424_comparator_x_q;
    wire [0:0] dupName_425_comparator_x_qi;
    reg [0:0] dupName_425_comparator_x_q;
    wire [2:0] i_sel_bits5194_emscripten_compute_dom_pk_code451_BitSelect_for_a_b;
    wire [31:0] i_sel_bits5194_emscripten_compute_dom_pk_code451_join_q;
    wire [2:0] i_sel_bits5354_emscripten_compute_dom_pk_code529_BitSelect_for_a_b;
    wire [31:0] i_sel_bits5354_emscripten_compute_dom_pk_code529_join_q;
    wire [2:0] i_sel_bits5500_emscripten_compute_dom_pk_code603_BitSelect_for_a_b;
    wire [31:0] i_sel_bits5500_emscripten_compute_dom_pk_code603_join_q;
    wire [2:0] i_sel_bits5626_emscripten_compute_dom_pk_code665_BitSelect_for_a_b;
    wire [31:0] i_sel_bits5626_emscripten_compute_dom_pk_code665_join_q;
    wire [2:0] i_sel_bits5728_emscripten_compute_dom_pk_code715_BitSelect_for_a_b;
    wire [31:0] i_sel_bits5728_emscripten_compute_dom_pk_code715_join_q;
    wire [27:0] rightShiftStage0Idx1Rng4_uid1079_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_b;
    wire [3:0] rightShiftStage0Idx1Pad4_uid1080_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [31:0] rightShiftStage0Idx1_uid1081_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [0:0] rightShiftStage0_uid1083_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_s;
    reg [31:0] rightShiftStage0_uid1083_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [23:0] rightShiftStage1Idx1Rng8_uid1084_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_b;
    wire [7:0] rightShiftStage1Idx1Pad8_uid1085_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [31:0] rightShiftStage1Idx1_uid1086_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [0:0] rightShiftStage1_uid1088_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_s;
    reg [31:0] rightShiftStage1_uid1088_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [30:0] rightShiftStage0Idx1Rng1_uid1092_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_b;
    wire [31:0] rightShiftStage0Idx1_uid1094_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [0:0] rightShiftStage0_uid1096_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s;
    reg [31:0] rightShiftStage0_uid1096_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [29:0] rightShiftStage1Idx1Rng2_uid1097_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_b;
    wire [1:0] rightShiftStage1Idx1Pad2_uid1098_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [31:0] rightShiftStage1Idx1_uid1099_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [0:0] rightShiftStage1_uid1101_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s;
    reg [31:0] rightShiftStage1_uid1101_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [27:0] rightShiftStage2Idx1Rng4_uid1102_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_b;
    wire [31:0] rightShiftStage2Idx1_uid1104_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [0:0] rightShiftStage2_uid1106_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s;
    reg [31:0] rightShiftStage2_uid1106_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [23:0] rightShiftStage3Idx1Rng8_uid1107_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_b;
    wire [31:0] rightShiftStage3Idx1_uid1109_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [0:0] rightShiftStage3_uid1111_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s;
    reg [31:0] rightShiftStage3_uid1111_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [29:0] rightShiftStage0Idx1Rng2_uid1115_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_b;
    wire [31:0] rightShiftStage0Idx1_uid1117_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [0:0] rightShiftStage0_uid1119_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_s;
    reg [31:0] rightShiftStage0_uid1119_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [15:0] rightShiftStage1Idx1Rng16_uid1120_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_b;
    wire [15:0] rightShiftStage1Idx1Pad16_uid1121_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [31:0] rightShiftStage1Idx1_uid1122_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [0:0] rightShiftStage1_uid1124_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_s;
    reg [31:0] rightShiftStage1_uid1124_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [27:0] rightShiftStage1Idx1Rng4_uid1133_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_b;
    wire [31:0] rightShiftStage1Idx1_uid1135_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [0:0] rightShiftStage1_uid1137_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_s;
    reg [31:0] rightShiftStage1_uid1137_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [15:0] rightShiftStage2Idx1Rng16_uid1138_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_b;
    wire [31:0] rightShiftStage2Idx1_uid1140_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [0:0] rightShiftStage2_uid1142_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_s;
    reg [31:0] rightShiftStage2_uid1142_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [23:0] rightShiftStage0Idx1Rng8_uid1146_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_b;
    wire [31:0] rightShiftStage0Idx1_uid1148_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [0:0] rightShiftStage0_uid1150_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_s;
    reg [31:0] rightShiftStage0_uid1150_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [15:0] rightShiftStage1Idx1Rng16_uid1151_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_b;
    wire [31:0] rightShiftStage1Idx1_uid1153_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q;
    wire [0:0] rightShiftStage1_uid1155_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_s;
    reg [31:0] rightShiftStage1_uid1155_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q;
    reg [0:0] redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_q;
    reg [0:0] redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_0;
    reg [0:0] redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_1;
    reg [0:0] redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_2;
    reg [0:0] redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_3;
    reg [0:0] redist2_sync_together933_aunroll_x_in_c1_eni237_3_tpl_7_q;
    reg [0:0] redist2_sync_together933_aunroll_x_in_c1_eni237_3_tpl_7_delay_0;
    reg [0:0] redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_q;
    reg [0:0] redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_delay_0;
    reg [0:0] redist4_sync_together933_aunroll_x_in_c1_eni237_3_tpl_10_q;
    reg [0:0] redist5_sync_together933_aunroll_x_in_c1_eni237_3_tpl_12_q;
    reg [0:0] redist5_sync_together933_aunroll_x_in_c1_eni237_3_tpl_12_delay_0;
    reg [0:0] redist6_sync_together933_aunroll_x_in_c1_eni237_3_tpl_14_q;
    reg [0:0] redist6_sync_together933_aunroll_x_in_c1_eni237_3_tpl_14_delay_0;
    reg [31:0] redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q;
    reg [0:0] redist8_sync_together933_aunroll_x_in_c1_eni237_62_tpl_2_q;
    reg [0:0] redist8_sync_together933_aunroll_x_in_c1_eni237_62_tpl_2_delay_0;
    reg [31:0] redist9_sync_together933_aunroll_x_in_c1_eni237_63_tpl_2_q;
    reg [31:0] redist9_sync_together933_aunroll_x_in_c1_eni237_63_tpl_2_delay_0;
    reg [0:0] redist10_sync_together933_aunroll_x_in_c1_eni237_64_tpl_3_q;
    reg [0:0] redist10_sync_together933_aunroll_x_in_c1_eni237_64_tpl_3_delay_0;
    reg [0:0] redist10_sync_together933_aunroll_x_in_c1_eni237_64_tpl_3_delay_1;
    reg [0:0] redist12_sync_together933_aunroll_x_in_c1_eni237_66_tpl_3_q;
    reg [0:0] redist12_sync_together933_aunroll_x_in_c1_eni237_66_tpl_3_delay_0;
    reg [0:0] redist12_sync_together933_aunroll_x_in_c1_eni237_66_tpl_3_delay_1;
    reg [0:0] redist14_sync_together933_aunroll_x_in_c1_eni237_68_tpl_3_q;
    reg [0:0] redist14_sync_together933_aunroll_x_in_c1_eni237_68_tpl_3_delay_0;
    reg [0:0] redist14_sync_together933_aunroll_x_in_c1_eni237_68_tpl_3_delay_1;
    reg [0:0] redist16_sync_together933_aunroll_x_in_c1_eni237_70_tpl_3_q;
    reg [0:0] redist16_sync_together933_aunroll_x_in_c1_eni237_70_tpl_3_delay_0;
    reg [0:0] redist16_sync_together933_aunroll_x_in_c1_eni237_70_tpl_3_delay_1;
    reg [0:0] redist18_sync_together933_aunroll_x_in_c1_eni237_72_tpl_3_q;
    reg [0:0] redist18_sync_together933_aunroll_x_in_c1_eni237_72_tpl_3_delay_0;
    reg [0:0] redist18_sync_together933_aunroll_x_in_c1_eni237_72_tpl_3_delay_1;
    reg [0:0] redist20_sync_together933_aunroll_x_in_c1_eni237_74_tpl_3_q;
    reg [0:0] redist20_sync_together933_aunroll_x_in_c1_eni237_74_tpl_3_delay_0;
    reg [0:0] redist20_sync_together933_aunroll_x_in_c1_eni237_74_tpl_3_delay_1;
    reg [0:0] redist22_sync_together933_aunroll_x_in_c1_eni237_76_tpl_3_q;
    reg [0:0] redist22_sync_together933_aunroll_x_in_c1_eni237_76_tpl_3_delay_0;
    reg [0:0] redist22_sync_together933_aunroll_x_in_c1_eni237_76_tpl_3_delay_1;
    reg [0:0] redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_q;
    reg [0:0] redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_delay_0;
    reg [0:0] redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_delay_1;
    reg [0:0] redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_delay_2;
    reg [0:0] redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_q;
    reg [0:0] redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_delay_0;
    reg [0:0] redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_delay_1;
    reg [0:0] redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_delay_2;
    reg [0:0] redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_q;
    reg [0:0] redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_delay_0;
    reg [0:0] redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_delay_1;
    reg [0:0] redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_delay_2;
    reg [0:0] redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_q;
    reg [0:0] redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_delay_0;
    reg [0:0] redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_delay_1;
    reg [0:0] redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_delay_2;
    reg [0:0] redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_q;
    reg [0:0] redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_delay_0;
    reg [0:0] redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_delay_1;
    reg [0:0] redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_delay_2;
    reg [0:0] redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_q;
    reg [0:0] redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_delay_0;
    reg [0:0] redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_delay_1;
    reg [0:0] redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_delay_2;
    reg [0:0] redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_q;
    reg [0:0] redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_delay_0;
    reg [0:0] redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_delay_1;
    reg [0:0] redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_delay_2;
    reg [0:0] redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_q;
    reg [0:0] redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_0;
    reg [0:0] redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_1;
    reg [0:0] redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_2;
    reg [0:0] redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_3;
    reg [0:0] redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_q;
    reg [0:0] redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_0;
    reg [0:0] redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_1;
    reg [0:0] redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_2;
    reg [0:0] redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_3;
    reg [0:0] redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_q;
    reg [0:0] redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_0;
    reg [0:0] redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_1;
    reg [0:0] redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_2;
    reg [0:0] redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_3;
    reg [0:0] redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_q;
    reg [0:0] redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_0;
    reg [0:0] redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_1;
    reg [0:0] redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_2;
    reg [0:0] redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_3;
    reg [0:0] redist49_sync_together933_aunroll_x_in_c1_eni237_103_tpl_6_q;
    reg [0:0] redist51_sync_together933_aunroll_x_in_c1_eni237_105_tpl_6_q;
    reg [0:0] redist53_sync_together933_aunroll_x_in_c1_eni237_107_tpl_6_q;
    reg [0:0] redist55_sync_together933_aunroll_x_in_c1_eni237_109_tpl_6_q;
    reg [0:0] redist57_sync_together933_aunroll_x_in_c1_eni237_111_tpl_6_q;
    reg [0:0] redist59_sync_together933_aunroll_x_in_c1_eni237_113_tpl_6_q;
    reg [0:0] redist61_sync_together933_aunroll_x_in_c1_eni237_115_tpl_6_q;
    reg [0:0] redist63_sync_together933_aunroll_x_in_c1_eni237_117_tpl_7_q;
    reg [0:0] redist65_sync_together933_aunroll_x_in_c1_eni237_119_tpl_7_q;
    reg [0:0] redist70_sync_together933_aunroll_x_in_c1_eni237_124_tpl_7_q;
    reg [0:0] redist72_sync_together933_aunroll_x_in_c1_eni237_126_tpl_7_q;
    reg [0:0] redist74_sync_together933_aunroll_x_in_c1_eni237_128_tpl_8_q;
    reg [0:0] redist76_sync_together933_aunroll_x_in_c1_eni237_130_tpl_8_q;
    reg [0:0] redist78_sync_together933_aunroll_x_in_c1_eni237_132_tpl_8_q;
    reg [0:0] redist80_sync_together933_aunroll_x_in_c1_eni237_134_tpl_8_q;
    reg [0:0] redist82_sync_together933_aunroll_x_in_c1_eni237_136_tpl_8_q;
    reg [0:0] redist84_sync_together933_aunroll_x_in_c1_eni237_138_tpl_8_q;
    reg [0:0] redist86_sync_together933_aunroll_x_in_c1_eni237_140_tpl_8_q;
    reg [0:0] redist88_sync_together933_aunroll_x_in_c1_eni237_142_tpl_9_q;
    reg [0:0] redist98_sync_together933_aunroll_x_in_c1_eni237_152_tpl_9_q;
    reg [0:0] redist100_sync_together933_aunroll_x_in_c1_eni237_154_tpl_9_q;
    reg [0:0] redist102_sync_together933_aunroll_x_in_c1_eni237_156_tpl_9_q;
    reg [0:0] redist104_sync_together933_aunroll_x_in_c1_eni237_158_tpl_10_q;
    reg [0:0] redist106_sync_together933_aunroll_x_in_c1_eni237_160_tpl_10_q;
    reg [0:0] redist108_sync_together933_aunroll_x_in_c1_eni237_162_tpl_10_q;
    reg [0:0] redist116_sync_together933_aunroll_x_in_c1_eni237_170_tpl_10_q;
    reg [0:0] redist118_sync_together933_aunroll_x_in_c1_eni237_172_tpl_11_q;
    reg [0:0] redist120_sync_together933_aunroll_x_in_c1_eni237_174_tpl_11_q;
    reg [0:0] redist122_sync_together933_aunroll_x_in_c1_eni237_176_tpl_11_q;
    reg [0:0] redist124_sync_together933_aunroll_x_in_c1_eni237_178_tpl_11_q;
    reg [0:0] redist126_sync_together933_aunroll_x_in_c1_eni237_180_tpl_11_q;
    reg [0:0] redist128_sync_together933_aunroll_x_in_c1_eni237_182_tpl_11_q;
    reg [0:0] redist130_sync_together933_aunroll_x_in_c1_eni237_184_tpl_11_q;
    reg [0:0] redist132_sync_together933_aunroll_x_in_c1_eni237_186_tpl_12_q;
    reg [0:0] redist138_sync_together933_aunroll_x_in_c1_eni237_192_tpl_12_q;
    reg [0:0] redist140_sync_together933_aunroll_x_in_c1_eni237_194_tpl_12_q;
    reg [0:0] redist142_sync_together933_aunroll_x_in_c1_eni237_196_tpl_12_q;
    reg [0:0] redist144_sync_together933_aunroll_x_in_c1_eni237_198_tpl_13_q;
    reg [0:0] redist146_sync_together933_aunroll_x_in_c1_eni237_200_tpl_13_q;
    reg [0:0] redist148_sync_together933_aunroll_x_in_c1_eni237_202_tpl_13_q;
    reg [0:0] redist150_sync_together933_aunroll_x_in_c1_eni237_204_tpl_13_q;
    reg [0:0] redist152_sync_together933_aunroll_x_in_c1_eni237_206_tpl_13_q;
    reg [0:0] redist154_sync_together933_aunroll_x_in_c1_eni237_208_tpl_13_q;
    reg [0:0] redist156_sync_together933_aunroll_x_in_c1_eni237_210_tpl_13_q;
    reg [0:0] redist163_sync_together933_aunroll_x_in_c1_eni237_217_tpl_14_q;
    reg [0:0] redist165_sync_together933_aunroll_x_in_c1_eni237_219_tpl_14_q;
    reg [0:0] redist167_sync_together933_aunroll_x_in_c1_eni237_221_tpl_14_q;
    reg [0:0] redist169_sync_together933_aunroll_x_in_c1_eni237_223_tpl_14_q;
    reg [0:0] redist171_sync_together933_aunroll_x_in_c1_eni237_225_tpl_15_q;
    reg [0:0] redist173_sync_together933_aunroll_x_in_c1_eni237_227_tpl_15_q;
    reg [0:0] redist175_sync_together933_aunroll_x_in_c1_eni237_229_tpl_15_q;
    reg [0:0] redist177_sync_together933_aunroll_x_in_c1_eni237_231_tpl_15_q;
    reg [0:0] redist179_sync_together933_aunroll_x_in_c1_eni237_233_tpl_15_q;
    reg [0:0] redist181_sync_together933_aunroll_x_in_c1_eni237_235_tpl_15_q;
    reg [0:0] redist183_sync_together933_aunroll_x_in_c1_eni237_237_tpl_15_q;
    reg [0:0] redist184_sync_together933_aunroll_x_in_i_valid_15_q;
    reg [0:0] redist185_dupName_425_comparator_x_q_13_q;
    reg [0:0] redist186_dupName_424_comparator_x_q_13_q;
    reg [0:0] redist187_dupName_423_comparator_x_q_13_q;
    reg [0:0] redist188_dupName_422_comparator_x_q_13_q;
    reg [0:0] redist189_dupName_421_comparator_x_q_13_q;
    reg [0:0] redist190_dupName_420_comparator_x_q_11_q;
    reg [0:0] redist191_dupName_419_comparator_x_q_11_q;
    reg [0:0] redist192_dupName_418_comparator_x_q_11_q;
    reg [0:0] redist193_dupName_417_comparator_x_q_11_q;
    reg [0:0] redist194_dupName_416_comparator_x_q_9_q;
    reg [0:0] redist195_dupName_415_comparator_x_q_9_q;
    reg [0:0] redist196_dupName_414_comparator_x_q_9_q;
    reg [0:0] redist197_dupName_413_comparator_x_q_9_q;
    reg [0:0] redist198_dupName_412_comparator_x_q_9_q;
    reg [0:0] redist199_dupName_411_comparator_x_q_9_q;
    reg [0:0] redist200_dupName_410_comparator_x_q_8_q;
    reg [0:0] redist201_dupName_409_comparator_x_q_8_q;
    reg [0:0] redist202_dupName_408_comparator_x_q_8_q;
    reg [0:0] redist203_dupName_407_comparator_x_q_8_q;
    reg [0:0] redist204_dupName_406_comparator_x_q_8_q;
    reg [0:0] redist205_dupName_405_comparator_x_q_8_q;
    reg [0:0] redist206_dupName_404_comparator_x_q_8_q;
    reg [0:0] redist207_dupName_403_comparator_x_q_8_q;
    reg [0:0] redist208_dupName_402_comparator_x_q_6_q;
    reg [0:0] redist208_dupName_402_comparator_x_q_6_delay_0;
    reg [0:0] redist208_dupName_402_comparator_x_q_6_delay_1;
    reg [0:0] redist208_dupName_402_comparator_x_q_6_delay_2;
    reg [0:0] redist208_dupName_402_comparator_x_q_6_delay_3;
    reg [0:0] redist209_dupName_401_comparator_x_q_6_q;
    reg [0:0] redist209_dupName_401_comparator_x_q_6_delay_0;
    reg [0:0] redist209_dupName_401_comparator_x_q_6_delay_1;
    reg [0:0] redist209_dupName_401_comparator_x_q_6_delay_2;
    reg [0:0] redist209_dupName_401_comparator_x_q_6_delay_3;
    reg [0:0] redist210_dupName_400_comparator_x_q_6_q;
    reg [0:0] redist210_dupName_400_comparator_x_q_6_delay_0;
    reg [0:0] redist210_dupName_400_comparator_x_q_6_delay_1;
    reg [0:0] redist210_dupName_400_comparator_x_q_6_delay_2;
    reg [0:0] redist210_dupName_400_comparator_x_q_6_delay_3;
    reg [0:0] redist211_dupName_399_comparator_x_q_4_q;
    reg [0:0] redist211_dupName_399_comparator_x_q_4_delay_0;
    reg [0:0] redist211_dupName_399_comparator_x_q_4_delay_1;
    reg [0:0] redist212_dupName_398_comparator_x_q_4_q;
    reg [0:0] redist212_dupName_398_comparator_x_q_4_delay_0;
    reg [0:0] redist212_dupName_398_comparator_x_q_4_delay_1;
    reg [0:0] redist213_dupName_397_comparator_x_q_4_q;
    reg [0:0] redist213_dupName_397_comparator_x_q_4_delay_0;
    reg [0:0] redist213_dupName_397_comparator_x_q_4_delay_1;
    reg [0:0] redist214_dupName_396_comparator_x_q_2_q;
    reg [0:0] redist215_dupName_395_comparator_x_q_2_q;
    reg [0:0] redist216_dupName_394_comparator_x_q_2_q;
    reg [0:0] redist217_dupName_393_comparator_x_q_2_q;
    reg [0:0] redist218_dupName_357_comparator_x_q_1_q;
    reg [0:0] redist219_dupName_355_comparator_x_q_1_q;
    reg [0:0] redist220_dupName_354_comparator_x_q_1_q;
    reg [31:0] redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
    reg [31:0] redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q;
    reg [2:0] redist223_i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_select_2_b_2_q;
    reg [2:0] redist223_i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_select_2_b_2_delay_0;
    reg [31:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_outputreg0_q;
    wire redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_reset0;
    wire [31:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_ia;
    wire [3:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_aa;
    wire [3:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_ab;
    wire [31:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_iq;
    wire [31:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_q;
    wire [3:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_q;
    (* preserve *) reg [3:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_i;
    (* preserve *) reg redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_eq;
    reg [3:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_wraddr_q;
    wire [4:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_last_q;
    wire [4:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_cmp_b;
    wire [0:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_cmp_q;
    (* dont_merge *) reg [0:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_cmpReg_q;
    wire [0:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_notEnable_q;
    wire [0:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_nor_q;
    (* dont_merge *) reg [0:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_sticky_ena_q;
    wire [0:0] redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_enaAnd_q;
    wire redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_reset0;
    wire [31:0] redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_ia;
    wire [0:0] redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_aa;
    wire [0:0] redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_ab;
    wire [31:0] redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_iq;
    wire [31:0] redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_q;
    wire [0:0] redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_rdcnt_q;
    (* preserve *) reg [0:0] redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_rdcnt_i;
    reg [0:0] redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_cmpReg_q;
    wire [0:0] redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_notEnable_q;
    wire [0:0] redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_nor_q;
    (* dont_merge *) reg [0:0] redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_sticky_ena_q;
    wire [0:0] redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_enaAnd_q;
    wire redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_reset0;
    wire [31:0] redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_ia;
    wire [0:0] redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_aa;
    wire [0:0] redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_ab;
    wire [31:0] redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_iq;
    wire [31:0] redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_q;
    wire [0:0] redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_rdcnt_q;
    (* preserve *) reg [0:0] redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_rdcnt_i;
    reg [0:0] redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_cmpReg_q;
    wire [0:0] redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_notEnable_q;
    wire [0:0] redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_nor_q;
    (* dont_merge *) reg [0:0] redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_sticky_ena_q;
    wire [0:0] redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_enaAnd_q;
    wire redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_reset0;
    wire [31:0] redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_ia;
    wire [0:0] redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_aa;
    wire [0:0] redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_ab;
    wire [31:0] redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_iq;
    wire [31:0] redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_q;
    wire [0:0] redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_rdcnt_q;
    (* preserve *) reg [0:0] redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_rdcnt_i;
    reg [0:0] redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_cmpReg_q;
    wire [0:0] redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_notEnable_q;
    wire [0:0] redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_sticky_ena_q;
    wire [0:0] redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_enaAnd_q;
    wire redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_reset0;
    wire [31:0] redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_ia;
    wire [0:0] redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_aa;
    wire [0:0] redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_ab;
    wire [31:0] redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_iq;
    wire [31:0] redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_q;
    wire [0:0] redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_rdcnt_q;
    (* preserve *) reg [0:0] redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_rdcnt_i;
    reg [0:0] redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_cmpReg_q;
    wire [0:0] redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_notEnable_q;
    wire [0:0] redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_nor_q;
    (* dont_merge *) reg [0:0] redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_sticky_ena_q;
    wire [0:0] redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_enaAnd_q;
    wire redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_reset0;
    wire [31:0] redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_ia;
    wire [0:0] redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_aa;
    wire [0:0] redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_ab;
    wire [31:0] redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_iq;
    wire [31:0] redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_q;
    wire [0:0] redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_rdcnt_q;
    (* preserve *) reg [0:0] redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_rdcnt_i;
    reg [0:0] redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_cmpReg_q;
    wire [0:0] redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_notEnable_q;
    wire [0:0] redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_nor_q;
    (* dont_merge *) reg [0:0] redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_sticky_ena_q;
    wire [0:0] redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_enaAnd_q;
    wire redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_reset0;
    wire [31:0] redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_ia;
    wire [0:0] redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_aa;
    wire [0:0] redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_ab;
    wire [31:0] redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_iq;
    wire [31:0] redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_q;
    wire [0:0] redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_rdcnt_q;
    (* preserve *) reg [0:0] redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_rdcnt_i;
    reg [0:0] redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_cmpReg_q;
    wire [0:0] redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_notEnable_q;
    wire [0:0] redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_nor_q;
    (* dont_merge *) reg [0:0] redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_sticky_ena_q;
    wire [0:0] redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_enaAnd_q;
    wire redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_reset0;
    wire [31:0] redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_ia;
    wire [0:0] redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_aa;
    wire [0:0] redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_ab;
    wire [31:0] redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_iq;
    wire [31:0] redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_q;
    wire [0:0] redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_rdcnt_q;
    (* preserve *) reg [0:0] redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_rdcnt_i;
    reg [0:0] redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_cmpReg_q;
    wire [0:0] redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_notEnable_q;
    wire [0:0] redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_nor_q;
    (* dont_merge *) reg [0:0] redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_sticky_ena_q;
    wire [0:0] redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_enaAnd_q;
    reg [31:0] redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_outputreg0_q;
    wire redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_reset0;
    wire [31:0] redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_ia;
    wire [0:0] redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_aa;
    wire [0:0] redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_ab;
    wire [31:0] redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_iq;
    wire [31:0] redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_q;
    wire [0:0] redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_rdcnt_i;
    reg [0:0] redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_cmpReg_q;
    wire [0:0] redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_notEnable_q;
    wire [0:0] redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_sticky_ena_q;
    wire [0:0] redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_enaAnd_q;
    reg [31:0] redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_outputreg0_q;
    wire redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_reset0;
    wire [31:0] redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_ia;
    wire [0:0] redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_aa;
    wire [0:0] redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_ab;
    wire [31:0] redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_iq;
    wire [31:0] redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_q;
    wire [0:0] redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_rdcnt_i;
    reg [0:0] redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_cmpReg_q;
    wire [0:0] redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_notEnable_q;
    wire [0:0] redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_sticky_ena_q;
    wire [0:0] redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_enaAnd_q;
    reg [31:0] redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_outputreg0_q;
    wire redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_reset0;
    wire [31:0] redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_ia;
    wire [0:0] redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_aa;
    wire [0:0] redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_ab;
    wire [31:0] redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_iq;
    wire [31:0] redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_q;
    wire [0:0] redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_rdcnt_i;
    reg [0:0] redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_cmpReg_q;
    wire [0:0] redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_notEnable_q;
    wire [0:0] redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_sticky_ena_q;
    wire [0:0] redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_enaAnd_q;
    reg [31:0] redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_outputreg0_q;
    wire redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_reset0;
    wire [31:0] redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_ia;
    wire [0:0] redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_aa;
    wire [0:0] redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_ab;
    wire [31:0] redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_iq;
    wire [31:0] redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_q;
    wire [0:0] redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_rdcnt_i;
    reg [0:0] redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_cmpReg_q;
    wire [0:0] redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_notEnable_q;
    wire [0:0] redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_sticky_ena_q;
    wire [0:0] redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_enaAnd_q;
    wire redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_reset0;
    wire [31:0] redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_ia;
    wire [1:0] redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_aa;
    wire [1:0] redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_ab;
    wire [31:0] redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_iq;
    wire [31:0] redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_q;
    wire [1:0] redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_q;
    (* preserve *) reg [1:0] redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_i;
    (* preserve *) reg redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_eq;
    reg [1:0] redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_wraddr_q;
    wire [1:0] redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_last_q;
    wire [0:0] redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_cmp_q;
    (* dont_merge *) reg [0:0] redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_cmpReg_q;
    wire [0:0] redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_notEnable_q;
    wire [0:0] redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_sticky_ena_q;
    wire [0:0] redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_enaAnd_q;
    wire redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_reset0;
    wire [31:0] redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_ia;
    wire [1:0] redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_aa;
    wire [1:0] redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_ab;
    wire [31:0] redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_iq;
    wire [31:0] redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_q;
    wire [1:0] redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_q;
    (* preserve *) reg [1:0] redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_i;
    (* preserve *) reg redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_eq;
    reg [1:0] redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_wraddr_q;
    wire [1:0] redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_last_q;
    wire [0:0] redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_cmp_q;
    (* dont_merge *) reg [0:0] redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_cmpReg_q;
    wire [0:0] redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_notEnable_q;
    wire [0:0] redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_sticky_ena_q;
    wire [0:0] redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_enaAnd_q;
    wire redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_reset0;
    wire [31:0] redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_ia;
    wire [1:0] redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_aa;
    wire [1:0] redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_ab;
    wire [31:0] redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_iq;
    wire [31:0] redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_q;
    wire [1:0] redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_q;
    (* preserve *) reg [1:0] redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_i;
    (* preserve *) reg redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_eq;
    reg [1:0] redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_wraddr_q;
    wire [1:0] redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_last_q;
    wire [0:0] redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_cmp_q;
    (* dont_merge *) reg [0:0] redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_cmpReg_q;
    wire [0:0] redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_notEnable_q;
    wire [0:0] redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_sticky_ena_q;
    wire [0:0] redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_enaAnd_q;
    reg [31:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_outputreg0_q;
    wire redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_reset0;
    wire [31:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_ia;
    wire [1:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_aa;
    wire [1:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_ab;
    wire [31:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_iq;
    wire [31:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_q;
    wire [1:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_i;
    (* preserve *) reg redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_eq;
    reg [1:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_wraddr_q;
    wire [1:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_last_q;
    wire [0:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_cmpReg_q;
    wire [0:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_notEnable_q;
    wire [0:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_sticky_ena_q;
    wire [0:0] redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_enaAnd_q;
    reg [31:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_outputreg0_q;
    wire redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_reset0;
    wire [31:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_ia;
    wire [1:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_aa;
    wire [1:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_ab;
    wire [31:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_iq;
    wire [31:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_q;
    wire [1:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_i;
    (* preserve *) reg redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_eq;
    reg [1:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_wraddr_q;
    wire [1:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_last_q;
    wire [0:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_cmpReg_q;
    wire [0:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_notEnable_q;
    wire [0:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_sticky_ena_q;
    wire [0:0] redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_enaAnd_q;
    reg [31:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_outputreg0_q;
    wire redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_reset0;
    wire [31:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_ia;
    wire [1:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_aa;
    wire [1:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_ab;
    wire [31:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_iq;
    wire [31:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_q;
    wire [1:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_i;
    (* preserve *) reg redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_eq;
    reg [1:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_wraddr_q;
    wire [1:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_last_q;
    wire [0:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_cmpReg_q;
    wire [0:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_notEnable_q;
    wire [0:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_sticky_ena_q;
    wire [0:0] redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_enaAnd_q;
    reg [31:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_outputreg0_q;
    wire redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_reset0;
    wire [31:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_ia;
    wire [1:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_aa;
    wire [1:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_ab;
    wire [31:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_iq;
    wire [31:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_q;
    wire [1:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_i;
    (* preserve *) reg redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_eq;
    reg [1:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_wraddr_q;
    wire [1:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_last_q;
    wire [0:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_cmpReg_q;
    wire [0:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_notEnable_q;
    wire [0:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_sticky_ena_q;
    wire [0:0] redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_enaAnd_q;
    wire redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_reset0;
    wire [31:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_ia;
    wire [1:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_aa;
    wire [1:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_ab;
    wire [31:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_iq;
    wire [31:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_q;
    wire [1:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_rdcnt_i;
    reg [1:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_wraddr_q;
    wire [2:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_last_q;
    wire [2:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_cmp_b;
    wire [0:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_cmpReg_q;
    wire [0:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_notEnable_q;
    wire [0:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_sticky_ena_q;
    wire [0:0] redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_enaAnd_q;
    wire redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_reset0;
    wire [31:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_ia;
    wire [1:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_aa;
    wire [1:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_ab;
    wire [31:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_iq;
    wire [31:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_q;
    wire [1:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_rdcnt_i;
    reg [1:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_wraddr_q;
    wire [2:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_last_q;
    wire [2:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_cmp_b;
    wire [0:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_cmpReg_q;
    wire [0:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_notEnable_q;
    wire [0:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_sticky_ena_q;
    wire [0:0] redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_enaAnd_q;
    wire redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_reset0;
    wire [31:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_ia;
    wire [1:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_aa;
    wire [1:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_ab;
    wire [31:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_iq;
    wire [31:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_q;
    wire [1:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_rdcnt_i;
    reg [1:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_wraddr_q;
    wire [2:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_last_q;
    wire [2:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_cmp_b;
    wire [0:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_cmpReg_q;
    wire [0:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_notEnable_q;
    wire [0:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_sticky_ena_q;
    wire [0:0] redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_enaAnd_q;
    reg [31:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_outputreg0_q;
    wire redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_reset0;
    wire [31:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_ia;
    wire [1:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_aa;
    wire [1:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_ab;
    wire [31:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_iq;
    wire [31:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_q;
    wire [1:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_rdcnt_q;
    (* preserve *) reg [1:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_rdcnt_i;
    reg [1:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_wraddr_q;
    wire [2:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_last_q;
    wire [2:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_cmp_b;
    wire [0:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_cmpReg_q;
    wire [0:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_notEnable_q;
    wire [0:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_sticky_ena_q;
    wire [0:0] redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_enaAnd_q;
    reg [31:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_outputreg0_q;
    wire redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_reset0;
    wire [31:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_ia;
    wire [1:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_aa;
    wire [1:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_ab;
    wire [31:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_iq;
    wire [31:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_q;
    wire [1:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_rdcnt_q;
    (* preserve *) reg [1:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_rdcnt_i;
    reg [1:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_wraddr_q;
    wire [2:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_last_q;
    wire [2:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_cmp_b;
    wire [0:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_cmpReg_q;
    wire [0:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_notEnable_q;
    wire [0:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_sticky_ena_q;
    wire [0:0] redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_enaAnd_q;
    reg [31:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_outputreg0_q;
    wire redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_reset0;
    wire [31:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_ia;
    wire [1:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_aa;
    wire [1:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_ab;
    wire [31:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_iq;
    wire [31:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_q;
    wire [1:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_rdcnt_q;
    (* preserve *) reg [1:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_rdcnt_i;
    reg [1:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_wraddr_q;
    wire [2:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_last_q;
    wire [2:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_cmp_b;
    wire [0:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_cmpReg_q;
    wire [0:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_notEnable_q;
    wire [0:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_sticky_ena_q;
    wire [0:0] redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_enaAnd_q;
    reg [31:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_outputreg0_q;
    wire redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_reset0;
    wire [31:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_ia;
    wire [1:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_aa;
    wire [1:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_ab;
    wire [31:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_iq;
    wire [31:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_q;
    wire [1:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_rdcnt_q;
    (* preserve *) reg [1:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_rdcnt_i;
    reg [1:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_wraddr_q;
    wire [2:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_last_q;
    wire [2:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_cmp_b;
    wire [0:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_cmpReg_q;
    wire [0:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_notEnable_q;
    wire [0:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_sticky_ena_q;
    wire [0:0] redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_enaAnd_q;
    wire redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_reset0;
    wire [31:0] redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_ia;
    wire [2:0] redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_aa;
    wire [2:0] redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_ab;
    wire [31:0] redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_iq;
    wire [31:0] redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_q;
    wire [2:0] redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_i;
    (* preserve *) reg redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_eq;
    reg [2:0] redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_wraddr_q;
    wire [2:0] redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_last_q;
    wire [0:0] redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_cmpReg_q;
    wire [0:0] redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_notEnable_q;
    wire [0:0] redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_sticky_ena_q;
    wire [0:0] redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_enaAnd_q;
    wire redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_reset0;
    wire [31:0] redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_ia;
    wire [2:0] redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_aa;
    wire [2:0] redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_ab;
    wire [31:0] redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_iq;
    wire [31:0] redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_q;
    wire [2:0] redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_i;
    (* preserve *) reg redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_eq;
    reg [2:0] redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_wraddr_q;
    wire [2:0] redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_last_q;
    wire [0:0] redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_cmpReg_q;
    wire [0:0] redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_notEnable_q;
    wire [0:0] redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_sticky_ena_q;
    wire [0:0] redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_enaAnd_q;
    wire redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_reset0;
    wire [31:0] redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_ia;
    wire [2:0] redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_aa;
    wire [2:0] redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_ab;
    wire [31:0] redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_iq;
    wire [31:0] redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_q;
    wire [2:0] redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_i;
    (* preserve *) reg redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_eq;
    reg [2:0] redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_wraddr_q;
    wire [2:0] redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_last_q;
    wire [0:0] redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_cmpReg_q;
    wire [0:0] redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_notEnable_q;
    wire [0:0] redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_sticky_ena_q;
    wire [0:0] redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_enaAnd_q;
    reg [31:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_outputreg0_q;
    wire redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_reset0;
    wire [31:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_ia;
    wire [2:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_aa;
    wire [2:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_ab;
    wire [31:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_iq;
    wire [31:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_q;
    wire [2:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_i;
    (* preserve *) reg redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_eq;
    reg [2:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_wraddr_q;
    wire [2:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_last_q;
    wire [0:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_cmpReg_q;
    wire [0:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_notEnable_q;
    wire [0:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_sticky_ena_q;
    wire [0:0] redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_enaAnd_q;
    reg [31:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_outputreg0_q;
    wire redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_reset0;
    wire [31:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_ia;
    wire [2:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_aa;
    wire [2:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_ab;
    wire [31:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_iq;
    wire [31:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_q;
    wire [2:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_i;
    (* preserve *) reg redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_eq;
    reg [2:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_wraddr_q;
    wire [2:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_last_q;
    wire [0:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_cmpReg_q;
    wire [0:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_notEnable_q;
    wire [0:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_sticky_ena_q;
    wire [0:0] redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_enaAnd_q;
    reg [31:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_outputreg0_q;
    wire redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_reset0;
    wire [31:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_ia;
    wire [2:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_aa;
    wire [2:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_ab;
    wire [31:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_iq;
    wire [31:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_q;
    wire [2:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_i;
    (* preserve *) reg redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_eq;
    reg [2:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_wraddr_q;
    wire [2:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_last_q;
    wire [0:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_cmpReg_q;
    wire [0:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_notEnable_q;
    wire [0:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_sticky_ena_q;
    wire [0:0] redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_enaAnd_q;
    reg [31:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_outputreg0_q;
    wire redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_reset0;
    wire [31:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_ia;
    wire [2:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_aa;
    wire [2:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_ab;
    wire [31:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_iq;
    wire [31:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_q;
    wire [2:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_i;
    (* preserve *) reg redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_eq;
    reg [2:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_wraddr_q;
    wire [2:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_last_q;
    wire [0:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_cmpReg_q;
    wire [0:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_notEnable_q;
    wire [0:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_sticky_ena_q;
    wire [0:0] redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_enaAnd_q;
    wire redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_reset0;
    wire [31:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_ia;
    wire [2:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_aa;
    wire [2:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_ab;
    wire [31:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_iq;
    wire [31:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_q;
    wire [2:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_i;
    (* preserve *) reg redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_eq;
    reg [2:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_wraddr_q;
    wire [3:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_last_q;
    wire [3:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_cmp_b;
    wire [0:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_cmpReg_q;
    wire [0:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_notEnable_q;
    wire [0:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_sticky_ena_q;
    wire [0:0] redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_enaAnd_q;
    wire redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_reset0;
    wire [31:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_ia;
    wire [2:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_aa;
    wire [2:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_ab;
    wire [31:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_iq;
    wire [31:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_q;
    wire [2:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_i;
    (* preserve *) reg redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_eq;
    reg [2:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_wraddr_q;
    wire [3:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_last_q;
    wire [3:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_cmp_b;
    wire [0:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_cmpReg_q;
    wire [0:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_notEnable_q;
    wire [0:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_sticky_ena_q;
    wire [0:0] redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_enaAnd_q;
    wire redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_reset0;
    wire [31:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_ia;
    wire [2:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_aa;
    wire [2:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_ab;
    wire [31:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_iq;
    wire [31:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_q;
    wire [2:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_i;
    (* preserve *) reg redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_eq;
    reg [2:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_wraddr_q;
    wire [3:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_last_q;
    wire [3:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_cmp_b;
    wire [0:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_cmpReg_q;
    wire [0:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_notEnable_q;
    wire [0:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_sticky_ena_q;
    wire [0:0] redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_enaAnd_q;
    reg [31:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_outputreg0_q;
    wire redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_reset0;
    wire [31:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_ia;
    wire [2:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_aa;
    wire [2:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_ab;
    wire [31:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_iq;
    wire [31:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_q;
    wire [2:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_i;
    (* preserve *) reg redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_eq;
    reg [2:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_wraddr_q;
    wire [3:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_last_q;
    wire [3:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_cmp_b;
    wire [0:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_cmpReg_q;
    wire [0:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_notEnable_q;
    wire [0:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_sticky_ena_q;
    wire [0:0] redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_enaAnd_q;
    reg [31:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_outputreg0_q;
    wire redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_reset0;
    wire [31:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_ia;
    wire [2:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_aa;
    wire [2:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_ab;
    wire [31:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_iq;
    wire [31:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_q;
    wire [2:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_i;
    (* preserve *) reg redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_eq;
    reg [2:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_wraddr_q;
    wire [3:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_last_q;
    wire [3:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_cmp_b;
    wire [0:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_cmpReg_q;
    wire [0:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_notEnable_q;
    wire [0:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_sticky_ena_q;
    wire [0:0] redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_enaAnd_q;
    reg [31:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_outputreg0_q;
    wire redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_reset0;
    wire [31:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_ia;
    wire [2:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_aa;
    wire [2:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_ab;
    wire [31:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_iq;
    wire [31:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_q;
    wire [2:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_i;
    (* preserve *) reg redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_eq;
    reg [2:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_wraddr_q;
    wire [3:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_last_q;
    wire [3:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_cmp_b;
    wire [0:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_cmpReg_q;
    wire [0:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_notEnable_q;
    wire [0:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_sticky_ena_q;
    wire [0:0] redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_enaAnd_q;
    wire redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_reset0;
    wire [31:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_ia;
    wire [2:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_aa;
    wire [2:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_ab;
    wire [31:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_iq;
    wire [31:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_q;
    wire [2:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_i;
    (* preserve *) reg redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_eq;
    reg [2:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_wraddr_q;
    wire [3:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_last_q;
    wire [3:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_cmp_b;
    wire [0:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_cmpReg_q;
    wire [0:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_notEnable_q;
    wire [0:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_sticky_ena_q;
    wire [0:0] redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_enaAnd_q;
    wire redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_reset0;
    wire [31:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_ia;
    wire [2:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_aa;
    wire [2:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_ab;
    wire [31:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_iq;
    wire [31:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_q;
    wire [2:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_i;
    (* preserve *) reg redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_eq;
    reg [2:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_wraddr_q;
    wire [3:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_last_q;
    wire [3:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_cmp_b;
    wire [0:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_cmpReg_q;
    wire [0:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_notEnable_q;
    wire [0:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_sticky_ena_q;
    wire [0:0] redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_enaAnd_q;
    wire redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_reset0;
    wire [31:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_ia;
    wire [2:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_aa;
    wire [2:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_ab;
    wire [31:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_iq;
    wire [31:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_q;
    wire [2:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_i;
    (* preserve *) reg redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_eq;
    reg [2:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_wraddr_q;
    wire [3:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_last_q;
    wire [3:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_cmp_b;
    wire [0:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_cmpReg_q;
    wire [0:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_notEnable_q;
    wire [0:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_sticky_ena_q;
    wire [0:0] redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_enaAnd_q;
    wire redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_reset0;
    wire [31:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_ia;
    wire [2:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_aa;
    wire [2:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_ab;
    wire [31:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_iq;
    wire [31:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_q;
    wire [2:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_i;
    (* preserve *) reg redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_eq;
    reg [2:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_wraddr_q;
    wire [3:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_last_q;
    wire [3:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_cmp_b;
    wire [0:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_cmpReg_q;
    wire [0:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_notEnable_q;
    wire [0:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_sticky_ena_q;
    wire [0:0] redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_enaAnd_q;
    reg [31:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_outputreg0_q;
    wire redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_reset0;
    wire [31:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_ia;
    wire [2:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_aa;
    wire [2:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_ab;
    wire [31:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_iq;
    wire [31:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_q;
    wire [2:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_i;
    (* preserve *) reg redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_eq;
    reg [2:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_wraddr_q;
    wire [3:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_last_q;
    wire [3:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_cmp_b;
    wire [0:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_cmpReg_q;
    wire [0:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_notEnable_q;
    wire [0:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_sticky_ena_q;
    wire [0:0] redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_enaAnd_q;
    reg [31:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_outputreg0_q;
    wire redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_reset0;
    wire [31:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_ia;
    wire [2:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_aa;
    wire [2:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_ab;
    wire [31:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_iq;
    wire [31:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_q;
    wire [2:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_i;
    (* preserve *) reg redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_eq;
    reg [2:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_wraddr_q;
    wire [3:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_last_q;
    wire [3:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_cmp_b;
    wire [0:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_cmpReg_q;
    wire [0:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_notEnable_q;
    wire [0:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_sticky_ena_q;
    wire [0:0] redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_enaAnd_q;
    reg [31:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_outputreg0_q;
    wire redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_reset0;
    wire [31:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_ia;
    wire [2:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_aa;
    wire [2:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_ab;
    wire [31:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_iq;
    wire [31:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_q;
    wire [2:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_i;
    (* preserve *) reg redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_eq;
    reg [2:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_wraddr_q;
    wire [3:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_last_q;
    wire [3:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_cmp_b;
    wire [0:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_cmpReg_q;
    wire [0:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_notEnable_q;
    wire [0:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_sticky_ena_q;
    wire [0:0] redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_enaAnd_q;
    reg [31:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_outputreg0_q;
    wire redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_reset0;
    wire [31:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_ia;
    wire [2:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_aa;
    wire [2:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_ab;
    wire [31:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_iq;
    wire [31:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_q;
    wire [2:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_i;
    (* preserve *) reg redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_eq;
    reg [2:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_wraddr_q;
    wire [3:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_last_q;
    wire [3:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_cmp_b;
    wire [0:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_cmpReg_q;
    wire [0:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_notEnable_q;
    wire [0:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_sticky_ena_q;
    wire [0:0] redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_enaAnd_q;
    reg [31:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_outputreg0_q;
    wire redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_reset0;
    wire [31:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_ia;
    wire [2:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_aa;
    wire [2:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_ab;
    wire [31:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_iq;
    wire [31:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_q;
    wire [2:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_i;
    (* preserve *) reg redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_eq;
    reg [2:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_wraddr_q;
    wire [3:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_last_q;
    wire [3:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_cmp_b;
    wire [0:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_cmpReg_q;
    wire [0:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_notEnable_q;
    wire [0:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_sticky_ena_q;
    wire [0:0] redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_enaAnd_q;
    reg [31:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_outputreg0_q;
    wire redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_reset0;
    wire [31:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_ia;
    wire [2:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_aa;
    wire [2:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_ab;
    wire [31:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_iq;
    wire [31:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_q;
    wire [2:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_i;
    (* preserve *) reg redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_eq;
    reg [2:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_wraddr_q;
    wire [3:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_last_q;
    wire [3:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_cmp_b;
    wire [0:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_cmpReg_q;
    wire [0:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_notEnable_q;
    wire [0:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_sticky_ena_q;
    wire [0:0] redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_enaAnd_q;
    reg [31:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_outputreg0_q;
    wire redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_reset0;
    wire [31:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_ia;
    wire [2:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_aa;
    wire [2:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_ab;
    wire [31:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_iq;
    wire [31:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_q;
    wire [2:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_i;
    (* preserve *) reg redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_eq;
    reg [2:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_wraddr_q;
    wire [3:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_last_q;
    wire [3:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_cmp_b;
    wire [0:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_cmpReg_q;
    wire [0:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_notEnable_q;
    wire [0:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_sticky_ena_q;
    wire [0:0] redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_enaAnd_q;
    reg [31:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_outputreg0_q;
    wire redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_reset0;
    wire [31:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_ia;
    wire [2:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_aa;
    wire [2:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_ab;
    wire [31:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_iq;
    wire [31:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_q;
    wire [2:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_i;
    (* preserve *) reg redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_eq;
    reg [2:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_wraddr_q;
    wire [3:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_last_q;
    wire [3:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_cmp_b;
    wire [0:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_cmpReg_q;
    wire [0:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_notEnable_q;
    wire [0:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_sticky_ena_q;
    wire [0:0] redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_enaAnd_q;
    reg [31:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_outputreg0_q;
    wire redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_reset0;
    wire [31:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_ia;
    wire [2:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_aa;
    wire [2:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_ab;
    wire [31:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_iq;
    wire [31:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_q;
    wire [2:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_i;
    (* preserve *) reg redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_eq;
    reg [2:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_wraddr_q;
    wire [3:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_last_q;
    wire [3:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_cmp_b;
    wire [0:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_cmpReg_q;
    wire [0:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_notEnable_q;
    wire [0:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_sticky_ena_q;
    wire [0:0] redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_enaAnd_q;
    reg [31:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_outputreg0_q;
    wire redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_reset0;
    wire [31:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_ia;
    wire [2:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_aa;
    wire [2:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_ab;
    wire [31:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_iq;
    wire [31:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_q;
    wire [2:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_i;
    (* preserve *) reg redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_eq;
    reg [2:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_wraddr_q;
    wire [3:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_last_q;
    wire [3:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_cmp_b;
    wire [0:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_cmpReg_q;
    wire [0:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_notEnable_q;
    wire [0:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_sticky_ena_q;
    wire [0:0] redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_enaAnd_q;
    wire redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_reset0;
    wire [31:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_ia;
    wire [2:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_aa;
    wire [2:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_ab;
    wire [31:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_iq;
    wire [31:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_q;
    wire [2:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_rdcnt_i;
    reg [2:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_wraddr_q;
    wire [3:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_last_q;
    wire [3:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_cmp_b;
    wire [0:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_cmpReg_q;
    wire [0:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_notEnable_q;
    wire [0:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_sticky_ena_q;
    wire [0:0] redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_enaAnd_q;
    wire redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_reset0;
    wire [31:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_ia;
    wire [2:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_aa;
    wire [2:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_ab;
    wire [31:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_iq;
    wire [31:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_q;
    wire [2:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_rdcnt_i;
    reg [2:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_wraddr_q;
    wire [3:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_last_q;
    wire [3:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_cmp_b;
    wire [0:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_cmpReg_q;
    wire [0:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_notEnable_q;
    wire [0:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_sticky_ena_q;
    wire [0:0] redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_enaAnd_q;
    reg [31:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_outputreg0_q;
    wire redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_reset0;
    wire [31:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_ia;
    wire [2:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_aa;
    wire [2:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_ab;
    wire [31:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_iq;
    wire [31:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_q;
    wire [2:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_rdcnt_q;
    (* preserve *) reg [2:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_rdcnt_i;
    reg [2:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_wraddr_q;
    wire [3:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_last_q;
    wire [3:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_cmp_b;
    wire [0:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_cmpReg_q;
    wire [0:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_notEnable_q;
    wire [0:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_sticky_ena_q;
    wire [0:0] redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_enaAnd_q;
    reg [31:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_outputreg0_q;
    wire redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_reset0;
    wire [31:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_ia;
    wire [2:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_aa;
    wire [2:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_ab;
    wire [31:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_iq;
    wire [31:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_q;
    wire [2:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_rdcnt_q;
    (* preserve *) reg [2:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_rdcnt_i;
    reg [2:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_wraddr_q;
    wire [3:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_last_q;
    wire [3:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_cmp_b;
    wire [0:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_cmpReg_q;
    wire [0:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_notEnable_q;
    wire [0:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_sticky_ena_q;
    wire [0:0] redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_enaAnd_q;
    reg [31:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_outputreg0_q;
    wire redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_reset0;
    wire [31:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_ia;
    wire [2:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_aa;
    wire [2:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_ab;
    wire [31:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_iq;
    wire [31:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_q;
    wire [2:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_rdcnt_q;
    (* preserve *) reg [2:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_rdcnt_i;
    reg [2:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_wraddr_q;
    wire [3:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_last_q;
    wire [3:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_cmp_b;
    wire [0:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_cmpReg_q;
    wire [0:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_notEnable_q;
    wire [0:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_sticky_ena_q;
    wire [0:0] redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_enaAnd_q;
    reg [31:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_outputreg0_q;
    wire redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_reset0;
    wire [31:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_ia;
    wire [2:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_aa;
    wire [2:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_ab;
    wire [31:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_iq;
    wire [31:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_q;
    wire [2:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_rdcnt_q;
    (* preserve *) reg [2:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_rdcnt_i;
    reg [2:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_wraddr_q;
    wire [3:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_last_q;
    wire [3:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_cmp_b;
    wire [0:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_cmpReg_q;
    wire [0:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_notEnable_q;
    wire [0:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_sticky_ena_q;
    wire [0:0] redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_enaAnd_q;
    reg [31:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_outputreg0_q;
    wire redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_reset0;
    wire [31:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_ia;
    wire [2:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_aa;
    wire [2:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_ab;
    wire [31:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_iq;
    wire [31:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_q;
    wire [2:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_rdcnt_q;
    (* preserve *) reg [2:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_rdcnt_i;
    reg [2:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_wraddr_q;
    wire [3:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_last_q;
    wire [3:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_cmp_b;
    wire [0:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_cmpReg_q;
    wire [0:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_notEnable_q;
    wire [0:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_sticky_ena_q;
    wire [0:0] redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_enaAnd_q;
    reg [31:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_outputreg0_q;
    wire redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_reset0;
    wire [31:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_ia;
    wire [2:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_aa;
    wire [2:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_ab;
    wire [31:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_iq;
    wire [31:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_q;
    wire [2:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_rdcnt_q;
    (* preserve *) reg [2:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_rdcnt_i;
    reg [2:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_wraddr_q;
    wire [3:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_last_q;
    wire [3:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_cmp_b;
    wire [0:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_cmpReg_q;
    wire [0:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_notEnable_q;
    wire [0:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_sticky_ena_q;
    wire [0:0] redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_enaAnd_q;
    reg [31:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_outputreg0_q;
    wire redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_reset0;
    wire [31:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_ia;
    wire [2:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_aa;
    wire [2:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_ab;
    wire [31:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_iq;
    wire [31:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_q;
    wire [2:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_rdcnt_q;
    (* preserve *) reg [2:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_rdcnt_i;
    reg [2:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_wraddr_q;
    wire [3:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_last_q;
    wire [3:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_cmp_b;
    wire [0:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_cmpReg_q;
    wire [0:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_notEnable_q;
    wire [0:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_sticky_ena_q;
    wire [0:0] redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_enaAnd_q;
    reg [31:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_outputreg0_q;
    wire redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_reset0;
    wire [31:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_ia;
    wire [2:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_aa;
    wire [2:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_ab;
    wire [31:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_iq;
    wire [31:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_q;
    wire [2:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_rdcnt_q;
    (* preserve *) reg [2:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_rdcnt_i;
    reg [2:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_wraddr_q;
    wire [3:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_last_q;
    wire [3:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_cmp_b;
    wire [0:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_cmpReg_q;
    wire [0:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_notEnable_q;
    wire [0:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_sticky_ena_q;
    wire [0:0] redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_enaAnd_q;
    wire redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_reset0;
    wire [31:0] redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_ia;
    wire [3:0] redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_aa;
    wire [3:0] redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_ab;
    wire [31:0] redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_iq;
    wire [31:0] redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_q;
    wire [3:0] redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_i;
    (* preserve *) reg redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_eq;
    reg [3:0] redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_wraddr_q;
    wire [3:0] redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_last_q;
    wire [0:0] redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_cmpReg_q;
    wire [0:0] redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_notEnable_q;
    wire [0:0] redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_sticky_ena_q;
    wire [0:0] redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_enaAnd_q;
    wire redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_reset0;
    wire [31:0] redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_ia;
    wire [3:0] redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_aa;
    wire [3:0] redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_ab;
    wire [31:0] redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_iq;
    wire [31:0] redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_q;
    wire [3:0] redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_i;
    (* preserve *) reg redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_eq;
    reg [3:0] redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_wraddr_q;
    wire [3:0] redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_last_q;
    wire [0:0] redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_cmpReg_q;
    wire [0:0] redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_notEnable_q;
    wire [0:0] redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_sticky_ena_q;
    wire [0:0] redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_enaAnd_q;
    reg [31:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_outputreg0_q;
    wire redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_reset0;
    wire [31:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_ia;
    wire [3:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_aa;
    wire [3:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_ab;
    wire [31:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_iq;
    wire [31:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_q;
    wire [3:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_i;
    (* preserve *) reg redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_eq;
    reg [3:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_wraddr_q;
    wire [3:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_last_q;
    wire [0:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_cmpReg_q;
    wire [0:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_notEnable_q;
    wire [0:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_sticky_ena_q;
    wire [0:0] redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_enaAnd_q;
    reg [31:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_outputreg0_q;
    wire redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_reset0;
    wire [31:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_ia;
    wire [3:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_aa;
    wire [3:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_ab;
    wire [31:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_iq;
    wire [31:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_q;
    wire [3:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_i;
    (* preserve *) reg redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_eq;
    reg [3:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_wraddr_q;
    wire [3:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_last_q;
    wire [0:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_cmpReg_q;
    wire [0:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_notEnable_q;
    wire [0:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_sticky_ena_q;
    wire [0:0] redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_enaAnd_q;
    reg [31:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_outputreg0_q;
    wire redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_reset0;
    wire [31:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_ia;
    wire [3:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_aa;
    wire [3:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_ab;
    wire [31:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_iq;
    wire [31:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_q;
    wire [3:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_i;
    (* preserve *) reg redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_eq;
    reg [3:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_wraddr_q;
    wire [3:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_last_q;
    wire [0:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_cmpReg_q;
    wire [0:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_notEnable_q;
    wire [0:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_sticky_ena_q;
    wire [0:0] redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_enaAnd_q;
    wire redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_reset0;
    wire [31:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_ia;
    wire [3:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_aa;
    wire [3:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_ab;
    wire [31:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_iq;
    wire [31:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_q;
    wire [3:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_i;
    (* preserve *) reg redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_eq;
    reg [3:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_wraddr_q;
    wire [4:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_last_q;
    wire [4:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_cmp_b;
    wire [0:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_cmpReg_q;
    wire [0:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_notEnable_q;
    wire [0:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_sticky_ena_q;
    wire [0:0] redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_enaAnd_q;
    wire redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_reset0;
    wire [31:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_ia;
    wire [3:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_aa;
    wire [3:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_ab;
    wire [31:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_iq;
    wire [31:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_q;
    wire [3:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_i;
    (* preserve *) reg redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_eq;
    reg [3:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_wraddr_q;
    wire [4:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_last_q;
    wire [4:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_cmp_b;
    wire [0:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_cmpReg_q;
    wire [0:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_notEnable_q;
    wire [0:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_sticky_ena_q;
    wire [0:0] redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_enaAnd_q;
    wire redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_reset0;
    wire [31:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_ia;
    wire [3:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_aa;
    wire [3:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_ab;
    wire [31:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_iq;
    wire [31:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_q;
    wire [3:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_i;
    (* preserve *) reg redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_eq;
    reg [3:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_wraddr_q;
    wire [4:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_last_q;
    wire [4:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_cmp_b;
    wire [0:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_cmpReg_q;
    wire [0:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_notEnable_q;
    wire [0:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_sticky_ena_q;
    wire [0:0] redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_enaAnd_q;
    wire redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_reset0;
    wire [31:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_ia;
    wire [3:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_aa;
    wire [3:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_ab;
    wire [31:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_iq;
    wire [31:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_q;
    wire [3:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_i;
    (* preserve *) reg redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_eq;
    reg [3:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_wraddr_q;
    wire [4:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_last_q;
    wire [4:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_cmp_b;
    wire [0:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_cmpReg_q;
    wire [0:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_notEnable_q;
    wire [0:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_sticky_ena_q;
    wire [0:0] redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_enaAnd_q;
    reg [31:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_outputreg0_q;
    wire redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_reset0;
    wire [31:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_ia;
    wire [3:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_aa;
    wire [3:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_ab;
    wire [31:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_iq;
    wire [31:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_q;
    wire [3:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_i;
    (* preserve *) reg redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_eq;
    reg [3:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_wraddr_q;
    wire [4:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_last_q;
    wire [4:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_cmp_b;
    wire [0:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_cmpReg_q;
    wire [0:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_notEnable_q;
    wire [0:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_sticky_ena_q;
    wire [0:0] redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_enaAnd_q;
    reg [31:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_outputreg0_q;
    wire redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_reset0;
    wire [31:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_ia;
    wire [3:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_aa;
    wire [3:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_ab;
    wire [31:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_iq;
    wire [31:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_q;
    wire [3:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_i;
    (* preserve *) reg redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_eq;
    reg [3:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_wraddr_q;
    wire [4:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_last_q;
    wire [4:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_cmp_b;
    wire [0:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_cmpReg_q;
    wire [0:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_notEnable_q;
    wire [0:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_sticky_ena_q;
    wire [0:0] redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_enaAnd_q;
    reg [31:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_outputreg0_q;
    wire redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_reset0;
    wire [31:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_ia;
    wire [3:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_aa;
    wire [3:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_ab;
    wire [31:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_iq;
    wire [31:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_q;
    wire [3:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_i;
    (* preserve *) reg redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_eq;
    reg [3:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_wraddr_q;
    wire [4:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_last_q;
    wire [4:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_cmp_b;
    wire [0:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_cmpReg_q;
    wire [0:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_notEnable_q;
    wire [0:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_sticky_ena_q;
    wire [0:0] redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_enaAnd_q;
    reg [31:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_outputreg0_q;
    wire redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_reset0;
    wire [31:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_ia;
    wire [3:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_aa;
    wire [3:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_ab;
    wire [31:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_iq;
    wire [31:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_q;
    wire [3:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_i;
    (* preserve *) reg redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_eq;
    reg [3:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_wraddr_q;
    wire [4:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_last_q;
    wire [4:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_cmp_b;
    wire [0:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_cmpReg_q;
    wire [0:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_notEnable_q;
    wire [0:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_sticky_ena_q;
    wire [0:0] redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_enaAnd_q;
    wire redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_reset0;
    wire [31:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_ia;
    wire [3:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_aa;
    wire [3:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_ab;
    wire [31:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_iq;
    wire [31:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_q;
    wire [3:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_i;
    (* preserve *) reg redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_eq;
    reg [3:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_wraddr_q;
    wire [4:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_last_q;
    wire [4:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_cmp_b;
    wire [0:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_cmpReg_q;
    wire [0:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_notEnable_q;
    wire [0:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_sticky_ena_q;
    wire [0:0] redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_enaAnd_q;
    wire redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_reset0;
    wire [31:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_ia;
    wire [3:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_aa;
    wire [3:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_ab;
    wire [31:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_iq;
    wire [31:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_q;
    wire [3:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_i;
    (* preserve *) reg redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_eq;
    reg [3:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_wraddr_q;
    wire [4:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_last_q;
    wire [4:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_cmp_b;
    wire [0:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_cmpReg_q;
    wire [0:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_notEnable_q;
    wire [0:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_sticky_ena_q;
    wire [0:0] redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_enaAnd_q;
    wire redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_reset0;
    wire [31:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_ia;
    wire [3:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_aa;
    wire [3:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_ab;
    wire [31:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_iq;
    wire [31:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_q;
    wire [3:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_i;
    (* preserve *) reg redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_eq;
    reg [3:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_wraddr_q;
    wire [4:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_last_q;
    wire [4:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_cmp_b;
    wire [0:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_cmpReg_q;
    wire [0:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_notEnable_q;
    wire [0:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_sticky_ena_q;
    wire [0:0] redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_enaAnd_q;
    wire redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_reset0;
    wire [31:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_ia;
    wire [3:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_aa;
    wire [3:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_ab;
    wire [31:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_iq;
    wire [31:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_q;
    wire [3:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_i;
    (* preserve *) reg redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_eq;
    reg [3:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_wraddr_q;
    wire [4:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_last_q;
    wire [4:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_cmp_b;
    wire [0:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_cmpReg_q;
    wire [0:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_notEnable_q;
    wire [0:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_sticky_ena_q;
    wire [0:0] redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_enaAnd_q;
    reg [31:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_outputreg0_q;
    wire redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_reset0;
    wire [31:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_ia;
    wire [3:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_aa;
    wire [3:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_ab;
    wire [31:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_iq;
    wire [31:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_q;
    wire [3:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_i;
    (* preserve *) reg redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_eq;
    reg [3:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_wraddr_q;
    wire [4:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_last_q;
    wire [4:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_cmp_b;
    wire [0:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_cmpReg_q;
    wire [0:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_notEnable_q;
    wire [0:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_sticky_ena_q;
    wire [0:0] redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_enaAnd_q;
    reg [31:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_outputreg0_q;
    wire redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_reset0;
    wire [31:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_ia;
    wire [3:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_aa;
    wire [3:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_ab;
    wire [31:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_iq;
    wire [31:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_q;
    wire [3:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_i;
    (* preserve *) reg redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_eq;
    reg [3:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_wraddr_q;
    wire [4:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_last_q;
    wire [4:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_cmp_b;
    wire [0:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_cmpReg_q;
    wire [0:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_notEnable_q;
    wire [0:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_sticky_ena_q;
    wire [0:0] redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_enaAnd_q;
    wire redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_reset0;
    wire [31:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_ia;
    wire [3:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_aa;
    wire [3:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_ab;
    wire [31:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_iq;
    wire [31:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_q;
    wire [3:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_i;
    (* preserve *) reg redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_eq;
    reg [3:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_wraddr_q;
    wire [4:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_last_q;
    wire [4:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_cmp_b;
    wire [0:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_cmpReg_q;
    wire [0:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_notEnable_q;
    wire [0:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_sticky_ena_q;
    wire [0:0] redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_enaAnd_q;
    wire redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_reset0;
    wire [31:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_ia;
    wire [3:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_aa;
    wire [3:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_ab;
    wire [31:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_iq;
    wire [31:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_q;
    wire [3:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_i;
    (* preserve *) reg redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_eq;
    reg [3:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_wraddr_q;
    wire [4:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_last_q;
    wire [4:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_cmp_b;
    wire [0:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_cmpReg_q;
    wire [0:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_notEnable_q;
    wire [0:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_sticky_ena_q;
    wire [0:0] redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_enaAnd_q;
    wire redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_reset0;
    wire [31:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_ia;
    wire [3:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_aa;
    wire [3:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_ab;
    wire [31:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_iq;
    wire [31:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_q;
    wire [3:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_i;
    (* preserve *) reg redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_eq;
    reg [3:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_wraddr_q;
    wire [4:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_last_q;
    wire [4:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_cmp_b;
    wire [0:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_cmpReg_q;
    wire [0:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_notEnable_q;
    wire [0:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_sticky_ena_q;
    wire [0:0] redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_enaAnd_q;
    wire redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_reset0;
    wire [31:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_ia;
    wire [3:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_aa;
    wire [3:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_ab;
    wire [31:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_iq;
    wire [31:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_q;
    wire [3:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_i;
    (* preserve *) reg redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_eq;
    reg [3:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_wraddr_q;
    wire [4:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_last_q;
    wire [4:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_cmp_b;
    wire [0:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_cmpReg_q;
    wire [0:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_notEnable_q;
    wire [0:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_sticky_ena_q;
    wire [0:0] redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_enaAnd_q;
    wire redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_reset0;
    wire [31:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_ia;
    wire [3:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_aa;
    wire [3:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_ab;
    wire [31:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_iq;
    wire [31:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_q;
    wire [3:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_i;
    (* preserve *) reg redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_eq;
    reg [3:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_wraddr_q;
    wire [4:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_last_q;
    wire [4:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_cmp_b;
    wire [0:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_cmpReg_q;
    wire [0:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_notEnable_q;
    wire [0:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_sticky_ena_q;
    wire [0:0] redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_enaAnd_q;
    reg [31:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_outputreg0_q;
    wire redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_reset0;
    wire [31:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_ia;
    wire [3:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_aa;
    wire [3:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_ab;
    wire [31:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_iq;
    wire [31:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_q;
    wire [3:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_i;
    (* preserve *) reg redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_eq;
    reg [3:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_wraddr_q;
    wire [4:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_last_q;
    wire [4:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_cmp_b;
    wire [0:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_cmpReg_q;
    wire [0:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_notEnable_q;
    wire [0:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_sticky_ena_q;
    wire [0:0] redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_enaAnd_q;
    reg [31:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_outputreg0_q;
    wire redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_reset0;
    wire [31:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_ia;
    wire [3:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_aa;
    wire [3:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_ab;
    wire [31:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_iq;
    wire [31:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_q;
    wire [3:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_i;
    (* preserve *) reg redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_eq;
    reg [3:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_wraddr_q;
    wire [4:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_last_q;
    wire [4:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_cmp_b;
    wire [0:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_cmpReg_q;
    wire [0:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_notEnable_q;
    wire [0:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_sticky_ena_q;
    wire [0:0] redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_enaAnd_q;
    reg [31:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_outputreg0_q;
    wire redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_reset0;
    wire [31:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_ia;
    wire [3:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_aa;
    wire [3:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_ab;
    wire [31:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_iq;
    wire [31:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_q;
    wire [3:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_i;
    (* preserve *) reg redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_eq;
    reg [3:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_wraddr_q;
    wire [4:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_last_q;
    wire [4:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_cmp_b;
    wire [0:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_cmpReg_q;
    wire [0:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_notEnable_q;
    wire [0:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_sticky_ena_q;
    wire [0:0] redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_enaAnd_q;
    reg [31:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_outputreg0_q;
    wire redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_reset0;
    wire [31:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_ia;
    wire [3:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_aa;
    wire [3:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_ab;
    wire [31:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_iq;
    wire [31:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_q;
    wire [3:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_i;
    (* preserve *) reg redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_eq;
    reg [3:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_wraddr_q;
    wire [4:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_last_q;
    wire [4:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_cmp_b;
    wire [0:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_cmpReg_q;
    wire [0:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_notEnable_q;
    wire [0:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_sticky_ena_q;
    wire [0:0] redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_enaAnd_q;
    reg [31:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_outputreg0_q;
    wire redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_reset0;
    wire [31:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_ia;
    wire [3:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_aa;
    wire [3:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_ab;
    wire [31:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_iq;
    wire [31:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_q;
    wire [3:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_i;
    (* preserve *) reg redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_eq;
    reg [3:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_wraddr_q;
    wire [4:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_last_q;
    wire [4:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_cmp_b;
    wire [0:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_cmpReg_q;
    wire [0:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_notEnable_q;
    wire [0:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_sticky_ena_q;
    wire [0:0] redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_enaAnd_q;
    reg [31:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_outputreg0_q;
    wire redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_reset0;
    wire [31:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_ia;
    wire [3:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_aa;
    wire [3:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_ab;
    wire [31:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_iq;
    wire [31:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_q;
    wire [3:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_i;
    (* preserve *) reg redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_eq;
    reg [3:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_wraddr_q;
    wire [4:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_last_q;
    wire [4:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_cmp_b;
    wire [0:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_cmpReg_q;
    wire [0:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_notEnable_q;
    wire [0:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_sticky_ena_q;
    wire [0:0] redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_enaAnd_q;
    reg [31:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_outputreg0_q;
    wire redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_reset0;
    wire [31:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_ia;
    wire [3:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_aa;
    wire [3:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_ab;
    wire [31:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_iq;
    wire [31:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_q;
    wire [3:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_i;
    (* preserve *) reg redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_eq;
    reg [3:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_wraddr_q;
    wire [4:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_last_q;
    wire [4:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_cmp_b;
    wire [0:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_cmpReg_q;
    wire [0:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_notEnable_q;
    wire [0:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_sticky_ena_q;
    wire [0:0] redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_enaAnd_q;
    reg [31:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_outputreg0_q;
    wire redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_reset0;
    wire [31:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_ia;
    wire [3:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_aa;
    wire [3:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_ab;
    wire [31:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_iq;
    wire [31:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_q;
    wire [3:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_i;
    (* preserve *) reg redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_eq;
    reg [3:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_wraddr_q;
    wire [4:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_last_q;
    wire [4:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_cmp_b;
    wire [0:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_cmpReg_q;
    wire [0:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_notEnable_q;
    wire [0:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_sticky_ena_q;
    wire [0:0] redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_enaAnd_q;
    wire redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_reset0;
    wire [31:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_ia;
    wire [3:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_aa;
    wire [3:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_ab;
    wire [31:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_iq;
    wire [31:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_q;
    wire [3:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_i;
    (* preserve *) reg redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_eq;
    reg [3:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_wraddr_q;
    wire [4:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_last_q;
    wire [4:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_cmp_b;
    wire [0:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_cmpReg_q;
    wire [0:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_notEnable_q;
    wire [0:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_sticky_ena_q;
    wire [0:0] redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_enaAnd_q;
    reg [31:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_outputreg0_q;
    wire redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_reset0;
    wire [31:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_ia;
    wire [3:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_aa;
    wire [3:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_ab;
    wire [31:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_iq;
    wire [31:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_q;
    wire [3:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_q;
    (* preserve *) reg [3:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_i;
    (* preserve *) reg redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_eq;
    reg [3:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_wraddr_q;
    wire [4:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_last_q;
    wire [4:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_cmp_b;
    wire [0:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_cmp_q;
    (* dont_merge *) reg [0:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_cmpReg_q;
    wire [0:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_notEnable_q;
    wire [0:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_nor_q;
    (* dont_merge *) reg [0:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_sticky_ena_q;
    wire [0:0] redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_enaAnd_q;
    reg [31:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_outputreg0_q;
    wire redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_reset0;
    wire [31:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_ia;
    wire [3:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_aa;
    wire [3:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_ab;
    wire [31:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_iq;
    wire [31:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_q;
    wire [3:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_q;
    (* preserve *) reg [3:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_i;
    (* preserve *) reg redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_eq;
    reg [3:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_wraddr_q;
    wire [4:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_last_q;
    wire [4:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_cmp_b;
    wire [0:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_cmp_q;
    (* dont_merge *) reg [0:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_cmpReg_q;
    wire [0:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_notEnable_q;
    wire [0:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_nor_q;
    (* dont_merge *) reg [0:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_sticky_ena_q;
    wire [0:0] redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_enaAnd_q;
    reg [31:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_outputreg0_q;
    wire redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_reset0;
    wire [31:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_ia;
    wire [3:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_aa;
    wire [3:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_ab;
    wire [31:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_iq;
    wire [31:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_q;
    wire [3:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_q;
    (* preserve *) reg [3:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_i;
    (* preserve *) reg redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_eq;
    reg [3:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_wraddr_q;
    wire [4:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_last_q;
    wire [4:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_cmp_b;
    wire [0:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_cmp_q;
    (* dont_merge *) reg [0:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_cmpReg_q;
    wire [0:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_notEnable_q;
    wire [0:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_nor_q;
    (* dont_merge *) reg [0:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_sticky_ena_q;
    wire [0:0] redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_enaAnd_q;
    reg [31:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_outputreg0_q;
    wire redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_reset0;
    wire [31:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_ia;
    wire [3:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_aa;
    wire [3:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_ab;
    wire [31:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_iq;
    wire [31:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_q;
    wire [3:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_q;
    (* preserve *) reg [3:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_i;
    (* preserve *) reg redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_eq;
    reg [3:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_wraddr_q;
    wire [4:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_last_q;
    wire [4:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_cmp_b;
    wire [0:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_cmp_q;
    (* dont_merge *) reg [0:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_cmpReg_q;
    wire [0:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_notEnable_q;
    wire [0:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_nor_q;
    (* dont_merge *) reg [0:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_sticky_ena_q;
    wire [0:0] redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_enaAnd_q;
    reg [31:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_outputreg0_q;
    wire redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_reset0;
    wire [31:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_ia;
    wire [3:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_aa;
    wire [3:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_ab;
    wire [31:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_iq;
    wire [31:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_q;
    wire [3:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_q;
    (* preserve *) reg [3:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_i;
    (* preserve *) reg redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_eq;
    reg [3:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_wraddr_q;
    wire [4:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_last_q;
    wire [4:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_cmp_b;
    wire [0:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_cmp_q;
    (* dont_merge *) reg [0:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_cmpReg_q;
    wire [0:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_notEnable_q;
    wire [0:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_nor_q;
    (* dont_merge *) reg [0:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_sticky_ena_q;
    wire [0:0] redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_enaAnd_q;
    reg [31:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_outputreg0_q;
    wire redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_reset0;
    wire [31:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_ia;
    wire [3:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_aa;
    wire [3:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_ab;
    wire [31:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_iq;
    wire [31:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_q;
    wire [3:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_q;
    (* preserve *) reg [3:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_i;
    (* preserve *) reg redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_eq;
    reg [3:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_wraddr_q;
    wire [4:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_last_q;
    wire [4:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_cmp_b;
    wire [0:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_cmp_q;
    (* dont_merge *) reg [0:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_cmpReg_q;
    wire [0:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_notEnable_q;
    wire [0:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_nor_q;
    (* dont_merge *) reg [0:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_sticky_ena_q;
    wire [0:0] redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_enaAnd_q;


    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // redist184_sync_together933_aunroll_x_in_i_valid_15(DELAY,1340)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist184_sync_together933_aunroll_x_in_i_valid_15 ( .xin(in_i_valid), .xout(redist184_sync_together933_aunroll_x_in_i_valid_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_notEnable(LOGICAL,1387)
    assign redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_notEnable_q = $unsigned(~ (VCC_q));

    // redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_nor(LOGICAL,1388)
    assign redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_nor_q = ~ (redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_notEnable_q | redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_sticky_ena_q);

    // redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_last(CONSTANT,1384)
    assign redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_last_q = $unsigned(5'b01011);

    // redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_cmp(LOGICAL,1385)
    assign redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_cmp_b = {1'b0, redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_q};
    assign redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_cmp_q = $unsigned(redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_last_q == redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_cmp_b ? 1'b1 : 1'b0);

    // redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_cmpReg(REG,1386)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_cmpReg_q <= $unsigned(redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_cmp_q);
        end
    end

    // redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_sticky_ena(REG,1389)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_nor_q == 1'b1)
        begin
            redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_sticky_ena_q <= $unsigned(redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_cmpReg_q);
        end
    end

    // redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_enaAnd(LOGICAL,1390)
    assign redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_enaAnd_q = redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_sticky_ena_q & VCC_q;

    // redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt(COUNTER,1382)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_i <= 4'd0;
            redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_i == 4'd11)
            begin
                redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_eq <= 1'b0;
            end
            if (redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_eq == 1'b1)
            begin
                redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_i <= $unsigned(redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_i <= $unsigned(redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_q = redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_i[3:0];

    // redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_wraddr(REG,1383)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_wraddr_q <= $unsigned(redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_q);
        end
    end

    // redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem(DUALMEM,1381)
    assign redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_ia = $unsigned(in_c1_eni237_2_tpl);
    assign redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_aa = redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_wraddr_q;
    assign redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_ab = redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_rdcnt_q;
    assign redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_dmem (
        .clocken1(redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_reset0),
        .clock1(clock),
        .address_a(redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_aa),
        .data_a(redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_ab),
        .q_b(redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_q = redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_iq[31:0];

    // redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_outputreg0(DELAY,1380)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_outputreg0_q <= '0;
        end
        else
        begin
            redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_outputreg0_q <= $unsigned(redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_mem_q);
        end
    end

    // redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_notEnable(LOGICAL,2435)
    assign redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_notEnable_q = $unsigned(~ (VCC_q));

    // redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_nor(LOGICAL,2436)
    assign redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_nor_q = ~ (redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_notEnable_q | redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_sticky_ena_q);

    // redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_last(CONSTANT,2432)
    assign redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_last_q = $unsigned(5'b01011);

    // redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_cmp(LOGICAL,2433)
    assign redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_cmp_b = {1'b0, redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_q};
    assign redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_cmp_q = $unsigned(redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_last_q == redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_cmp_b ? 1'b1 : 1'b0);

    // redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_cmpReg(REG,2434)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_cmpReg_q <= $unsigned(redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_cmp_q);
        end
    end

    // redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_sticky_ena(REG,2437)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_nor_q == 1'b1)
        begin
            redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_sticky_ena_q <= $unsigned(redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_cmpReg_q);
        end
    end

    // redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_enaAnd(LOGICAL,2438)
    assign redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_enaAnd_q = redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_sticky_ena_q & VCC_q;

    // redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt(COUNTER,2430)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_i <= 4'd0;
            redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_i == 4'd11)
            begin
                redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_eq <= 1'b0;
            end
            if (redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_eq == 1'b1)
            begin
                redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_i <= $unsigned(redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_i <= $unsigned(redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_q = redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_i[3:0];

    // redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_wraddr(REG,2431)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_wraddr_q <= $unsigned(redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_q);
        end
    end

    // redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem(DUALMEM,2429)
    assign redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_ia = $unsigned(in_c1_eni237_236_tpl);
    assign redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_aa = redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_wraddr_q;
    assign redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_ab = redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_rdcnt_q;
    assign redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_dmem (
        .clocken1(redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_reset0),
        .clock1(clock),
        .address_a(redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_aa),
        .data_a(redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_ab),
        .q_b(redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_q = redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_iq[31:0];

    // redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_outputreg0(DELAY,2428)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_outputreg0_q <= '0;
        end
        else
        begin
            redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_outputreg0_q <= $unsigned(redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_mem_q);
        end
    end

    // redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_notEnable(LOGICAL,2424)
    assign redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_notEnable_q = $unsigned(~ (VCC_q));

    // redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_nor(LOGICAL,2425)
    assign redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_nor_q = ~ (redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_notEnable_q | redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_sticky_ena_q);

    // redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_last(CONSTANT,2421)
    assign redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_last_q = $unsigned(5'b01011);

    // redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_cmp(LOGICAL,2422)
    assign redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_cmp_b = {1'b0, redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_q};
    assign redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_cmp_q = $unsigned(redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_last_q == redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_cmp_b ? 1'b1 : 1'b0);

    // redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_cmpReg(REG,2423)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_cmpReg_q <= $unsigned(redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_cmp_q);
        end
    end

    // redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_sticky_ena(REG,2426)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_nor_q == 1'b1)
        begin
            redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_sticky_ena_q <= $unsigned(redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_cmpReg_q);
        end
    end

    // redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_enaAnd(LOGICAL,2427)
    assign redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_enaAnd_q = redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_sticky_ena_q & VCC_q;

    // redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt(COUNTER,2419)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_i <= 4'd0;
            redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_i == 4'd11)
            begin
                redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_eq <= 1'b0;
            end
            if (redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_eq == 1'b1)
            begin
                redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_i <= $unsigned(redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_i <= $unsigned(redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_q = redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_i[3:0];

    // redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_wraddr(REG,2420)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_wraddr_q <= $unsigned(redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_q);
        end
    end

    // redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem(DUALMEM,2418)
    assign redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_ia = $unsigned(in_c1_eni237_234_tpl);
    assign redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_aa = redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_wraddr_q;
    assign redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_ab = redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_rdcnt_q;
    assign redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_dmem (
        .clocken1(redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_reset0),
        .clock1(clock),
        .address_a(redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_aa),
        .data_a(redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_ab),
        .q_b(redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_q = redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_iq[31:0];

    // redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_outputreg0(DELAY,2417)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_outputreg0_q <= '0;
        end
        else
        begin
            redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_outputreg0_q <= $unsigned(redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_mem_q);
        end
    end

    // redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_notEnable(LOGICAL,2413)
    assign redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_notEnable_q = $unsigned(~ (VCC_q));

    // redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_nor(LOGICAL,2414)
    assign redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_nor_q = ~ (redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_notEnable_q | redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_sticky_ena_q);

    // redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_last(CONSTANT,2410)
    assign redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_last_q = $unsigned(5'b01011);

    // redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_cmp(LOGICAL,2411)
    assign redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_cmp_b = {1'b0, redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_q};
    assign redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_cmp_q = $unsigned(redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_last_q == redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_cmp_b ? 1'b1 : 1'b0);

    // redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_cmpReg(REG,2412)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_cmpReg_q <= $unsigned(redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_cmp_q);
        end
    end

    // redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_sticky_ena(REG,2415)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_nor_q == 1'b1)
        begin
            redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_sticky_ena_q <= $unsigned(redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_cmpReg_q);
        end
    end

    // redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_enaAnd(LOGICAL,2416)
    assign redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_enaAnd_q = redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_sticky_ena_q & VCC_q;

    // redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt(COUNTER,2408)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_i <= 4'd0;
            redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_i == 4'd11)
            begin
                redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_eq <= 1'b0;
            end
            if (redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_eq == 1'b1)
            begin
                redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_i <= $unsigned(redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_i <= $unsigned(redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_q = redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_i[3:0];

    // redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_wraddr(REG,2409)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_wraddr_q <= $unsigned(redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_q);
        end
    end

    // redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem(DUALMEM,2407)
    assign redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_ia = $unsigned(in_c1_eni237_232_tpl);
    assign redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_aa = redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_wraddr_q;
    assign redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_ab = redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_rdcnt_q;
    assign redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_dmem (
        .clocken1(redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_reset0),
        .clock1(clock),
        .address_a(redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_aa),
        .data_a(redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_ab),
        .q_b(redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_q = redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_iq[31:0];

    // redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_outputreg0(DELAY,2406)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_outputreg0_q <= '0;
        end
        else
        begin
            redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_outputreg0_q <= $unsigned(redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_mem_q);
        end
    end

    // redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_notEnable(LOGICAL,2402)
    assign redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_notEnable_q = $unsigned(~ (VCC_q));

    // redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_nor(LOGICAL,2403)
    assign redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_nor_q = ~ (redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_notEnable_q | redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_sticky_ena_q);

    // redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_last(CONSTANT,2399)
    assign redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_last_q = $unsigned(5'b01011);

    // redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_cmp(LOGICAL,2400)
    assign redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_cmp_b = {1'b0, redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_q};
    assign redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_cmp_q = $unsigned(redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_last_q == redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_cmp_b ? 1'b1 : 1'b0);

    // redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_cmpReg(REG,2401)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_cmpReg_q <= $unsigned(redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_cmp_q);
        end
    end

    // redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_sticky_ena(REG,2404)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_nor_q == 1'b1)
        begin
            redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_sticky_ena_q <= $unsigned(redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_cmpReg_q);
        end
    end

    // redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_enaAnd(LOGICAL,2405)
    assign redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_enaAnd_q = redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_sticky_ena_q & VCC_q;

    // redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt(COUNTER,2397)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_i <= 4'd0;
            redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_i == 4'd11)
            begin
                redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_eq <= 1'b0;
            end
            if (redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_eq == 1'b1)
            begin
                redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_i <= $unsigned(redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_i <= $unsigned(redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_q = redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_i[3:0];

    // redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_wraddr(REG,2398)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_wraddr_q <= $unsigned(redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_q);
        end
    end

    // redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem(DUALMEM,2396)
    assign redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_ia = $unsigned(in_c1_eni237_230_tpl);
    assign redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_aa = redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_wraddr_q;
    assign redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_ab = redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_rdcnt_q;
    assign redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_dmem (
        .clocken1(redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_reset0),
        .clock1(clock),
        .address_a(redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_aa),
        .data_a(redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_ab),
        .q_b(redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_q = redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_iq[31:0];

    // redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_outputreg0(DELAY,2395)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_outputreg0_q <= '0;
        end
        else
        begin
            redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_outputreg0_q <= $unsigned(redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_mem_q);
        end
    end

    // redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_notEnable(LOGICAL,2391)
    assign redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_notEnable_q = $unsigned(~ (VCC_q));

    // redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_nor(LOGICAL,2392)
    assign redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_nor_q = ~ (redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_notEnable_q | redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_sticky_ena_q);

    // redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_last(CONSTANT,2388)
    assign redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_last_q = $unsigned(5'b01011);

    // redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_cmp(LOGICAL,2389)
    assign redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_cmp_b = {1'b0, redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_q};
    assign redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_cmp_q = $unsigned(redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_last_q == redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_cmp_b ? 1'b1 : 1'b0);

    // redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_cmpReg(REG,2390)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_cmpReg_q <= $unsigned(redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_cmp_q);
        end
    end

    // redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_sticky_ena(REG,2393)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_nor_q == 1'b1)
        begin
            redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_sticky_ena_q <= $unsigned(redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_cmpReg_q);
        end
    end

    // redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_enaAnd(LOGICAL,2394)
    assign redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_enaAnd_q = redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_sticky_ena_q & VCC_q;

    // redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt(COUNTER,2386)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_i <= 4'd0;
            redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_i == 4'd11)
            begin
                redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_eq <= 1'b0;
            end
            if (redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_eq == 1'b1)
            begin
                redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_i <= $unsigned(redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_i <= $unsigned(redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_q = redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_i[3:0];

    // redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_wraddr(REG,2387)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_wraddr_q <= $unsigned(redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_q);
        end
    end

    // redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem(DUALMEM,2385)
    assign redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_ia = $unsigned(in_c1_eni237_228_tpl);
    assign redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_aa = redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_wraddr_q;
    assign redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_ab = redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_rdcnt_q;
    assign redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_dmem (
        .clocken1(redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_reset0),
        .clock1(clock),
        .address_a(redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_aa),
        .data_a(redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_ab),
        .q_b(redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_q = redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_iq[31:0];

    // redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_outputreg0(DELAY,2384)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_outputreg0_q <= '0;
        end
        else
        begin
            redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_outputreg0_q <= $unsigned(redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_mem_q);
        end
    end

    // redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_notEnable(LOGICAL,2380)
    assign redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_notEnable_q = $unsigned(~ (VCC_q));

    // redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_nor(LOGICAL,2381)
    assign redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_nor_q = ~ (redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_notEnable_q | redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_sticky_ena_q);

    // redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_last(CONSTANT,2377)
    assign redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_last_q = $unsigned(5'b01011);

    // redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_cmp(LOGICAL,2378)
    assign redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_cmp_b = {1'b0, redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_q};
    assign redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_cmp_q = $unsigned(redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_last_q == redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_cmp_b ? 1'b1 : 1'b0);

    // redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_cmpReg(REG,2379)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_cmpReg_q <= $unsigned(redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_cmp_q);
        end
    end

    // redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_sticky_ena(REG,2382)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_nor_q == 1'b1)
        begin
            redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_sticky_ena_q <= $unsigned(redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_cmpReg_q);
        end
    end

    // redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_enaAnd(LOGICAL,2383)
    assign redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_enaAnd_q = redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_sticky_ena_q & VCC_q;

    // redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt(COUNTER,2375)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_i <= 4'd0;
            redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_i == 4'd11)
            begin
                redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_eq <= 1'b0;
            end
            if (redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_eq == 1'b1)
            begin
                redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_i <= $unsigned(redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_i <= $unsigned(redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_q = redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_i[3:0];

    // redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_wraddr(REG,2376)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_wraddr_q <= $unsigned(redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_q);
        end
    end

    // redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem(DUALMEM,2374)
    assign redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_ia = $unsigned(in_c1_eni237_226_tpl);
    assign redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_aa = redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_wraddr_q;
    assign redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_ab = redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_rdcnt_q;
    assign redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_dmem (
        .clocken1(redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_reset0),
        .clock1(clock),
        .address_a(redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_aa),
        .data_a(redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_ab),
        .q_b(redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_q = redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_iq[31:0];

    // redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_outputreg0(DELAY,2373)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_outputreg0_q <= '0;
        end
        else
        begin
            redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_outputreg0_q <= $unsigned(redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_mem_q);
        end
    end

    // redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_notEnable(LOGICAL,2369)
    assign redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_nor(LOGICAL,2370)
    assign redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_nor_q = ~ (redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_notEnable_q | redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_sticky_ena_q);

    // redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_last(CONSTANT,2366)
    assign redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_last_q = $unsigned(5'b01011);

    // redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_cmp(LOGICAL,2367)
    assign redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_cmp_b = {1'b0, redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_q};
    assign redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_cmp_q = $unsigned(redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_last_q == redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_cmpReg(REG,2368)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_cmpReg_q <= $unsigned(redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_cmp_q);
        end
    end

    // redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_sticky_ena(REG,2371)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_nor_q == 1'b1)
        begin
            redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_sticky_ena_q <= $unsigned(redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_cmpReg_q);
        end
    end

    // redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_enaAnd(LOGICAL,2372)
    assign redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_enaAnd_q = redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_sticky_ena_q & VCC_q;

    // redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt(COUNTER,2364)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_i <= 4'd0;
            redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_i == 4'd11)
            begin
                redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_i <= $unsigned(redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_i <= $unsigned(redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_q = redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_i[3:0];

    // redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_wraddr(REG,2365)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_wraddr_q <= $unsigned(redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_q);
        end
    end

    // redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem(DUALMEM,2363)
    assign redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_ia = $unsigned(in_c1_eni237_224_tpl);
    assign redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_aa = redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_wraddr_q;
    assign redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_ab = redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_rdcnt_q;
    assign redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_dmem (
        .clocken1(redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_aa),
        .data_a(redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_ab),
        .q_b(redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_q = redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_iq[31:0];

    // redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_notEnable(LOGICAL,2359)
    assign redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_nor(LOGICAL,2360)
    assign redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_nor_q = ~ (redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_notEnable_q | redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_sticky_ena_q);

    // redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_last(CONSTANT,2356)
    assign redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_cmp(LOGICAL,2357)
    assign redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_cmp_b = {1'b0, redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_q};
    assign redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_cmp_q = $unsigned(redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_last_q == redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_cmpReg(REG,2358)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_cmpReg_q <= $unsigned(redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_cmp_q);
        end
    end

    // redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_sticky_ena(REG,2361)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_nor_q == 1'b1)
        begin
            redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_sticky_ena_q <= $unsigned(redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_cmpReg_q);
        end
    end

    // redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_enaAnd(LOGICAL,2362)
    assign redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_enaAnd_q = redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_sticky_ena_q & VCC_q;

    // redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt(COUNTER,2354)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_i <= 4'd0;
            redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_i == 4'd10)
            begin
                redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_i <= $unsigned(redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_i <= $unsigned(redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_q = redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_i[3:0];

    // redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_wraddr(REG,2355)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_wraddr_q <= $unsigned(redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_q);
        end
    end

    // redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem(DUALMEM,2353)
    assign redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_ia = $unsigned(in_c1_eni237_222_tpl);
    assign redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_aa = redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_wraddr_q;
    assign redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_ab = redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_rdcnt_q;
    assign redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_dmem (
        .clocken1(redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_aa),
        .data_a(redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_ab),
        .q_b(redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_q = redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_iq[31:0];

    // redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_outputreg0(DELAY,2352)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_outputreg0_q <= $unsigned(redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_mem_q);
        end
    end

    // redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_notEnable(LOGICAL,2348)
    assign redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_nor(LOGICAL,2349)
    assign redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_nor_q = ~ (redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_notEnable_q | redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_sticky_ena_q);

    // redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_last(CONSTANT,2345)
    assign redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_cmp(LOGICAL,2346)
    assign redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_cmp_b = {1'b0, redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_q};
    assign redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_cmp_q = $unsigned(redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_last_q == redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_cmpReg(REG,2347)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_cmpReg_q <= $unsigned(redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_cmp_q);
        end
    end

    // redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_sticky_ena(REG,2350)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_nor_q == 1'b1)
        begin
            redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_sticky_ena_q <= $unsigned(redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_cmpReg_q);
        end
    end

    // redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_enaAnd(LOGICAL,2351)
    assign redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_enaAnd_q = redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_sticky_ena_q & VCC_q;

    // redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt(COUNTER,2343)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_i <= 4'd0;
            redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_i == 4'd10)
            begin
                redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_i <= $unsigned(redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_i <= $unsigned(redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_q = redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_i[3:0];

    // redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_wraddr(REG,2344)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_wraddr_q <= $unsigned(redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_q);
        end
    end

    // redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem(DUALMEM,2342)
    assign redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_ia = $unsigned(in_c1_eni237_220_tpl);
    assign redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_aa = redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_wraddr_q;
    assign redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_ab = redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_rdcnt_q;
    assign redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_dmem (
        .clocken1(redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_aa),
        .data_a(redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_ab),
        .q_b(redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_q = redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_iq[31:0];

    // redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_outputreg0(DELAY,2341)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_outputreg0_q <= $unsigned(redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_mem_q);
        end
    end

    // redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_notEnable(LOGICAL,2337)
    assign redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_nor(LOGICAL,2338)
    assign redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_nor_q = ~ (redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_notEnable_q | redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_sticky_ena_q);

    // redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_last(CONSTANT,2334)
    assign redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_cmp(LOGICAL,2335)
    assign redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_cmp_b = {1'b0, redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_q};
    assign redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_cmp_q = $unsigned(redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_last_q == redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_cmpReg(REG,2336)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_cmpReg_q <= $unsigned(redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_cmp_q);
        end
    end

    // redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_sticky_ena(REG,2339)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_nor_q == 1'b1)
        begin
            redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_sticky_ena_q <= $unsigned(redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_cmpReg_q);
        end
    end

    // redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_enaAnd(LOGICAL,2340)
    assign redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_enaAnd_q = redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_sticky_ena_q & VCC_q;

    // redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt(COUNTER,2332)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_i <= 4'd0;
            redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_i == 4'd10)
            begin
                redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_i <= $unsigned(redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_i <= $unsigned(redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_q = redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_i[3:0];

    // redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_wraddr(REG,2333)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_wraddr_q <= $unsigned(redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_q);
        end
    end

    // redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem(DUALMEM,2331)
    assign redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_ia = $unsigned(in_c1_eni237_218_tpl);
    assign redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_aa = redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_wraddr_q;
    assign redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_ab = redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_rdcnt_q;
    assign redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_dmem (
        .clocken1(redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_aa),
        .data_a(redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_ab),
        .q_b(redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_q = redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_iq[31:0];

    // redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_outputreg0(DELAY,2330)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_outputreg0_q <= $unsigned(redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_mem_q);
        end
    end

    // redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_notEnable(LOGICAL,2271)
    assign redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_nor(LOGICAL,2272)
    assign redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_nor_q = ~ (redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_notEnable_q | redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_sticky_ena_q);

    // redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_last(CONSTANT,2268)
    assign redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_last_q = $unsigned(5'b01010);

    // redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_cmp(LOGICAL,2269)
    assign redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_cmp_b = {1'b0, redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_q};
    assign redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_cmp_q = $unsigned(redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_last_q == redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_cmpReg(REG,2270)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_cmpReg_q <= $unsigned(redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_cmp_q);
        end
    end

    // redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_sticky_ena(REG,2273)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_nor_q == 1'b1)
        begin
            redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_sticky_ena_q <= $unsigned(redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_cmpReg_q);
        end
    end

    // redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_enaAnd(LOGICAL,2274)
    assign redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_enaAnd_q = redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_sticky_ena_q & VCC_q;

    // redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt(COUNTER,2266)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_i <= 4'd0;
            redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_i == 4'd10)
            begin
                redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_i <= $unsigned(redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_i <= $unsigned(redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_q = redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_i[3:0];

    // redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_wraddr(REG,2267)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_wraddr_q <= $unsigned(redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_q);
        end
    end

    // redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem(DUALMEM,2265)
    assign redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_ia = $unsigned(in_c1_eni237_211_tpl);
    assign redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_aa = redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_wraddr_q;
    assign redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_ab = redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_rdcnt_q;
    assign redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_dmem (
        .clocken1(redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_aa),
        .data_a(redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_ab),
        .q_b(redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_q = redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_iq[31:0];

    // redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_notEnable(LOGICAL,2261)
    assign redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_nor(LOGICAL,2262)
    assign redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_nor_q = ~ (redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_notEnable_q | redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_sticky_ena_q);

    // redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_last(CONSTANT,2258)
    assign redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_last_q = $unsigned(5'b01010);

    // redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_cmp(LOGICAL,2259)
    assign redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_cmp_b = {1'b0, redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_q};
    assign redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_cmp_q = $unsigned(redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_last_q == redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_cmpReg(REG,2260)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_cmpReg_q <= $unsigned(redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_cmp_q);
        end
    end

    // redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_sticky_ena(REG,2263)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_nor_q == 1'b1)
        begin
            redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_sticky_ena_q <= $unsigned(redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_cmpReg_q);
        end
    end

    // redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_enaAnd(LOGICAL,2264)
    assign redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_enaAnd_q = redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_sticky_ena_q & VCC_q;

    // redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt(COUNTER,2256)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_i <= 4'd0;
            redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_i == 4'd10)
            begin
                redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_i <= $unsigned(redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_i <= $unsigned(redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_q = redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_i[3:0];

    // redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_wraddr(REG,2257)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_wraddr_q <= $unsigned(redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_q);
        end
    end

    // redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem(DUALMEM,2255)
    assign redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_ia = $unsigned(in_c1_eni237_209_tpl);
    assign redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_aa = redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_wraddr_q;
    assign redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_ab = redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_rdcnt_q;
    assign redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_dmem (
        .clocken1(redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_aa),
        .data_a(redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_ab),
        .q_b(redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_q = redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_iq[31:0];

    // redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_notEnable(LOGICAL,2251)
    assign redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_nor(LOGICAL,2252)
    assign redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_nor_q = ~ (redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_notEnable_q | redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_sticky_ena_q);

    // redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_last(CONSTANT,2248)
    assign redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_last_q = $unsigned(5'b01010);

    // redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_cmp(LOGICAL,2249)
    assign redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_cmp_b = {1'b0, redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_q};
    assign redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_cmp_q = $unsigned(redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_last_q == redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_cmpReg(REG,2250)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_cmpReg_q <= $unsigned(redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_cmp_q);
        end
    end

    // redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_sticky_ena(REG,2253)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_nor_q == 1'b1)
        begin
            redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_sticky_ena_q <= $unsigned(redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_cmpReg_q);
        end
    end

    // redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_enaAnd(LOGICAL,2254)
    assign redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_enaAnd_q = redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_sticky_ena_q & VCC_q;

    // redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt(COUNTER,2246)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_i <= 4'd0;
            redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_i == 4'd10)
            begin
                redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_i <= $unsigned(redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_i <= $unsigned(redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_q = redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_i[3:0];

    // redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_wraddr(REG,2247)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_wraddr_q <= $unsigned(redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_q);
        end
    end

    // redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem(DUALMEM,2245)
    assign redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_ia = $unsigned(in_c1_eni237_207_tpl);
    assign redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_aa = redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_wraddr_q;
    assign redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_ab = redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_rdcnt_q;
    assign redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_dmem (
        .clocken1(redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_aa),
        .data_a(redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_ab),
        .q_b(redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_q = redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_iq[31:0];

    // redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_notEnable(LOGICAL,2241)
    assign redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_nor(LOGICAL,2242)
    assign redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_nor_q = ~ (redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_notEnable_q | redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_sticky_ena_q);

    // redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_last(CONSTANT,2238)
    assign redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_last_q = $unsigned(5'b01010);

    // redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_cmp(LOGICAL,2239)
    assign redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_cmp_b = {1'b0, redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_q};
    assign redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_cmp_q = $unsigned(redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_last_q == redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_cmpReg(REG,2240)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_cmpReg_q <= $unsigned(redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_cmp_q);
        end
    end

    // redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_sticky_ena(REG,2243)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_nor_q == 1'b1)
        begin
            redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_sticky_ena_q <= $unsigned(redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_cmpReg_q);
        end
    end

    // redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_enaAnd(LOGICAL,2244)
    assign redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_enaAnd_q = redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_sticky_ena_q & VCC_q;

    // redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt(COUNTER,2236)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_i <= 4'd0;
            redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_i == 4'd10)
            begin
                redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_i <= $unsigned(redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_i <= $unsigned(redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_q = redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_i[3:0];

    // redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_wraddr(REG,2237)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_wraddr_q <= $unsigned(redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_q);
        end
    end

    // redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem(DUALMEM,2235)
    assign redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_ia = $unsigned(in_c1_eni237_205_tpl);
    assign redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_aa = redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_wraddr_q;
    assign redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_ab = redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_rdcnt_q;
    assign redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_dmem (
        .clocken1(redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_aa),
        .data_a(redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_ab),
        .q_b(redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_q = redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_iq[31:0];

    // redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_notEnable(LOGICAL,2231)
    assign redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_nor(LOGICAL,2232)
    assign redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_nor_q = ~ (redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_notEnable_q | redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_sticky_ena_q);

    // redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_last(CONSTANT,2228)
    assign redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_last_q = $unsigned(5'b01010);

    // redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_cmp(LOGICAL,2229)
    assign redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_cmp_b = {1'b0, redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_q};
    assign redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_cmp_q = $unsigned(redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_last_q == redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_cmpReg(REG,2230)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_cmpReg_q <= $unsigned(redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_cmp_q);
        end
    end

    // redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_sticky_ena(REG,2233)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_nor_q == 1'b1)
        begin
            redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_sticky_ena_q <= $unsigned(redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_cmpReg_q);
        end
    end

    // redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_enaAnd(LOGICAL,2234)
    assign redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_enaAnd_q = redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_sticky_ena_q & VCC_q;

    // redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt(COUNTER,2226)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_i <= 4'd0;
            redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_i == 4'd10)
            begin
                redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_i <= $unsigned(redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_i <= $unsigned(redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_q = redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_i[3:0];

    // redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_wraddr(REG,2227)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_wraddr_q <= $unsigned(redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_q);
        end
    end

    // redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem(DUALMEM,2225)
    assign redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_ia = $unsigned(in_c1_eni237_203_tpl);
    assign redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_aa = redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_wraddr_q;
    assign redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_ab = redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_rdcnt_q;
    assign redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_dmem (
        .clocken1(redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_aa),
        .data_a(redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_ab),
        .q_b(redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_q = redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_iq[31:0];

    // redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_notEnable(LOGICAL,2221)
    assign redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_nor(LOGICAL,2222)
    assign redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_nor_q = ~ (redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_notEnable_q | redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_sticky_ena_q);

    // redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_last(CONSTANT,2218)
    assign redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_last_q = $unsigned(5'b01001);

    // redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_cmp(LOGICAL,2219)
    assign redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_cmp_b = {1'b0, redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_q};
    assign redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_cmp_q = $unsigned(redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_last_q == redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_cmpReg(REG,2220)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_cmpReg_q <= $unsigned(redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_cmp_q);
        end
    end

    // redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_sticky_ena(REG,2223)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_nor_q == 1'b1)
        begin
            redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_sticky_ena_q <= $unsigned(redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_cmpReg_q);
        end
    end

    // redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_enaAnd(LOGICAL,2224)
    assign redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_enaAnd_q = redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_sticky_ena_q & VCC_q;

    // redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt(COUNTER,2216)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_i <= 4'd0;
            redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_i == 4'd9)
            begin
                redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_i <= $unsigned(redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_i <= $unsigned(redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_q = redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_i[3:0];

    // redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_wraddr(REG,2217)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_wraddr_q <= $unsigned(redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_q);
        end
    end

    // redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem(DUALMEM,2215)
    assign redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_ia = $unsigned(in_c1_eni237_201_tpl);
    assign redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_aa = redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_wraddr_q;
    assign redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_ab = redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_rdcnt_q;
    assign redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_dmem (
        .clocken1(redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_aa),
        .data_a(redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_ab),
        .q_b(redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_q = redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_iq[31:0];

    // redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_outputreg0(DELAY,2214)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_outputreg0_q <= '0;
        end
        else
        begin
            redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_outputreg0_q <= $unsigned(redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_mem_q);
        end
    end

    // redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_notEnable(LOGICAL,2210)
    assign redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_nor(LOGICAL,2211)
    assign redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_nor_q = ~ (redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_notEnable_q | redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_sticky_ena_q);

    // redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_last(CONSTANT,2207)
    assign redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_last_q = $unsigned(5'b01001);

    // redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_cmp(LOGICAL,2208)
    assign redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_cmp_b = {1'b0, redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_q};
    assign redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_cmp_q = $unsigned(redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_last_q == redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_cmpReg(REG,2209)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_cmpReg_q <= $unsigned(redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_cmp_q);
        end
    end

    // redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_sticky_ena(REG,2212)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_nor_q == 1'b1)
        begin
            redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_sticky_ena_q <= $unsigned(redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_cmpReg_q);
        end
    end

    // redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_enaAnd(LOGICAL,2213)
    assign redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_enaAnd_q = redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_sticky_ena_q & VCC_q;

    // redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt(COUNTER,2205)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_i <= 4'd0;
            redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_i == 4'd9)
            begin
                redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_i <= $unsigned(redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_i <= $unsigned(redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_q = redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_i[3:0];

    // redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_wraddr(REG,2206)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_wraddr_q <= $unsigned(redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_q);
        end
    end

    // redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem(DUALMEM,2204)
    assign redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_ia = $unsigned(in_c1_eni237_199_tpl);
    assign redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_aa = redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_wraddr_q;
    assign redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_ab = redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_rdcnt_q;
    assign redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_dmem (
        .clocken1(redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_aa),
        .data_a(redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_ab),
        .q_b(redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_q = redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_iq[31:0];

    // redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_outputreg0(DELAY,2203)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_outputreg0_q <= '0;
        end
        else
        begin
            redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_outputreg0_q <= $unsigned(redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_mem_q);
        end
    end

    // redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_notEnable(LOGICAL,2199)
    assign redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_nor(LOGICAL,2200)
    assign redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_nor_q = ~ (redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_notEnable_q | redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_sticky_ena_q);

    // redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_last(CONSTANT,2196)
    assign redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_cmp(LOGICAL,2197)
    assign redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_cmp_b = {1'b0, redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_q};
    assign redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_cmp_q = $unsigned(redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_last_q == redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_cmpReg(REG,2198)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_cmpReg_q <= $unsigned(redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_cmp_q);
        end
    end

    // redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_sticky_ena(REG,2201)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_nor_q == 1'b1)
        begin
            redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_sticky_ena_q <= $unsigned(redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_cmpReg_q);
        end
    end

    // redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_enaAnd(LOGICAL,2202)
    assign redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_enaAnd_q = redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_sticky_ena_q & VCC_q;

    // redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt(COUNTER,2194)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_i <= 4'd0;
            redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_i == 4'd9)
            begin
                redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_i <= $unsigned(redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_i <= $unsigned(redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_q = redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_i[3:0];

    // redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_wraddr(REG,2195)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_wraddr_q <= $unsigned(redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_q);
        end
    end

    // redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem(DUALMEM,2193)
    assign redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_ia = $unsigned(in_c1_eni237_197_tpl);
    assign redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_aa = redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_wraddr_q;
    assign redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_ab = redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_rdcnt_q;
    assign redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_dmem (
        .clocken1(redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_aa),
        .data_a(redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_ab),
        .q_b(redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_q = redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_iq[31:0];

    // redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_notEnable(LOGICAL,2189)
    assign redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_nor(LOGICAL,2190)
    assign redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_nor_q = ~ (redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_notEnable_q | redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_sticky_ena_q);

    // redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_last(CONSTANT,2186)
    assign redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_cmp(LOGICAL,2187)
    assign redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_cmp_b = {1'b0, redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_q};
    assign redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_cmp_q = $unsigned(redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_last_q == redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_cmpReg(REG,2188)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_cmpReg_q <= $unsigned(redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_cmp_q);
        end
    end

    // redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_sticky_ena(REG,2191)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_nor_q == 1'b1)
        begin
            redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_sticky_ena_q <= $unsigned(redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_cmpReg_q);
        end
    end

    // redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_enaAnd(LOGICAL,2192)
    assign redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_enaAnd_q = redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_sticky_ena_q & VCC_q;

    // redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt(COUNTER,2184)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_i <= 4'd0;
            redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_i == 4'd9)
            begin
                redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_i <= $unsigned(redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_i <= $unsigned(redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_q = redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_i[3:0];

    // redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_wraddr(REG,2185)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_wraddr_q <= $unsigned(redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_q);
        end
    end

    // redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem(DUALMEM,2183)
    assign redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_ia = $unsigned(in_c1_eni237_195_tpl);
    assign redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_aa = redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_wraddr_q;
    assign redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_ab = redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_rdcnt_q;
    assign redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_dmem (
        .clocken1(redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_aa),
        .data_a(redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_ab),
        .q_b(redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_q = redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_iq[31:0];

    // redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_notEnable(LOGICAL,2179)
    assign redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_nor(LOGICAL,2180)
    assign redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_nor_q = ~ (redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_notEnable_q | redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_sticky_ena_q);

    // redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_last(CONSTANT,2176)
    assign redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_cmp(LOGICAL,2177)
    assign redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_cmp_b = {1'b0, redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_q};
    assign redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_cmp_q = $unsigned(redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_last_q == redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_cmpReg(REG,2178)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_cmpReg_q <= $unsigned(redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_cmp_q);
        end
    end

    // redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_sticky_ena(REG,2181)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_nor_q == 1'b1)
        begin
            redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_sticky_ena_q <= $unsigned(redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_cmpReg_q);
        end
    end

    // redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_enaAnd(LOGICAL,2182)
    assign redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_enaAnd_q = redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_sticky_ena_q & VCC_q;

    // redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt(COUNTER,2174)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_i <= 4'd0;
            redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_i == 4'd9)
            begin
                redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_i <= $unsigned(redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_i <= $unsigned(redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_q = redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_i[3:0];

    // redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_wraddr(REG,2175)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_wraddr_q <= $unsigned(redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_q);
        end
    end

    // redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem(DUALMEM,2173)
    assign redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_ia = $unsigned(in_c1_eni237_193_tpl);
    assign redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_aa = redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_wraddr_q;
    assign redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_ab = redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_rdcnt_q;
    assign redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_dmem (
        .clocken1(redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_aa),
        .data_a(redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_ab),
        .q_b(redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_q = redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_iq[31:0];

    // redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_notEnable(LOGICAL,2126)
    assign redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_nor(LOGICAL,2127)
    assign redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_nor_q = ~ (redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_notEnable_q | redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_sticky_ena_q);

    // redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_last(CONSTANT,2123)
    assign redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_last_q = $unsigned(5'b01000);

    // redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_cmp(LOGICAL,2124)
    assign redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_cmp_b = {1'b0, redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_q};
    assign redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_cmp_q = $unsigned(redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_last_q == redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_cmpReg(REG,2125)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_cmpReg_q <= $unsigned(redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_cmp_q);
        end
    end

    // redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_sticky_ena(REG,2128)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_nor_q == 1'b1)
        begin
            redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_sticky_ena_q <= $unsigned(redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_cmpReg_q);
        end
    end

    // redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_enaAnd(LOGICAL,2129)
    assign redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_enaAnd_q = redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_sticky_ena_q & VCC_q;

    // redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt(COUNTER,2121)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_i <= 4'd0;
            redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_i == 4'd8)
            begin
                redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_i <= $unsigned(redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_i <= $unsigned(redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_q = redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_i[3:0];

    // redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_wraddr(REG,2122)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_wraddr_q <= $unsigned(redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_q);
        end
    end

    // redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem(DUALMEM,2120)
    assign redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_ia = $unsigned(in_c1_eni237_187_tpl);
    assign redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_aa = redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_wraddr_q;
    assign redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_ab = redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_rdcnt_q;
    assign redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_dmem (
        .clocken1(redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_aa),
        .data_a(redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_ab),
        .q_b(redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_q = redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_iq[31:0];

    // redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_outputreg0(DELAY,2119)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_outputreg0_q <= '0;
        end
        else
        begin
            redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_outputreg0_q <= $unsigned(redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_mem_q);
        end
    end

    // redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_notEnable(LOGICAL,2115)
    assign redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_nor(LOGICAL,2116)
    assign redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_nor_q = ~ (redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_notEnable_q | redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_sticky_ena_q);

    // redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_last(CONSTANT,2112)
    assign redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_cmp(LOGICAL,2113)
    assign redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_cmp_b = {1'b0, redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_q};
    assign redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_cmp_q = $unsigned(redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_last_q == redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_cmpReg(REG,2114)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_cmpReg_q <= $unsigned(redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_cmp_q);
        end
    end

    // redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_sticky_ena(REG,2117)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_nor_q == 1'b1)
        begin
            redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_sticky_ena_q <= $unsigned(redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_cmpReg_q);
        end
    end

    // redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_enaAnd(LOGICAL,2118)
    assign redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_enaAnd_q = redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_sticky_ena_q & VCC_q;

    // redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt(COUNTER,2110)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_i <= 4'd0;
            redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_i == 4'd8)
            begin
                redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_i <= $unsigned(redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_i <= $unsigned(redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_q = redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_i[3:0];

    // redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_wraddr(REG,2111)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_wraddr_q <= $unsigned(redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_q);
        end
    end

    // redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem(DUALMEM,2109)
    assign redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_ia = $unsigned(in_c1_eni237_185_tpl);
    assign redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_aa = redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_wraddr_q;
    assign redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_ab = redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_rdcnt_q;
    assign redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_dmem (
        .clocken1(redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_aa),
        .data_a(redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_ab),
        .q_b(redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_q = redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_iq[31:0];

    // redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_notEnable(LOGICAL,2105)
    assign redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_nor(LOGICAL,2106)
    assign redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_nor_q = ~ (redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_notEnable_q | redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_sticky_ena_q);

    // redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_last(CONSTANT,2102)
    assign redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_cmp(LOGICAL,2103)
    assign redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_cmp_b = {1'b0, redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_q};
    assign redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_cmp_q = $unsigned(redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_last_q == redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_cmpReg(REG,2104)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_cmpReg_q <= $unsigned(redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_cmp_q);
        end
    end

    // redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_sticky_ena(REG,2107)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_nor_q == 1'b1)
        begin
            redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_sticky_ena_q <= $unsigned(redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_cmpReg_q);
        end
    end

    // redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_enaAnd(LOGICAL,2108)
    assign redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_enaAnd_q = redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_sticky_ena_q & VCC_q;

    // redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt(COUNTER,2100)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_i <= 4'd0;
            redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_i == 4'd8)
            begin
                redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_i <= $unsigned(redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_i <= $unsigned(redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_q = redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_i[3:0];

    // redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_wraddr(REG,2101)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_wraddr_q <= $unsigned(redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_q);
        end
    end

    // redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem(DUALMEM,2099)
    assign redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_ia = $unsigned(in_c1_eni237_183_tpl);
    assign redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_aa = redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_wraddr_q;
    assign redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_ab = redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_rdcnt_q;
    assign redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_dmem (
        .clocken1(redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_aa),
        .data_a(redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_ab),
        .q_b(redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_q = redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_iq[31:0];

    // redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_notEnable(LOGICAL,2095)
    assign redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_nor(LOGICAL,2096)
    assign redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_nor_q = ~ (redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_notEnable_q | redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_sticky_ena_q);

    // redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_last(CONSTANT,2092)
    assign redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_cmp(LOGICAL,2093)
    assign redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_cmp_b = {1'b0, redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_q};
    assign redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_cmp_q = $unsigned(redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_last_q == redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_cmpReg(REG,2094)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_cmpReg_q <= $unsigned(redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_cmp_q);
        end
    end

    // redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_sticky_ena(REG,2097)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_nor_q == 1'b1)
        begin
            redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_sticky_ena_q <= $unsigned(redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_cmpReg_q);
        end
    end

    // redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_enaAnd(LOGICAL,2098)
    assign redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_enaAnd_q = redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_sticky_ena_q & VCC_q;

    // redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt(COUNTER,2090)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_i <= 4'd0;
            redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_i == 4'd8)
            begin
                redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_i <= $unsigned(redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_i <= $unsigned(redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_q = redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_i[3:0];

    // redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_wraddr(REG,2091)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_wraddr_q <= $unsigned(redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_q);
        end
    end

    // redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem(DUALMEM,2089)
    assign redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_ia = $unsigned(in_c1_eni237_181_tpl);
    assign redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_aa = redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_wraddr_q;
    assign redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_ab = redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_rdcnt_q;
    assign redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_dmem (
        .clocken1(redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_aa),
        .data_a(redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_ab),
        .q_b(redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_q = redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_iq[31:0];

    // redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_notEnable(LOGICAL,2085)
    assign redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_nor(LOGICAL,2086)
    assign redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_nor_q = ~ (redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_notEnable_q | redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_sticky_ena_q);

    // redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_last(CONSTANT,2082)
    assign redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_cmp(LOGICAL,2083)
    assign redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_cmp_b = {1'b0, redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_q};
    assign redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_cmp_q = $unsigned(redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_last_q == redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_cmpReg(REG,2084)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_cmpReg_q <= $unsigned(redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_cmp_q);
        end
    end

    // redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_sticky_ena(REG,2087)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_nor_q == 1'b1)
        begin
            redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_sticky_ena_q <= $unsigned(redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_cmpReg_q);
        end
    end

    // redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_enaAnd(LOGICAL,2088)
    assign redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_enaAnd_q = redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_sticky_ena_q & VCC_q;

    // redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt(COUNTER,2080)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_i <= 4'd0;
            redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_i == 4'd8)
            begin
                redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_i <= $unsigned(redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_i <= $unsigned(redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_q = redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_i[3:0];

    // redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_wraddr(REG,2081)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_wraddr_q <= $unsigned(redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_q);
        end
    end

    // redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem(DUALMEM,2079)
    assign redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_ia = $unsigned(in_c1_eni237_179_tpl);
    assign redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_aa = redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_wraddr_q;
    assign redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_ab = redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_rdcnt_q;
    assign redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_dmem (
        .clocken1(redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_aa),
        .data_a(redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_ab),
        .q_b(redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_q = redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_iq[31:0];

    // redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_notEnable(LOGICAL,2075)
    assign redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_nor(LOGICAL,2076)
    assign redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_nor_q = ~ (redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_notEnable_q | redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_sticky_ena_q);

    // redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_last(CONSTANT,2072)
    assign redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_last_q = $unsigned(4'b0111);

    // redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_cmp(LOGICAL,2073)
    assign redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_cmp_q = $unsigned(redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_last_q == redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_q ? 1'b1 : 1'b0);

    // redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_cmpReg(REG,2074)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_cmpReg_q <= $unsigned(redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_cmp_q);
        end
    end

    // redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_sticky_ena(REG,2077)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_nor_q == 1'b1)
        begin
            redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_sticky_ena_q <= $unsigned(redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_cmpReg_q);
        end
    end

    // redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_enaAnd(LOGICAL,2078)
    assign redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_enaAnd_q = redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_sticky_ena_q & VCC_q;

    // redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt(COUNTER,2070)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_i <= 4'd0;
            redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_i == 4'd7)
            begin
                redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_i <= $unsigned(redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_i <= $unsigned(redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_q = redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_i[3:0];

    // redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_wraddr(REG,2071)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_wraddr_q <= $unsigned(redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_q);
        end
    end

    // redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem(DUALMEM,2069)
    assign redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_ia = $unsigned(in_c1_eni237_177_tpl);
    assign redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_aa = redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_wraddr_q;
    assign redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_ab = redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_rdcnt_q;
    assign redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_dmem (
        .clocken1(redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_aa),
        .data_a(redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_ab),
        .q_b(redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_q = redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_iq[31:0];

    // redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_outputreg0(DELAY,2068)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_outputreg0_q <= '0;
        end
        else
        begin
            redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_outputreg0_q <= $unsigned(redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_mem_q);
        end
    end

    // redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_notEnable(LOGICAL,2064)
    assign redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_nor(LOGICAL,2065)
    assign redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_nor_q = ~ (redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_notEnable_q | redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_sticky_ena_q);

    // redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_last(CONSTANT,2061)
    assign redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_last_q = $unsigned(4'b0111);

    // redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_cmp(LOGICAL,2062)
    assign redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_cmp_q = $unsigned(redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_last_q == redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_q ? 1'b1 : 1'b0);

    // redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_cmpReg(REG,2063)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_cmpReg_q <= $unsigned(redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_cmp_q);
        end
    end

    // redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_sticky_ena(REG,2066)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_nor_q == 1'b1)
        begin
            redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_sticky_ena_q <= $unsigned(redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_cmpReg_q);
        end
    end

    // redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_enaAnd(LOGICAL,2067)
    assign redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_enaAnd_q = redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_sticky_ena_q & VCC_q;

    // redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt(COUNTER,2059)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_i <= 4'd0;
            redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_i == 4'd7)
            begin
                redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_i <= $unsigned(redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_i <= $unsigned(redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_q = redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_i[3:0];

    // redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_wraddr(REG,2060)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_wraddr_q <= $unsigned(redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_q);
        end
    end

    // redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem(DUALMEM,2058)
    assign redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_ia = $unsigned(in_c1_eni237_175_tpl);
    assign redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_aa = redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_wraddr_q;
    assign redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_ab = redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_rdcnt_q;
    assign redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_dmem (
        .clocken1(redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_aa),
        .data_a(redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_ab),
        .q_b(redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_q = redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_iq[31:0];

    // redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_outputreg0(DELAY,2057)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_outputreg0_q <= '0;
        end
        else
        begin
            redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_outputreg0_q <= $unsigned(redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_mem_q);
        end
    end

    // redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_notEnable(LOGICAL,2053)
    assign redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_nor(LOGICAL,2054)
    assign redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_nor_q = ~ (redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_notEnable_q | redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_sticky_ena_q);

    // redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_last(CONSTANT,2050)
    assign redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_last_q = $unsigned(4'b0111);

    // redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_cmp(LOGICAL,2051)
    assign redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_cmp_q = $unsigned(redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_last_q == redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_q ? 1'b1 : 1'b0);

    // redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_cmpReg(REG,2052)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_cmpReg_q <= $unsigned(redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_cmp_q);
        end
    end

    // redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_sticky_ena(REG,2055)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_nor_q == 1'b1)
        begin
            redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_sticky_ena_q <= $unsigned(redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_cmpReg_q);
        end
    end

    // redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_enaAnd(LOGICAL,2056)
    assign redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_enaAnd_q = redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_sticky_ena_q & VCC_q;

    // redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt(COUNTER,2048)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_i <= 4'd0;
            redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_i == 4'd7)
            begin
                redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_i <= $unsigned(redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_i <= $unsigned(redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_q = redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_i[3:0];

    // redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_wraddr(REG,2049)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_wraddr_q <= $unsigned(redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_q);
        end
    end

    // redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem(DUALMEM,2047)
    assign redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_ia = $unsigned(in_c1_eni237_173_tpl);
    assign redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_aa = redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_wraddr_q;
    assign redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_ab = redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_rdcnt_q;
    assign redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_dmem (
        .clocken1(redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_aa),
        .data_a(redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_ab),
        .q_b(redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_q = redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_iq[31:0];

    // redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_outputreg0(DELAY,2046)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_outputreg0_q <= '0;
        end
        else
        begin
            redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_outputreg0_q <= $unsigned(redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_mem_q);
        end
    end

    // redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_notEnable(LOGICAL,2042)
    assign redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_nor(LOGICAL,2043)
    assign redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_nor_q = ~ (redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_notEnable_q | redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_sticky_ena_q);

    // redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_last(CONSTANT,2039)
    assign redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_cmp(LOGICAL,2040)
    assign redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_cmp_q = $unsigned(redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_last_q == redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_cmpReg(REG,2041)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_cmpReg_q <= $unsigned(redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_cmp_q);
        end
    end

    // redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_sticky_ena(REG,2044)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_nor_q == 1'b1)
        begin
            redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_sticky_ena_q <= $unsigned(redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_cmpReg_q);
        end
    end

    // redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_enaAnd(LOGICAL,2045)
    assign redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_enaAnd_q = redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_sticky_ena_q & VCC_q;

    // redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt(COUNTER,2037)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_i <= 4'd0;
            redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_i == 4'd7)
            begin
                redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_i <= $unsigned(redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_i <= $unsigned(redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_q = redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_i[3:0];

    // redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_wraddr(REG,2038)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_wraddr_q <= $unsigned(redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_q);
        end
    end

    // redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem(DUALMEM,2036)
    assign redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_ia = $unsigned(in_c1_eni237_171_tpl);
    assign redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_aa = redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_wraddr_q;
    assign redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_ab = redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_rdcnt_q;
    assign redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_dmem (
        .clocken1(redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_aa),
        .data_a(redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_ab),
        .q_b(redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_q = redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_iq[31:0];

    // redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_notEnable(LOGICAL,1967)
    assign redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_nor(LOGICAL,1968)
    assign redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_nor_q = ~ (redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_notEnable_q | redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_sticky_ena_q);

    // redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_last(CONSTANT,1964)
    assign redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_last_q = $unsigned(4'b0110);

    // redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_cmp(LOGICAL,1965)
    assign redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_cmp_b = {1'b0, redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_rdcnt_q};
    assign redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_cmp_q = $unsigned(redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_last_q == redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_cmp_b ? 1'b1 : 1'b0);

    // redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_cmpReg(REG,1966)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_cmpReg_q <= $unsigned(redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_cmp_q);
        end
    end

    // redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_sticky_ena(REG,1969)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_nor_q == 1'b1)
        begin
            redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_sticky_ena_q <= $unsigned(redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_cmpReg_q);
        end
    end

    // redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_enaAnd(LOGICAL,1970)
    assign redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_enaAnd_q = redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_sticky_ena_q & VCC_q;

    // redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_rdcnt(COUNTER,1962)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_rdcnt_i <= $unsigned(redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_rdcnt_q = redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_rdcnt_i[2:0];

    // redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_wraddr(REG,1963)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_wraddr_q <= $unsigned(redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_rdcnt_q);
        end
    end

    // redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem(DUALMEM,1961)
    assign redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_ia = $unsigned(in_c1_eni237_163_tpl);
    assign redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_aa = redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_wraddr_q;
    assign redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_ab = redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_rdcnt_q;
    assign redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_dmem (
        .clocken1(redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_aa),
        .data_a(redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_ab),
        .q_b(redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_q = redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_iq[31:0];

    // redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_outputreg0(DELAY,1960)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_outputreg0_q <= '0;
        end
        else
        begin
            redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_outputreg0_q <= $unsigned(redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_mem_q);
        end
    end

    // redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_notEnable(LOGICAL,1956)
    assign redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_nor(LOGICAL,1957)
    assign redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_nor_q = ~ (redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_notEnable_q | redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_sticky_ena_q);

    // redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_last(CONSTANT,1953)
    assign redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_last_q = $unsigned(4'b0110);

    // redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_cmp(LOGICAL,1954)
    assign redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_cmp_b = {1'b0, redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_rdcnt_q};
    assign redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_cmp_q = $unsigned(redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_last_q == redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_cmp_b ? 1'b1 : 1'b0);

    // redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_cmpReg(REG,1955)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_cmpReg_q <= $unsigned(redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_cmp_q);
        end
    end

    // redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_sticky_ena(REG,1958)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_nor_q == 1'b1)
        begin
            redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_sticky_ena_q <= $unsigned(redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_cmpReg_q);
        end
    end

    // redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_enaAnd(LOGICAL,1959)
    assign redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_enaAnd_q = redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_sticky_ena_q & VCC_q;

    // redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_rdcnt(COUNTER,1951)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_rdcnt_i <= $unsigned(redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_rdcnt_q = redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_rdcnt_i[2:0];

    // redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_wraddr(REG,1952)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_wraddr_q <= $unsigned(redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_rdcnt_q);
        end
    end

    // redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem(DUALMEM,1950)
    assign redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_ia = $unsigned(in_c1_eni237_161_tpl);
    assign redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_aa = redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_wraddr_q;
    assign redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_ab = redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_rdcnt_q;
    assign redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_dmem (
        .clocken1(redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_aa),
        .data_a(redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_ab),
        .q_b(redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_q = redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_iq[31:0];

    // redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_outputreg0(DELAY,1949)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_outputreg0_q <= '0;
        end
        else
        begin
            redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_outputreg0_q <= $unsigned(redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_mem_q);
        end
    end

    // redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_notEnable(LOGICAL,1945)
    assign redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_nor(LOGICAL,1946)
    assign redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_nor_q = ~ (redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_notEnable_q | redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_sticky_ena_q);

    // redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_last(CONSTANT,1942)
    assign redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_last_q = $unsigned(4'b0110);

    // redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_cmp(LOGICAL,1943)
    assign redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_cmp_b = {1'b0, redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_rdcnt_q};
    assign redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_cmp_q = $unsigned(redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_last_q == redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_cmp_b ? 1'b1 : 1'b0);

    // redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_cmpReg(REG,1944)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_cmpReg_q <= $unsigned(redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_cmp_q);
        end
    end

    // redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_sticky_ena(REG,1947)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_nor_q == 1'b1)
        begin
            redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_sticky_ena_q <= $unsigned(redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_cmpReg_q);
        end
    end

    // redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_enaAnd(LOGICAL,1948)
    assign redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_enaAnd_q = redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_sticky_ena_q & VCC_q;

    // redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_rdcnt(COUNTER,1940)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_rdcnt_i <= $unsigned(redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_rdcnt_q = redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_rdcnt_i[2:0];

    // redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_wraddr(REG,1941)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_wraddr_q <= $unsigned(redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_rdcnt_q);
        end
    end

    // redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem(DUALMEM,1939)
    assign redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_ia = $unsigned(in_c1_eni237_159_tpl);
    assign redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_aa = redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_wraddr_q;
    assign redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_ab = redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_rdcnt_q;
    assign redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_dmem (
        .clocken1(redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_aa),
        .data_a(redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_ab),
        .q_b(redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_q = redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_iq[31:0];

    // redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_outputreg0(DELAY,1938)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_outputreg0_q <= '0;
        end
        else
        begin
            redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_outputreg0_q <= $unsigned(redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_mem_q);
        end
    end

    // redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_notEnable(LOGICAL,1934)
    assign redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_nor(LOGICAL,1935)
    assign redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_nor_q = ~ (redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_notEnable_q | redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_sticky_ena_q);

    // redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_last(CONSTANT,1931)
    assign redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_cmp(LOGICAL,1932)
    assign redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_cmp_b = {1'b0, redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_rdcnt_q};
    assign redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_cmp_q = $unsigned(redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_last_q == redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_cmpReg(REG,1933)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_cmpReg_q <= $unsigned(redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_cmp_q);
        end
    end

    // redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_sticky_ena(REG,1936)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_nor_q == 1'b1)
        begin
            redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_sticky_ena_q <= $unsigned(redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_cmpReg_q);
        end
    end

    // redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_enaAnd(LOGICAL,1937)
    assign redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_enaAnd_q = redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_sticky_ena_q & VCC_q;

    // redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_rdcnt(COUNTER,1929)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_rdcnt_i <= $unsigned(redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_rdcnt_q = redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_rdcnt_i[2:0];

    // redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_wraddr(REG,1930)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_wraddr_q <= $unsigned(redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_rdcnt_q);
        end
    end

    // redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem(DUALMEM,1928)
    assign redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_ia = $unsigned(in_c1_eni237_157_tpl);
    assign redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_aa = redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_wraddr_q;
    assign redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_ab = redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_rdcnt_q;
    assign redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_dmem (
        .clocken1(redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_aa),
        .data_a(redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_ab),
        .q_b(redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_q = redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_iq[31:0];

    // redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_notEnable(LOGICAL,1924)
    assign redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_nor(LOGICAL,1925)
    assign redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_nor_q = ~ (redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_notEnable_q | redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_sticky_ena_q);

    // redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_last(CONSTANT,1921)
    assign redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_cmp(LOGICAL,1922)
    assign redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_cmp_b = {1'b0, redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_rdcnt_q};
    assign redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_cmp_q = $unsigned(redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_last_q == redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_cmpReg(REG,1923)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_cmpReg_q <= $unsigned(redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_cmp_q);
        end
    end

    // redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_sticky_ena(REG,1926)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_nor_q == 1'b1)
        begin
            redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_sticky_ena_q <= $unsigned(redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_cmpReg_q);
        end
    end

    // redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_enaAnd(LOGICAL,1927)
    assign redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_enaAnd_q = redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_sticky_ena_q & VCC_q;

    // redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_rdcnt(COUNTER,1919)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_rdcnt_i <= $unsigned(redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_rdcnt_q = redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_rdcnt_i[2:0];

    // redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_wraddr(REG,1920)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_wraddr_q <= $unsigned(redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_rdcnt_q);
        end
    end

    // redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem(DUALMEM,1918)
    assign redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_ia = $unsigned(in_c1_eni237_155_tpl);
    assign redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_aa = redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_wraddr_q;
    assign redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_ab = redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_rdcnt_q;
    assign redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_dmem (
        .clocken1(redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_aa),
        .data_a(redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_ab),
        .q_b(redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_q = redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_iq[31:0];

    // redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_notEnable(LOGICAL,1914)
    assign redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_nor(LOGICAL,1915)
    assign redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_nor_q = ~ (redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_notEnable_q | redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_sticky_ena_q);

    // redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_last(CONSTANT,1911)
    assign redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_cmp(LOGICAL,1912)
    assign redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_cmp_b = {1'b0, redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_q};
    assign redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_cmp_q = $unsigned(redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_last_q == redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_cmpReg(REG,1913)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_cmpReg_q <= $unsigned(redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_cmp_q);
        end
    end

    // redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_sticky_ena(REG,1916)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_nor_q == 1'b1)
        begin
            redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_sticky_ena_q <= $unsigned(redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_cmpReg_q);
        end
    end

    // redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_enaAnd(LOGICAL,1917)
    assign redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_enaAnd_q = redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_sticky_ena_q & VCC_q;

    // redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt(COUNTER,1909)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_i <= 3'd0;
            redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_i == 3'd5)
            begin
                redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_i <= $unsigned(redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_i <= $unsigned(redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_q = redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_i[2:0];

    // redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_wraddr(REG,1910)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_wraddr_q <= $unsigned(redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_q);
        end
    end

    // redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem(DUALMEM,1908)
    assign redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_ia = $unsigned(in_c1_eni237_153_tpl);
    assign redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_aa = redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_wraddr_q;
    assign redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_ab = redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_rdcnt_q;
    assign redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_dmem (
        .clocken1(redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_aa),
        .data_a(redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_ab),
        .q_b(redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_q = redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_iq[31:0];

    // redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_outputreg0(DELAY,1907)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_outputreg0_q <= $unsigned(redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_mem_q);
        end
    end

    // redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_notEnable(LOGICAL,1815)
    assign redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_nor(LOGICAL,1816)
    assign redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_nor_q = ~ (redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_notEnable_q | redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_sticky_ena_q);

    // redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_last(CONSTANT,1812)
    assign redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_cmp(LOGICAL,1813)
    assign redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_cmp_b = {1'b0, redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_q};
    assign redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_cmp_q = $unsigned(redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_last_q == redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_cmpReg(REG,1814)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_cmpReg_q <= $unsigned(redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_cmp_q);
        end
    end

    // redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_sticky_ena(REG,1817)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_nor_q == 1'b1)
        begin
            redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_sticky_ena_q <= $unsigned(redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_cmpReg_q);
        end
    end

    // redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_enaAnd(LOGICAL,1818)
    assign redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_enaAnd_q = redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_sticky_ena_q & VCC_q;

    // redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt(COUNTER,1810)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_i <= 3'd0;
            redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_i == 3'd5)
            begin
                redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_i <= $unsigned(redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_i <= $unsigned(redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_q = redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_i[2:0];

    // redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_wraddr(REG,1811)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_wraddr_q <= $unsigned(redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_q);
        end
    end

    // redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem(DUALMEM,1809)
    assign redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_ia = $unsigned(in_c1_eni237_143_tpl);
    assign redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_aa = redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_wraddr_q;
    assign redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_ab = redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_rdcnt_q;
    assign redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_dmem (
        .clocken1(redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_aa),
        .data_a(redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_ab),
        .q_b(redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_q = redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_iq[31:0];

    // redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_outputreg0(DELAY,1808)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_outputreg0_q <= $unsigned(redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_mem_q);
        end
    end

    // redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_notEnable(LOGICAL,1804)
    assign redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_nor(LOGICAL,1805)
    assign redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_nor_q = ~ (redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_notEnable_q | redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_sticky_ena_q);

    // redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_last(CONSTANT,1801)
    assign redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_cmp(LOGICAL,1802)
    assign redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_cmp_b = {1'b0, redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_q};
    assign redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_cmp_q = $unsigned(redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_last_q == redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_cmpReg(REG,1803)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_cmpReg_q <= $unsigned(redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_cmp_q);
        end
    end

    // redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_sticky_ena(REG,1806)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_nor_q == 1'b1)
        begin
            redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_sticky_ena_q <= $unsigned(redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_cmpReg_q);
        end
    end

    // redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_enaAnd(LOGICAL,1807)
    assign redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_enaAnd_q = redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_sticky_ena_q & VCC_q;

    // redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt(COUNTER,1799)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_i <= 3'd0;
            redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_i == 3'd5)
            begin
                redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_i <= $unsigned(redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_i <= $unsigned(redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_q = redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_i[2:0];

    // redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_wraddr(REG,1800)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_wraddr_q <= $unsigned(redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_q);
        end
    end

    // redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem(DUALMEM,1798)
    assign redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_ia = $unsigned(in_c1_eni237_141_tpl);
    assign redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_aa = redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_wraddr_q;
    assign redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_ab = redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_rdcnt_q;
    assign redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_dmem (
        .clocken1(redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_aa),
        .data_a(redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_ab),
        .q_b(redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_q = redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_iq[31:0];

    // redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_notEnable(LOGICAL,1794)
    assign redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_nor(LOGICAL,1795)
    assign redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_nor_q = ~ (redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_notEnable_q | redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_sticky_ena_q);

    // redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_last(CONSTANT,1791)
    assign redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_cmp(LOGICAL,1792)
    assign redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_cmp_b = {1'b0, redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_q};
    assign redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_cmp_q = $unsigned(redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_last_q == redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_cmpReg(REG,1793)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_cmpReg_q <= $unsigned(redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_cmp_q);
        end
    end

    // redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_sticky_ena(REG,1796)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_nor_q == 1'b1)
        begin
            redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_sticky_ena_q <= $unsigned(redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_cmpReg_q);
        end
    end

    // redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_enaAnd(LOGICAL,1797)
    assign redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_enaAnd_q = redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_sticky_ena_q & VCC_q;

    // redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt(COUNTER,1789)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_i <= 3'd0;
            redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_i == 3'd5)
            begin
                redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_i <= $unsigned(redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_i <= $unsigned(redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_q = redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_i[2:0];

    // redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_wraddr(REG,1790)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_wraddr_q <= $unsigned(redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_q);
        end
    end

    // redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem(DUALMEM,1788)
    assign redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_ia = $unsigned(in_c1_eni237_139_tpl);
    assign redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_aa = redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_wraddr_q;
    assign redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_ab = redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_rdcnt_q;
    assign redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_dmem (
        .clocken1(redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_aa),
        .data_a(redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_ab),
        .q_b(redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_q = redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_iq[31:0];

    // redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_notEnable(LOGICAL,1784)
    assign redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_nor(LOGICAL,1785)
    assign redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_nor_q = ~ (redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_notEnable_q | redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_sticky_ena_q);

    // redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_last(CONSTANT,1781)
    assign redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_cmp(LOGICAL,1782)
    assign redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_cmp_b = {1'b0, redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_q};
    assign redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_cmp_q = $unsigned(redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_last_q == redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_cmpReg(REG,1783)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_cmpReg_q <= $unsigned(redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_cmp_q);
        end
    end

    // redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_sticky_ena(REG,1786)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_nor_q == 1'b1)
        begin
            redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_sticky_ena_q <= $unsigned(redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_cmpReg_q);
        end
    end

    // redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_enaAnd(LOGICAL,1787)
    assign redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_enaAnd_q = redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_sticky_ena_q & VCC_q;

    // redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt(COUNTER,1779)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_i <= 3'd0;
            redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_i == 3'd5)
            begin
                redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_i <= $unsigned(redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_i <= $unsigned(redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_q = redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_i[2:0];

    // redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_wraddr(REG,1780)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_wraddr_q <= $unsigned(redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_q);
        end
    end

    // redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem(DUALMEM,1778)
    assign redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_ia = $unsigned(in_c1_eni237_137_tpl);
    assign redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_aa = redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_wraddr_q;
    assign redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_ab = redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_rdcnt_q;
    assign redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_dmem (
        .clocken1(redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_aa),
        .data_a(redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_ab),
        .q_b(redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_q = redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_iq[31:0];

    // redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_notEnable(LOGICAL,1774)
    assign redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_nor(LOGICAL,1775)
    assign redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_nor_q = ~ (redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_notEnable_q | redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_sticky_ena_q);

    // redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_last(CONSTANT,1771)
    assign redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_cmp(LOGICAL,1772)
    assign redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_cmp_b = {1'b0, redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_q};
    assign redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_cmp_q = $unsigned(redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_last_q == redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_cmpReg(REG,1773)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_cmpReg_q <= $unsigned(redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_cmp_q);
        end
    end

    // redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_sticky_ena(REG,1776)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_nor_q == 1'b1)
        begin
            redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_sticky_ena_q <= $unsigned(redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_cmpReg_q);
        end
    end

    // redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_enaAnd(LOGICAL,1777)
    assign redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_enaAnd_q = redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_sticky_ena_q & VCC_q;

    // redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt(COUNTER,1769)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_i <= 3'd0;
            redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_i == 3'd5)
            begin
                redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_i <= $unsigned(redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_i <= $unsigned(redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_q = redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_i[2:0];

    // redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_wraddr(REG,1770)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_wraddr_q <= $unsigned(redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_q);
        end
    end

    // redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem(DUALMEM,1768)
    assign redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_ia = $unsigned(in_c1_eni237_135_tpl);
    assign redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_aa = redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_wraddr_q;
    assign redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_ab = redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_rdcnt_q;
    assign redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_dmem (
        .clocken1(redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_aa),
        .data_a(redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_ab),
        .q_b(redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_q = redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_iq[31:0];

    // redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_notEnable(LOGICAL,1764)
    assign redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_nor(LOGICAL,1765)
    assign redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_nor_q = ~ (redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_notEnable_q | redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_sticky_ena_q);

    // redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_last(CONSTANT,1761)
    assign redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_last_q = $unsigned(4'b0100);

    // redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_cmp(LOGICAL,1762)
    assign redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_cmp_b = {1'b0, redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_q};
    assign redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_cmp_q = $unsigned(redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_last_q == redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_cmpReg(REG,1763)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_cmpReg_q <= $unsigned(redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_cmp_q);
        end
    end

    // redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_sticky_ena(REG,1766)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_nor_q == 1'b1)
        begin
            redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_sticky_ena_q <= $unsigned(redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_cmpReg_q);
        end
    end

    // redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_enaAnd(LOGICAL,1767)
    assign redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_enaAnd_q = redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_sticky_ena_q & VCC_q;

    // redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt(COUNTER,1759)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_i <= 3'd0;
            redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_i == 3'd4)
            begin
                redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_i <= $unsigned(redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_i <= $unsigned(redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_q = redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_i[2:0];

    // redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_wraddr(REG,1760)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_wraddr_q <= $unsigned(redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_q);
        end
    end

    // redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem(DUALMEM,1758)
    assign redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_ia = $unsigned(in_c1_eni237_133_tpl);
    assign redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_aa = redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_wraddr_q;
    assign redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_ab = redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_rdcnt_q;
    assign redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_dmem (
        .clocken1(redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_aa),
        .data_a(redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_ab),
        .q_b(redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_q = redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_iq[31:0];

    // redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_outputreg0(DELAY,1757)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_outputreg0_q <= '0;
        end
        else
        begin
            redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_outputreg0_q <= $unsigned(redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_mem_q);
        end
    end

    // redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_notEnable(LOGICAL,1753)
    assign redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_nor(LOGICAL,1754)
    assign redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_nor_q = ~ (redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_notEnable_q | redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_sticky_ena_q);

    // redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_last(CONSTANT,1750)
    assign redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_last_q = $unsigned(4'b0100);

    // redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_cmp(LOGICAL,1751)
    assign redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_cmp_b = {1'b0, redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_q};
    assign redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_cmp_q = $unsigned(redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_last_q == redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_cmpReg(REG,1752)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_cmpReg_q <= $unsigned(redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_cmp_q);
        end
    end

    // redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_sticky_ena(REG,1755)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_nor_q == 1'b1)
        begin
            redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_sticky_ena_q <= $unsigned(redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_cmpReg_q);
        end
    end

    // redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_enaAnd(LOGICAL,1756)
    assign redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_enaAnd_q = redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_sticky_ena_q & VCC_q;

    // redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt(COUNTER,1748)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_i <= 3'd0;
            redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_i == 3'd4)
            begin
                redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_i <= $unsigned(redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_i <= $unsigned(redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_q = redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_i[2:0];

    // redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_wraddr(REG,1749)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_wraddr_q <= $unsigned(redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_q);
        end
    end

    // redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem(DUALMEM,1747)
    assign redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_ia = $unsigned(in_c1_eni237_131_tpl);
    assign redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_aa = redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_wraddr_q;
    assign redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_ab = redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_rdcnt_q;
    assign redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_dmem (
        .clocken1(redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_aa),
        .data_a(redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_ab),
        .q_b(redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_q = redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_iq[31:0];

    // redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_outputreg0(DELAY,1746)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_outputreg0_q <= '0;
        end
        else
        begin
            redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_outputreg0_q <= $unsigned(redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_mem_q);
        end
    end

    // redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_notEnable(LOGICAL,1742)
    assign redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_nor(LOGICAL,1743)
    assign redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_nor_q = ~ (redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_notEnable_q | redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_sticky_ena_q);

    // redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_last(CONSTANT,1739)
    assign redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_last_q = $unsigned(4'b0100);

    // redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_cmp(LOGICAL,1740)
    assign redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_cmp_b = {1'b0, redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_q};
    assign redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_cmp_q = $unsigned(redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_last_q == redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_cmpReg(REG,1741)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_cmpReg_q <= $unsigned(redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_cmp_q);
        end
    end

    // redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_sticky_ena(REG,1744)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_nor_q == 1'b1)
        begin
            redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_sticky_ena_q <= $unsigned(redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_cmpReg_q);
        end
    end

    // redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_enaAnd(LOGICAL,1745)
    assign redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_enaAnd_q = redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_sticky_ena_q & VCC_q;

    // redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt(COUNTER,1737)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_i <= 3'd0;
            redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_i == 3'd4)
            begin
                redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_i <= $unsigned(redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_i <= $unsigned(redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_q = redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_i[2:0];

    // redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_wraddr(REG,1738)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_wraddr_q <= $unsigned(redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_q);
        end
    end

    // redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem(DUALMEM,1736)
    assign redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_ia = $unsigned(in_c1_eni237_129_tpl);
    assign redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_aa = redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_wraddr_q;
    assign redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_ab = redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_rdcnt_q;
    assign redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_dmem (
        .clocken1(redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_aa),
        .data_a(redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_ab),
        .q_b(redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_q = redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_iq[31:0];

    // redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_outputreg0(DELAY,1735)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_outputreg0_q <= '0;
        end
        else
        begin
            redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_outputreg0_q <= $unsigned(redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_mem_q);
        end
    end

    // redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_notEnable(LOGICAL,1731)
    assign redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_nor(LOGICAL,1732)
    assign redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_nor_q = ~ (redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_notEnable_q | redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_sticky_ena_q);

    // redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_last(CONSTANT,1728)
    assign redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_cmp(LOGICAL,1729)
    assign redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_cmp_b = {1'b0, redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_q};
    assign redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_cmp_q = $unsigned(redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_last_q == redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_cmpReg(REG,1730)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_cmpReg_q <= $unsigned(redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_cmp_q);
        end
    end

    // redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_sticky_ena(REG,1733)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_nor_q == 1'b1)
        begin
            redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_sticky_ena_q <= $unsigned(redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_cmpReg_q);
        end
    end

    // redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_enaAnd(LOGICAL,1734)
    assign redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_enaAnd_q = redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_sticky_ena_q & VCC_q;

    // redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt(COUNTER,1726)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_i <= 3'd0;
            redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_i == 3'd4)
            begin
                redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_i <= $unsigned(redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_i <= $unsigned(redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_q = redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_i[2:0];

    // redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_wraddr(REG,1727)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_wraddr_q <= $unsigned(redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_q);
        end
    end

    // redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem(DUALMEM,1725)
    assign redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_ia = $unsigned(in_c1_eni237_127_tpl);
    assign redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_aa = redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_wraddr_q;
    assign redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_ab = redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_rdcnt_q;
    assign redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_dmem (
        .clocken1(redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_aa),
        .data_a(redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_ab),
        .q_b(redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_q = redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_iq[31:0];

    // redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_notEnable(LOGICAL,1721)
    assign redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_nor(LOGICAL,1722)
    assign redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_nor_q = ~ (redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_notEnable_q | redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_sticky_ena_q);

    // redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_last(CONSTANT,1718)
    assign redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_cmp(LOGICAL,1719)
    assign redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_cmp_b = {1'b0, redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_q};
    assign redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_cmp_q = $unsigned(redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_last_q == redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_cmpReg(REG,1720)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_cmpReg_q <= $unsigned(redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_cmp_q);
        end
    end

    // redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_sticky_ena(REG,1723)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_nor_q == 1'b1)
        begin
            redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_sticky_ena_q <= $unsigned(redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_cmpReg_q);
        end
    end

    // redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_enaAnd(LOGICAL,1724)
    assign redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_enaAnd_q = redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_sticky_ena_q & VCC_q;

    // redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt(COUNTER,1716)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_i <= 3'd0;
            redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_i == 3'd4)
            begin
                redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_i <= $unsigned(redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_i <= $unsigned(redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_q = redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_i[2:0];

    // redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_wraddr(REG,1717)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_wraddr_q <= $unsigned(redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_q);
        end
    end

    // redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem(DUALMEM,1715)
    assign redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_ia = $unsigned(in_c1_eni237_125_tpl);
    assign redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_aa = redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_wraddr_q;
    assign redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_ab = redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_rdcnt_q;
    assign redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_dmem (
        .clocken1(redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_aa),
        .data_a(redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_ab),
        .q_b(redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_q = redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_iq[31:0];

    // redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_notEnable(LOGICAL,1679)
    assign redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_nor(LOGICAL,1680)
    assign redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_nor_q = ~ (redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_notEnable_q | redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_sticky_ena_q);

    // redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_last(CONSTANT,1676)
    assign redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_last_q = $unsigned(3'b011);

    // redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_cmp(LOGICAL,1677)
    assign redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_cmp_q = $unsigned(redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_last_q == redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_q ? 1'b1 : 1'b0);

    // redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_cmpReg(REG,1678)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_cmpReg_q <= $unsigned(redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_cmp_q);
        end
    end

    // redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_sticky_ena(REG,1681)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_nor_q == 1'b1)
        begin
            redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_sticky_ena_q <= $unsigned(redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_cmpReg_q);
        end
    end

    // redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_enaAnd(LOGICAL,1682)
    assign redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_enaAnd_q = redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_sticky_ena_q & VCC_q;

    // redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt(COUNTER,1674)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_i <= 3'd0;
            redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_i == 3'd3)
            begin
                redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_i <= $unsigned(redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_i <= $unsigned(redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_q = redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_i[2:0];

    // redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_wraddr(REG,1675)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_wraddr_q <= $unsigned(redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_q);
        end
    end

    // redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem(DUALMEM,1673)
    assign redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_ia = $unsigned(in_c1_eni237_120_tpl);
    assign redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_aa = redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_wraddr_q;
    assign redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_ab = redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_rdcnt_q;
    assign redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_dmem (
        .clocken1(redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_aa),
        .data_a(redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_ab),
        .q_b(redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_q = redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_iq[31:0];

    // redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_outputreg0(DELAY,1672)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_outputreg0_q <= '0;
        end
        else
        begin
            redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_outputreg0_q <= $unsigned(redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_mem_q);
        end
    end

    // redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_notEnable(LOGICAL,1668)
    assign redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_nor(LOGICAL,1669)
    assign redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_nor_q = ~ (redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_notEnable_q | redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_sticky_ena_q);

    // redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_last(CONSTANT,1665)
    assign redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_last_q = $unsigned(3'b011);

    // redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_cmp(LOGICAL,1666)
    assign redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_cmp_q = $unsigned(redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_last_q == redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_q ? 1'b1 : 1'b0);

    // redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_cmpReg(REG,1667)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_cmpReg_q <= $unsigned(redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_cmp_q);
        end
    end

    // redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_sticky_ena(REG,1670)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_nor_q == 1'b1)
        begin
            redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_sticky_ena_q <= $unsigned(redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_cmpReg_q);
        end
    end

    // redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_enaAnd(LOGICAL,1671)
    assign redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_enaAnd_q = redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_sticky_ena_q & VCC_q;

    // redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt(COUNTER,1663)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_i <= 3'd0;
            redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_i == 3'd3)
            begin
                redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_i <= $unsigned(redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_i <= $unsigned(redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_q = redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_i[2:0];

    // redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_wraddr(REG,1664)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_wraddr_q <= $unsigned(redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_q);
        end
    end

    // redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem(DUALMEM,1662)
    assign redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_ia = $unsigned(in_c1_eni237_118_tpl);
    assign redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_aa = redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_wraddr_q;
    assign redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_ab = redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_rdcnt_q;
    assign redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_dmem (
        .clocken1(redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_aa),
        .data_a(redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_ab),
        .q_b(redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_q = redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_iq[31:0];

    // redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_outputreg0(DELAY,1661)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_outputreg0_q <= '0;
        end
        else
        begin
            redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_outputreg0_q <= $unsigned(redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_mem_q);
        end
    end

    // redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_notEnable(LOGICAL,1657)
    assign redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_nor(LOGICAL,1658)
    assign redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_nor_q = ~ (redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_notEnable_q | redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_sticky_ena_q);

    // redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_last(CONSTANT,1654)
    assign redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_cmp(LOGICAL,1655)
    assign redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_cmp_q = $unsigned(redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_last_q == redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_cmpReg(REG,1656)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_cmpReg_q <= $unsigned(redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_cmp_q);
        end
    end

    // redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_sticky_ena(REG,1659)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_nor_q == 1'b1)
        begin
            redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_sticky_ena_q <= $unsigned(redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_cmpReg_q);
        end
    end

    // redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_enaAnd(LOGICAL,1660)
    assign redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_enaAnd_q = redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_sticky_ena_q & VCC_q;

    // redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt(COUNTER,1652)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_i <= 3'd0;
            redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_i == 3'd3)
            begin
                redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_i <= $unsigned(redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_i <= $unsigned(redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_q = redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_i[2:0];

    // redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_wraddr(REG,1653)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_wraddr_q <= $unsigned(redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_q);
        end
    end

    // redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem(DUALMEM,1651)
    assign redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_ia = $unsigned(in_c1_eni237_116_tpl);
    assign redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_aa = redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_wraddr_q;
    assign redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_ab = redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_rdcnt_q;
    assign redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_dmem (
        .clocken1(redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_aa),
        .data_a(redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_ab),
        .q_b(redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_q = redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_iq[31:0];

    // redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_notEnable(LOGICAL,1647)
    assign redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_nor(LOGICAL,1648)
    assign redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_nor_q = ~ (redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_notEnable_q | redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_sticky_ena_q);

    // redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_last(CONSTANT,1644)
    assign redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_cmp(LOGICAL,1645)
    assign redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_cmp_q = $unsigned(redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_last_q == redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_cmpReg(REG,1646)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_cmpReg_q <= $unsigned(redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_cmp_q);
        end
    end

    // redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_sticky_ena(REG,1649)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_nor_q == 1'b1)
        begin
            redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_sticky_ena_q <= $unsigned(redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_cmpReg_q);
        end
    end

    // redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_enaAnd(LOGICAL,1650)
    assign redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_enaAnd_q = redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_sticky_ena_q & VCC_q;

    // redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt(COUNTER,1642)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_i <= 3'd0;
            redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_i == 3'd3)
            begin
                redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_i <= $unsigned(redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_i <= $unsigned(redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_q = redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_i[2:0];

    // redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_wraddr(REG,1643)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_wraddr_q <= $unsigned(redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_q);
        end
    end

    // redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem(DUALMEM,1641)
    assign redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_ia = $unsigned(in_c1_eni237_114_tpl);
    assign redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_aa = redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_wraddr_q;
    assign redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_ab = redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_rdcnt_q;
    assign redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_dmem (
        .clocken1(redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_aa),
        .data_a(redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_ab),
        .q_b(redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_q = redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_iq[31:0];

    // redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_notEnable(LOGICAL,1637)
    assign redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_nor(LOGICAL,1638)
    assign redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_nor_q = ~ (redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_notEnable_q | redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_sticky_ena_q);

    // redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_last(CONSTANT,1634)
    assign redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_cmp(LOGICAL,1635)
    assign redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_cmp_q = $unsigned(redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_last_q == redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_cmpReg(REG,1636)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_cmpReg_q <= $unsigned(redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_cmp_q);
        end
    end

    // redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_sticky_ena(REG,1639)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_nor_q == 1'b1)
        begin
            redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_sticky_ena_q <= $unsigned(redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_cmpReg_q);
        end
    end

    // redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_enaAnd(LOGICAL,1640)
    assign redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_enaAnd_q = redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_sticky_ena_q & VCC_q;

    // redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt(COUNTER,1632)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_i <= 3'd0;
            redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_i == 3'd3)
            begin
                redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_i <= $unsigned(redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_i <= $unsigned(redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_q = redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_i[2:0];

    // redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_wraddr(REG,1633)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_wraddr_q <= $unsigned(redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_q);
        end
    end

    // redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem(DUALMEM,1631)
    assign redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_ia = $unsigned(in_c1_eni237_112_tpl);
    assign redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_aa = redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_wraddr_q;
    assign redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_ab = redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_rdcnt_q;
    assign redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_dmem (
        .clocken1(redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_aa),
        .data_a(redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_ab),
        .q_b(redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_q = redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_iq[31:0];

    // redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_notEnable(LOGICAL,1627)
    assign redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_nor(LOGICAL,1628)
    assign redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_nor_q = ~ (redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_notEnable_q | redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_sticky_ena_q);

    // redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_last(CONSTANT,1624)
    assign redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_last_q = $unsigned(3'b010);

    // redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_cmp(LOGICAL,1625)
    assign redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_cmp_b = {1'b0, redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_rdcnt_q};
    assign redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_cmp_q = $unsigned(redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_last_q == redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_cmp_b ? 1'b1 : 1'b0);

    // redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_cmpReg(REG,1626)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_cmpReg_q <= $unsigned(redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_cmp_q);
        end
    end

    // redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_sticky_ena(REG,1629)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_nor_q == 1'b1)
        begin
            redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_sticky_ena_q <= $unsigned(redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_cmpReg_q);
        end
    end

    // redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_enaAnd(LOGICAL,1630)
    assign redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_enaAnd_q = redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_sticky_ena_q & VCC_q;

    // redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_rdcnt(COUNTER,1622)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_rdcnt_i <= $unsigned(redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_rdcnt_q = redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_rdcnt_i[1:0];

    // redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_wraddr(REG,1623)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_wraddr_q <= $unsigned(redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_rdcnt_q);
        end
    end

    // redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem(DUALMEM,1621)
    assign redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_ia = $unsigned(in_c1_eni237_110_tpl);
    assign redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_aa = redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_wraddr_q;
    assign redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_ab = redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_rdcnt_q;
    assign redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_dmem (
        .clocken1(redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_aa),
        .data_a(redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_ab),
        .q_b(redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_q = redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_iq[31:0];

    // redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_outputreg0(DELAY,1620)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_outputreg0_q <= '0;
        end
        else
        begin
            redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_outputreg0_q <= $unsigned(redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_mem_q);
        end
    end

    // redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_notEnable(LOGICAL,1616)
    assign redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_nor(LOGICAL,1617)
    assign redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_nor_q = ~ (redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_notEnable_q | redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_sticky_ena_q);

    // redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_last(CONSTANT,1613)
    assign redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_last_q = $unsigned(3'b010);

    // redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_cmp(LOGICAL,1614)
    assign redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_cmp_b = {1'b0, redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_rdcnt_q};
    assign redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_cmp_q = $unsigned(redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_last_q == redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_cmp_b ? 1'b1 : 1'b0);

    // redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_cmpReg(REG,1615)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_cmpReg_q <= $unsigned(redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_cmp_q);
        end
    end

    // redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_sticky_ena(REG,1618)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_nor_q == 1'b1)
        begin
            redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_sticky_ena_q <= $unsigned(redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_cmpReg_q);
        end
    end

    // redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_enaAnd(LOGICAL,1619)
    assign redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_enaAnd_q = redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_sticky_ena_q & VCC_q;

    // redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_rdcnt(COUNTER,1611)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_rdcnt_i <= $unsigned(redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_rdcnt_q = redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_rdcnt_i[1:0];

    // redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_wraddr(REG,1612)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_wraddr_q <= $unsigned(redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_rdcnt_q);
        end
    end

    // redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem(DUALMEM,1610)
    assign redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_ia = $unsigned(in_c1_eni237_108_tpl);
    assign redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_aa = redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_wraddr_q;
    assign redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_ab = redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_rdcnt_q;
    assign redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_dmem (
        .clocken1(redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_aa),
        .data_a(redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_ab),
        .q_b(redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_q = redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_iq[31:0];

    // redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_outputreg0(DELAY,1609)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_outputreg0_q <= '0;
        end
        else
        begin
            redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_outputreg0_q <= $unsigned(redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_mem_q);
        end
    end

    // redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_notEnable(LOGICAL,1605)
    assign redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_nor(LOGICAL,1606)
    assign redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_nor_q = ~ (redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_notEnable_q | redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_sticky_ena_q);

    // redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_last(CONSTANT,1602)
    assign redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_last_q = $unsigned(3'b010);

    // redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_cmp(LOGICAL,1603)
    assign redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_cmp_b = {1'b0, redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_rdcnt_q};
    assign redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_cmp_q = $unsigned(redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_last_q == redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_cmp_b ? 1'b1 : 1'b0);

    // redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_cmpReg(REG,1604)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_cmpReg_q <= $unsigned(redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_cmp_q);
        end
    end

    // redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_sticky_ena(REG,1607)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_nor_q == 1'b1)
        begin
            redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_sticky_ena_q <= $unsigned(redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_cmpReg_q);
        end
    end

    // redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_enaAnd(LOGICAL,1608)
    assign redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_enaAnd_q = redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_sticky_ena_q & VCC_q;

    // redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_rdcnt(COUNTER,1600)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_rdcnt_i <= $unsigned(redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_rdcnt_q = redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_rdcnt_i[1:0];

    // redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_wraddr(REG,1601)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_wraddr_q <= $unsigned(redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_rdcnt_q);
        end
    end

    // redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem(DUALMEM,1599)
    assign redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_ia = $unsigned(in_c1_eni237_106_tpl);
    assign redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_aa = redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_wraddr_q;
    assign redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_ab = redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_rdcnt_q;
    assign redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_dmem (
        .clocken1(redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_aa),
        .data_a(redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_ab),
        .q_b(redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_q = redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_iq[31:0];

    // redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_outputreg0(DELAY,1598)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_outputreg0_q <= '0;
        end
        else
        begin
            redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_outputreg0_q <= $unsigned(redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_mem_q);
        end
    end

    // redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_notEnable(LOGICAL,1594)
    assign redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_nor(LOGICAL,1595)
    assign redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_nor_q = ~ (redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_notEnable_q | redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_sticky_ena_q);

    // redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_last(CONSTANT,1591)
    assign redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_last_q = $unsigned(3'b010);

    // redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_cmp(LOGICAL,1592)
    assign redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_cmp_b = {1'b0, redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_rdcnt_q};
    assign redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_cmp_q = $unsigned(redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_last_q == redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_cmp_b ? 1'b1 : 1'b0);

    // redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_cmpReg(REG,1593)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_cmpReg_q <= $unsigned(redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_cmp_q);
        end
    end

    // redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_sticky_ena(REG,1596)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_nor_q == 1'b1)
        begin
            redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_sticky_ena_q <= $unsigned(redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_cmpReg_q);
        end
    end

    // redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_enaAnd(LOGICAL,1597)
    assign redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_enaAnd_q = redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_sticky_ena_q & VCC_q;

    // redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_rdcnt(COUNTER,1589)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_rdcnt_i <= $unsigned(redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_rdcnt_q = redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_rdcnt_i[1:0];

    // redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_wraddr(REG,1590)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_wraddr_q <= $unsigned(redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_rdcnt_q);
        end
    end

    // redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem(DUALMEM,1588)
    assign redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_ia = $unsigned(in_c1_eni237_104_tpl);
    assign redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_aa = redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_wraddr_q;
    assign redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_ab = redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_rdcnt_q;
    assign redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_dmem (
        .clocken1(redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_aa),
        .data_a(redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_ab),
        .q_b(redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_q = redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_iq[31:0];

    // redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_outputreg0(DELAY,1587)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_outputreg0_q <= '0;
        end
        else
        begin
            redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_outputreg0_q <= $unsigned(redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_mem_q);
        end
    end

    // redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_notEnable(LOGICAL,1583)
    assign redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_nor(LOGICAL,1584)
    assign redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_nor_q = ~ (redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_notEnable_q | redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_sticky_ena_q);

    // redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_last(CONSTANT,1580)
    assign redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_cmp(LOGICAL,1581)
    assign redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_cmp_b = {1'b0, redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_rdcnt_q};
    assign redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_cmp_q = $unsigned(redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_last_q == redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_cmpReg(REG,1582)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_cmpReg_q <= $unsigned(redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_cmp_q);
        end
    end

    // redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_sticky_ena(REG,1585)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_nor_q == 1'b1)
        begin
            redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_sticky_ena_q <= $unsigned(redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_cmpReg_q);
        end
    end

    // redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_enaAnd(LOGICAL,1586)
    assign redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_enaAnd_q = redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_sticky_ena_q & VCC_q;

    // redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_rdcnt(COUNTER,1578)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_rdcnt_i <= $unsigned(redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_rdcnt_q = redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_rdcnt_i[1:0];

    // redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_wraddr(REG,1579)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_wraddr_q <= $unsigned(redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_rdcnt_q);
        end
    end

    // redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem(DUALMEM,1577)
    assign redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_ia = $unsigned(in_c1_eni237_102_tpl);
    assign redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_aa = redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_wraddr_q;
    assign redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_ab = redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_rdcnt_q;
    assign redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_dmem (
        .clocken1(redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_aa),
        .data_a(redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_ab),
        .q_b(redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_q = redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_iq[31:0];

    // redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_notEnable(LOGICAL,1573)
    assign redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_nor(LOGICAL,1574)
    assign redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_nor_q = ~ (redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_notEnable_q | redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_sticky_ena_q);

    // redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_last(CONSTANT,1570)
    assign redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_cmp(LOGICAL,1571)
    assign redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_cmp_b = {1'b0, redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_rdcnt_q};
    assign redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_cmp_q = $unsigned(redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_last_q == redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_cmpReg(REG,1572)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_cmpReg_q <= $unsigned(redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_cmp_q);
        end
    end

    // redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_sticky_ena(REG,1575)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_nor_q == 1'b1)
        begin
            redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_sticky_ena_q <= $unsigned(redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_cmpReg_q);
        end
    end

    // redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_enaAnd(LOGICAL,1576)
    assign redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_enaAnd_q = redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_sticky_ena_q & VCC_q;

    // redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_rdcnt(COUNTER,1568)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_rdcnt_i <= $unsigned(redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_rdcnt_q = redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_rdcnt_i[1:0];

    // redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_wraddr(REG,1569)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_wraddr_q <= $unsigned(redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_rdcnt_q);
        end
    end

    // redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem(DUALMEM,1567)
    assign redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_ia = $unsigned(in_c1_eni237_100_tpl);
    assign redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_aa = redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_wraddr_q;
    assign redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_ab = redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_rdcnt_q;
    assign redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_dmem (
        .clocken1(redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_aa),
        .data_a(redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_ab),
        .q_b(redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_q = redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_iq[31:0];

    // redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_notEnable(LOGICAL,1531)
    assign redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_nor(LOGICAL,1532)
    assign redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_nor_q = ~ (redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_notEnable_q | redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_sticky_ena_q);

    // redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_last(CONSTANT,1528)
    assign redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_last_q = $unsigned(2'b01);

    // redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_cmp(LOGICAL,1529)
    assign redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_cmp_q = $unsigned(redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_last_q == redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_q ? 1'b1 : 1'b0);

    // redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_cmpReg(REG,1530)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_cmpReg_q <= $unsigned(redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_cmp_q);
        end
    end

    // redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_sticky_ena(REG,1533)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_nor_q == 1'b1)
        begin
            redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_sticky_ena_q <= $unsigned(redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_cmpReg_q);
        end
    end

    // redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_enaAnd(LOGICAL,1534)
    assign redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_enaAnd_q = redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_sticky_ena_q & VCC_q;

    // redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt(COUNTER,1526)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_i <= 2'd0;
            redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_i == 2'd1)
            begin
                redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_eq <= 1'b0;
            end
            if (redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_eq == 1'b1)
            begin
                redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_i <= $unsigned(redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_i <= $unsigned(redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_q = redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_i[1:0];

    // redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_wraddr(REG,1527)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_wraddr_q <= $unsigned(redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_q);
        end
    end

    // redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem(DUALMEM,1525)
    assign redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_ia = $unsigned(in_c1_eni237_95_tpl);
    assign redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_aa = redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_wraddr_q;
    assign redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_ab = redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_rdcnt_q;
    assign redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_dmem (
        .clocken1(redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_aa),
        .data_a(redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_ab),
        .q_b(redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_q = redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_iq[31:0];

    // redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_outputreg0(DELAY,1524)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_outputreg0_q <= '0;
        end
        else
        begin
            redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_outputreg0_q <= $unsigned(redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_mem_q);
        end
    end

    // redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_notEnable(LOGICAL,1520)
    assign redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_nor(LOGICAL,1521)
    assign redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_nor_q = ~ (redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_notEnable_q | redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_sticky_ena_q);

    // redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_last(CONSTANT,1517)
    assign redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_last_q = $unsigned(2'b01);

    // redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_cmp(LOGICAL,1518)
    assign redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_cmp_q = $unsigned(redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_last_q == redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_q ? 1'b1 : 1'b0);

    // redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_cmpReg(REG,1519)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_cmpReg_q <= $unsigned(redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_cmp_q);
        end
    end

    // redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_sticky_ena(REG,1522)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_nor_q == 1'b1)
        begin
            redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_sticky_ena_q <= $unsigned(redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_cmpReg_q);
        end
    end

    // redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_enaAnd(LOGICAL,1523)
    assign redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_enaAnd_q = redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_sticky_ena_q & VCC_q;

    // redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt(COUNTER,1515)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_i <= 2'd0;
            redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_i == 2'd1)
            begin
                redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_eq <= 1'b0;
            end
            if (redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_eq == 1'b1)
            begin
                redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_i <= $unsigned(redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_i <= $unsigned(redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_q = redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_i[1:0];

    // redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_wraddr(REG,1516)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_wraddr_q <= $unsigned(redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_q);
        end
    end

    // redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem(DUALMEM,1514)
    assign redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_ia = $unsigned(in_c1_eni237_93_tpl);
    assign redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_aa = redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_wraddr_q;
    assign redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_ab = redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_rdcnt_q;
    assign redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_dmem (
        .clocken1(redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_aa),
        .data_a(redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_ab),
        .q_b(redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_q = redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_iq[31:0];

    // redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_outputreg0(DELAY,1513)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_outputreg0_q <= '0;
        end
        else
        begin
            redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_outputreg0_q <= $unsigned(redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_mem_q);
        end
    end

    // redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_notEnable(LOGICAL,1509)
    assign redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_nor(LOGICAL,1510)
    assign redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_nor_q = ~ (redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_notEnable_q | redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_sticky_ena_q);

    // redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_last(CONSTANT,1506)
    assign redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_last_q = $unsigned(2'b01);

    // redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_cmp(LOGICAL,1507)
    assign redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_cmp_q = $unsigned(redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_last_q == redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_q ? 1'b1 : 1'b0);

    // redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_cmpReg(REG,1508)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_cmpReg_q <= $unsigned(redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_cmp_q);
        end
    end

    // redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_sticky_ena(REG,1511)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_nor_q == 1'b1)
        begin
            redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_sticky_ena_q <= $unsigned(redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_cmpReg_q);
        end
    end

    // redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_enaAnd(LOGICAL,1512)
    assign redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_enaAnd_q = redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_sticky_ena_q & VCC_q;

    // redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt(COUNTER,1504)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_i <= 2'd0;
            redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_i == 2'd1)
            begin
                redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_eq <= 1'b0;
            end
            if (redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_eq == 1'b1)
            begin
                redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_i <= $unsigned(redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_i <= $unsigned(redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_q = redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_i[1:0];

    // redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_wraddr(REG,1505)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_wraddr_q <= $unsigned(redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_q);
        end
    end

    // redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem(DUALMEM,1503)
    assign redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_ia = $unsigned(in_c1_eni237_91_tpl);
    assign redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_aa = redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_wraddr_q;
    assign redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_ab = redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_rdcnt_q;
    assign redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_dmem (
        .clocken1(redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_aa),
        .data_a(redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_ab),
        .q_b(redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_q = redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_iq[31:0];

    // redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_notEnable(LOGICAL,1499)
    assign redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_nor(LOGICAL,1500)
    assign redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_nor_q = ~ (redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_notEnable_q | redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_sticky_ena_q);

    // redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_last(CONSTANT,1496)
    assign redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_last_q = $unsigned(2'b01);

    // redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_cmp(LOGICAL,1497)
    assign redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_cmp_q = $unsigned(redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_last_q == redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_q ? 1'b1 : 1'b0);

    // redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_cmpReg(REG,1498)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_cmpReg_q <= $unsigned(redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_cmp_q);
        end
    end

    // redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_sticky_ena(REG,1501)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_nor_q == 1'b1)
        begin
            redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_sticky_ena_q <= $unsigned(redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_cmpReg_q);
        end
    end

    // redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_enaAnd(LOGICAL,1502)
    assign redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_enaAnd_q = redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_sticky_ena_q & VCC_q;

    // redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt(COUNTER,1494)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_i <= 2'd0;
            redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_i == 2'd1)
            begin
                redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_eq <= 1'b0;
            end
            if (redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_eq == 1'b1)
            begin
                redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_i <= $unsigned(redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_i <= $unsigned(redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_q = redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_i[1:0];

    // redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_wraddr(REG,1495)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_wraddr_q <= $unsigned(redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_q);
        end
    end

    // redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem(DUALMEM,1493)
    assign redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_ia = $unsigned(in_c1_eni237_89_tpl);
    assign redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_aa = redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_wraddr_q;
    assign redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_ab = redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_rdcnt_q;
    assign redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_dmem (
        .clocken1(redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_aa),
        .data_a(redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_ab),
        .q_b(redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_q = redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_iq[31:0];

    // redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_notEnable(LOGICAL,1489)
    assign redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_nor(LOGICAL,1490)
    assign redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_nor_q = ~ (redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_notEnable_q | redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_sticky_ena_q);

    // redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_last(CONSTANT,1486)
    assign redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_last_q = $unsigned(2'b01);

    // redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_cmp(LOGICAL,1487)
    assign redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_cmp_q = $unsigned(redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_last_q == redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_q ? 1'b1 : 1'b0);

    // redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_cmpReg(REG,1488)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_cmpReg_q <= $unsigned(redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_cmp_q);
        end
    end

    // redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_sticky_ena(REG,1491)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_nor_q == 1'b1)
        begin
            redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_sticky_ena_q <= $unsigned(redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_cmpReg_q);
        end
    end

    // redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_enaAnd(LOGICAL,1492)
    assign redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_enaAnd_q = redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_sticky_ena_q & VCC_q;

    // redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt(COUNTER,1484)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_i <= 2'd0;
            redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_i == 2'd1)
            begin
                redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_eq <= 1'b0;
            end
            if (redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_eq == 1'b1)
            begin
                redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_i <= $unsigned(redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_i <= $unsigned(redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_q = redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_i[1:0];

    // redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_wraddr(REG,1485)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_wraddr_q <= $unsigned(redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_q);
        end
    end

    // redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem(DUALMEM,1483)
    assign redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_ia = $unsigned(in_c1_eni237_87_tpl);
    assign redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_aa = redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_wraddr_q;
    assign redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_ab = redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_rdcnt_q;
    assign redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_dmem (
        .clocken1(redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_aa),
        .data_a(redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_ab),
        .q_b(redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_q = redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_iq[31:0];

    // redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_notEnable(LOGICAL,1479)
    assign redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_nor(LOGICAL,1480)
    assign redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_nor_q = ~ (redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_notEnable_q | redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_sticky_ena_q);

    // redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_cmpReg(REG,1478)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_sticky_ena(REG,1481)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_nor_q == 1'b1)
        begin
            redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_sticky_ena_q <= $unsigned(redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_cmpReg_q);
        end
    end

    // redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_enaAnd(LOGICAL,1482)
    assign redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_enaAnd_q = redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_sticky_ena_q & VCC_q;

    // redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_rdcnt(COUNTER,1476)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_rdcnt_i <= $unsigned(redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_rdcnt_q = redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_rdcnt_i[0:0];

    // redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_wraddr(REG,1477)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_wraddr_q <= $unsigned(redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_rdcnt_q);
        end
    end

    // redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem(DUALMEM,1475)
    assign redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_ia = $unsigned(in_c1_eni237_85_tpl);
    assign redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_aa = redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_wraddr_q;
    assign redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_ab = redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_rdcnt_q;
    assign redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_dmem (
        .clocken1(redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_aa),
        .data_a(redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_ab),
        .q_b(redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_q = redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_iq[31:0];

    // redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_outputreg0(DELAY,1474)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_outputreg0_q <= $unsigned(redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_mem_q);
        end
    end

    // redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_notEnable(LOGICAL,1470)
    assign redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_nor(LOGICAL,1471)
    assign redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_nor_q = ~ (redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_notEnable_q | redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_sticky_ena_q);

    // redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_cmpReg(REG,1469)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_sticky_ena(REG,1472)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_nor_q == 1'b1)
        begin
            redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_sticky_ena_q <= $unsigned(redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_cmpReg_q);
        end
    end

    // redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_enaAnd(LOGICAL,1473)
    assign redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_enaAnd_q = redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_sticky_ena_q & VCC_q;

    // redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_rdcnt(COUNTER,1467)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_rdcnt_i <= $unsigned(redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_rdcnt_q = redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_rdcnt_i[0:0];

    // redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_wraddr(REG,1468)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_wraddr_q <= $unsigned(redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_rdcnt_q);
        end
    end

    // redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem(DUALMEM,1466)
    assign redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_ia = $unsigned(in_c1_eni237_83_tpl);
    assign redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_aa = redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_wraddr_q;
    assign redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_ab = redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_rdcnt_q;
    assign redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_dmem (
        .clocken1(redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_aa),
        .data_a(redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_ab),
        .q_b(redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_q = redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_iq[31:0];

    // redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_outputreg0(DELAY,1465)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_outputreg0_q <= $unsigned(redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_mem_q);
        end
    end

    // redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_notEnable(LOGICAL,1461)
    assign redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_nor(LOGICAL,1462)
    assign redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_nor_q = ~ (redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_notEnable_q | redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_sticky_ena_q);

    // redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_cmpReg(REG,1460)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_sticky_ena(REG,1463)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_nor_q == 1'b1)
        begin
            redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_sticky_ena_q <= $unsigned(redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_cmpReg_q);
        end
    end

    // redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_enaAnd(LOGICAL,1464)
    assign redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_enaAnd_q = redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_sticky_ena_q & VCC_q;

    // redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_rdcnt(COUNTER,1458)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_rdcnt_i <= $unsigned(redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_rdcnt_q = redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_rdcnt_i[0:0];

    // redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_wraddr(REG,1459)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_wraddr_q <= $unsigned(redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_rdcnt_q);
        end
    end

    // redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem(DUALMEM,1457)
    assign redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_ia = $unsigned(in_c1_eni237_81_tpl);
    assign redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_aa = redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_wraddr_q;
    assign redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_ab = redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_rdcnt_q;
    assign redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_dmem (
        .clocken1(redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_aa),
        .data_a(redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_ab),
        .q_b(redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_q = redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_iq[31:0];

    // redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_outputreg0(DELAY,1456)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_outputreg0_q <= $unsigned(redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_mem_q);
        end
    end

    // redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_notEnable(LOGICAL,1452)
    assign redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_nor(LOGICAL,1453)
    assign redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_nor_q = ~ (redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_notEnable_q | redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_sticky_ena_q);

    // redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_cmpReg(REG,1451)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_sticky_ena(REG,1454)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_nor_q == 1'b1)
        begin
            redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_sticky_ena_q <= $unsigned(redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_cmpReg_q);
        end
    end

    // redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_enaAnd(LOGICAL,1455)
    assign redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_enaAnd_q = redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_sticky_ena_q & VCC_q;

    // redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_rdcnt(COUNTER,1449)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_rdcnt_i <= $unsigned(redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_rdcnt_q = redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_rdcnt_i[0:0];

    // redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_wraddr(REG,1450)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_wraddr_q <= $unsigned(redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_rdcnt_q);
        end
    end

    // redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem(DUALMEM,1448)
    assign redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_ia = $unsigned(in_c1_eni237_79_tpl);
    assign redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_aa = redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_wraddr_q;
    assign redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_ab = redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_rdcnt_q;
    assign redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_dmem (
        .clocken1(redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_aa),
        .data_a(redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_ab),
        .q_b(redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_q = redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_iq[31:0];

    // redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_outputreg0(DELAY,1447)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_outputreg0_q <= $unsigned(redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_mem_q);
        end
    end

    // redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_notEnable(LOGICAL,1443)
    assign redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_nor(LOGICAL,1444)
    assign redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_nor_q = ~ (redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_notEnable_q | redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_sticky_ena_q);

    // redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_cmpReg(REG,1442)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_sticky_ena(REG,1445)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_nor_q == 1'b1)
        begin
            redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_sticky_ena_q <= $unsigned(redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_cmpReg_q);
        end
    end

    // redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_enaAnd(LOGICAL,1446)
    assign redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_enaAnd_q = redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_sticky_ena_q & VCC_q;

    // redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_rdcnt(COUNTER,1440)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_rdcnt_i <= $unsigned(redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_rdcnt_q = redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_rdcnt_i[0:0];

    // redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_wraddr(REG,1441)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_wraddr_q <= $unsigned(redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_rdcnt_q);
        end
    end

    // redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem(DUALMEM,1439)
    assign redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_ia = $unsigned(in_c1_eni237_77_tpl);
    assign redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_aa = redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_wraddr_q;
    assign redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_ab = redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_rdcnt_q;
    assign redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_dmem (
        .clocken1(redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_reset0),
        .clock1(clock),
        .address_a(redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_aa),
        .data_a(redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_ab),
        .q_b(redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_q = redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_iq[31:0];

    // redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_notEnable(LOGICAL,1435)
    assign redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_nor(LOGICAL,1436)
    assign redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_nor_q = ~ (redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_notEnable_q | redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_sticky_ena_q);

    // redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_cmpReg(REG,1434)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_sticky_ena(REG,1437)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_nor_q == 1'b1)
        begin
            redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_sticky_ena_q <= $unsigned(redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_cmpReg_q);
        end
    end

    // redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_enaAnd(LOGICAL,1438)
    assign redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_enaAnd_q = redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_sticky_ena_q & VCC_q;

    // redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_rdcnt(COUNTER,1432)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_rdcnt_i <= $unsigned(redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_rdcnt_q = redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_rdcnt_i[0:0];

    // redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_wraddr(REG,1433)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_wraddr_q <= $unsigned(redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_rdcnt_q);
        end
    end

    // redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem(DUALMEM,1431)
    assign redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_ia = $unsigned(in_c1_eni237_75_tpl);
    assign redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_aa = redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_wraddr_q;
    assign redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_ab = redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_rdcnt_q;
    assign redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_dmem (
        .clocken1(redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_reset0),
        .clock1(clock),
        .address_a(redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_aa),
        .data_a(redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_ab),
        .q_b(redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_q = redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_iq[31:0];

    // redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_notEnable(LOGICAL,1427)
    assign redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_nor(LOGICAL,1428)
    assign redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_nor_q = ~ (redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_notEnable_q | redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_sticky_ena_q);

    // redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_cmpReg(REG,1426)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_sticky_ena(REG,1429)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_nor_q == 1'b1)
        begin
            redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_sticky_ena_q <= $unsigned(redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_cmpReg_q);
        end
    end

    // redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_enaAnd(LOGICAL,1430)
    assign redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_enaAnd_q = redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_sticky_ena_q & VCC_q;

    // redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_rdcnt(COUNTER,1424)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_rdcnt_i <= $unsigned(redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_rdcnt_q = redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_rdcnt_i[0:0];

    // redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_wraddr(REG,1425)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_wraddr_q <= $unsigned(redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_rdcnt_q);
        end
    end

    // redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem(DUALMEM,1423)
    assign redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_ia = $unsigned(in_c1_eni237_73_tpl);
    assign redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_aa = redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_wraddr_q;
    assign redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_ab = redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_rdcnt_q;
    assign redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_dmem (
        .clocken1(redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_reset0),
        .clock1(clock),
        .address_a(redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_aa),
        .data_a(redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_ab),
        .q_b(redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_q = redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_iq[31:0];

    // redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_notEnable(LOGICAL,1419)
    assign redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_nor(LOGICAL,1420)
    assign redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_nor_q = ~ (redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_notEnable_q | redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_sticky_ena_q);

    // redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_cmpReg(REG,1418)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_sticky_ena(REG,1421)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_nor_q == 1'b1)
        begin
            redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_sticky_ena_q <= $unsigned(redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_cmpReg_q);
        end
    end

    // redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_enaAnd(LOGICAL,1422)
    assign redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_enaAnd_q = redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_sticky_ena_q & VCC_q;

    // redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_rdcnt(COUNTER,1416)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_rdcnt_i <= $unsigned(redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_rdcnt_q = redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_rdcnt_i[0:0];

    // redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_wraddr(REG,1417)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_wraddr_q <= $unsigned(redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_rdcnt_q);
        end
    end

    // redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem(DUALMEM,1415)
    assign redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_ia = $unsigned(in_c1_eni237_71_tpl);
    assign redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_aa = redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_wraddr_q;
    assign redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_ab = redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_rdcnt_q;
    assign redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_dmem (
        .clocken1(redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_reset0),
        .clock1(clock),
        .address_a(redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_aa),
        .data_a(redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_ab),
        .q_b(redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_q = redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_iq[31:0];

    // redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_notEnable(LOGICAL,1411)
    assign redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_nor(LOGICAL,1412)
    assign redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_nor_q = ~ (redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_notEnable_q | redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_sticky_ena_q);

    // redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_cmpReg(REG,1410)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_sticky_ena(REG,1413)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_nor_q == 1'b1)
        begin
            redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_sticky_ena_q <= $unsigned(redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_cmpReg_q);
        end
    end

    // redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_enaAnd(LOGICAL,1414)
    assign redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_enaAnd_q = redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_sticky_ena_q & VCC_q;

    // redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_rdcnt(COUNTER,1408)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_rdcnt_i <= $unsigned(redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_rdcnt_q = redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_rdcnt_i[0:0];

    // redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_wraddr(REG,1409)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_wraddr_q <= $unsigned(redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_rdcnt_q);
        end
    end

    // redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem(DUALMEM,1407)
    assign redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_ia = $unsigned(in_c1_eni237_69_tpl);
    assign redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_aa = redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_wraddr_q;
    assign redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_ab = redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_rdcnt_q;
    assign redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_dmem (
        .clocken1(redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_aa),
        .data_a(redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_ab),
        .q_b(redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_q = redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_iq[31:0];

    // redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_notEnable(LOGICAL,1403)
    assign redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_nor(LOGICAL,1404)
    assign redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_nor_q = ~ (redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_notEnable_q | redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_sticky_ena_q);

    // redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_cmpReg(REG,1402)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_sticky_ena(REG,1405)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_nor_q == 1'b1)
        begin
            redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_sticky_ena_q <= $unsigned(redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_cmpReg_q);
        end
    end

    // redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_enaAnd(LOGICAL,1406)
    assign redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_enaAnd_q = redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_sticky_ena_q & VCC_q;

    // redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_rdcnt(COUNTER,1400)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_rdcnt_i <= $unsigned(redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_rdcnt_q = redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_rdcnt_i[0:0];

    // redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_wraddr(REG,1401)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_wraddr_q <= $unsigned(redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_rdcnt_q);
        end
    end

    // redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem(DUALMEM,1399)
    assign redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_ia = $unsigned(in_c1_eni237_67_tpl);
    assign redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_aa = redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_wraddr_q;
    assign redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_ab = redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_rdcnt_q;
    assign redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_dmem (
        .clocken1(redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_reset0),
        .clock1(clock),
        .address_a(redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_aa),
        .data_a(redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_ab),
        .q_b(redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_q = redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_iq[31:0];

    // redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_notEnable(LOGICAL,1395)
    assign redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_nor(LOGICAL,1396)
    assign redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_nor_q = ~ (redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_notEnable_q | redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_sticky_ena_q);

    // redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_cmpReg(REG,1394)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_sticky_ena(REG,1397)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_nor_q == 1'b1)
        begin
            redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_sticky_ena_q <= $unsigned(redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_cmpReg_q);
        end
    end

    // redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_enaAnd(LOGICAL,1398)
    assign redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_enaAnd_q = redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_sticky_ena_q & VCC_q;

    // redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_rdcnt(COUNTER,1392)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_rdcnt_i <= $unsigned(redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_rdcnt_q = redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_rdcnt_i[0:0];

    // redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_wraddr(REG,1393)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_wraddr_q <= $unsigned(redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_rdcnt_q);
        end
    end

    // redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem(DUALMEM,1391)
    assign redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_ia = $unsigned(in_c1_eni237_65_tpl);
    assign redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_aa = redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_wraddr_q;
    assign redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_ab = redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_rdcnt_q;
    assign redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_dmem (
        .clocken1(redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_reset0),
        .clock1(clock),
        .address_a(redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_aa),
        .data_a(redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_ab),
        .q_b(redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_q = redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_iq[31:0];

    // redist9_sync_together933_aunroll_x_in_c1_eni237_63_tpl_2(DELAY,1165)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_sync_together933_aunroll_x_in_c1_eni237_63_tpl_2_delay_0 <= '0;
            redist9_sync_together933_aunroll_x_in_c1_eni237_63_tpl_2_q <= '0;
        end
        else
        begin
            redist9_sync_together933_aunroll_x_in_c1_eni237_63_tpl_2_delay_0 <= $unsigned(in_c1_eni237_63_tpl);
            redist9_sync_together933_aunroll_x_in_c1_eni237_63_tpl_2_q <= redist9_sync_together933_aunroll_x_in_c1_eni237_63_tpl_2_delay_0;
        end
    end

    // c_i32_0880(CONSTANT,3)
    assign c_i32_0880_q = $unsigned(32'b00000000000000000000000000000000);

    // i_select616_emscripten_compute_dom_pk_code2(MUX,610)@35
    assign i_select616_emscripten_compute_dom_pk_code2_s = in_c1_eni237_1_tpl;
    always @(i_select616_emscripten_compute_dom_pk_code2_s or c_i32_0880_q or in_c1_eni237_2_tpl)
    begin
        unique case (i_select616_emscripten_compute_dom_pk_code2_s)
            1'b0 : i_select616_emscripten_compute_dom_pk_code2_q = c_i32_0880_q;
            1'b1 : i_select616_emscripten_compute_dom_pk_code2_q = in_c1_eni237_2_tpl;
            default : i_select616_emscripten_compute_dom_pk_code2_q = 32'b0;
        endcase
    end

    // i_new_case_assign4378_emscripten_compute_dom_pk_code4(MUX,402)@35
    assign i_new_case_assign4378_emscripten_compute_dom_pk_code4_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4378_emscripten_compute_dom_pk_code4_s or i_select616_emscripten_compute_dom_pk_code2_q or in_c1_eni237_5_tpl)
    begin
        unique case (i_new_case_assign4378_emscripten_compute_dom_pk_code4_s)
            1'b0 : i_new_case_assign4378_emscripten_compute_dom_pk_code4_q = i_select616_emscripten_compute_dom_pk_code2_q;
            1'b1 : i_new_case_assign4378_emscripten_compute_dom_pk_code4_q = in_c1_eni237_5_tpl;
            default : i_new_case_assign4378_emscripten_compute_dom_pk_code4_q = 32'b0;
        endcase
    end

    // c_i32_967526546884(CONSTANT,46)
    assign c_i32_967526546884_q = $unsigned(32'b00111001101010110100100010010010);

    // dupName_1_comparator_x(LOGICAL,614)@35
    assign dupName_1_comparator_x_q = $unsigned(in_c1_eni237_7_tpl == c_i32_967526546884_q ? 1'b1 : 1'b0);

    // i_new_case_assign_emscripten_compute_dom_pk_code3(MUX,480)@35
    assign i_new_case_assign_emscripten_compute_dom_pk_code3_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign_emscripten_compute_dom_pk_code3_s or i_select616_emscripten_compute_dom_pk_code2_q or in_c1_eni237_4_tpl)
    begin
        unique case (i_new_case_assign_emscripten_compute_dom_pk_code3_s)
            1'b0 : i_new_case_assign_emscripten_compute_dom_pk_code3_q = i_select616_emscripten_compute_dom_pk_code2_q;
            1'b1 : i_new_case_assign_emscripten_compute_dom_pk_code3_q = in_c1_eni237_4_tpl;
            default : i_new_case_assign_emscripten_compute_dom_pk_code3_q = 32'b0;
        endcase
    end

    // c_i32_967460260883(CONSTANT,45)
    assign c_i32_967460260883_q = $unsigned(32'b00111001101010100100010110100100);

    // dupName_0_comparator_x(LOGICAL,613)@35
    assign dupName_0_comparator_x_q = $unsigned(in_c1_eni237_7_tpl == c_i32_967460260883_q ? 1'b1 : 1'b0);

    // i_new_case_assign4379_emscripten_compute_dom_pk_code5(MUX,403)@35
    assign i_new_case_assign4379_emscripten_compute_dom_pk_code5_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4379_emscripten_compute_dom_pk_code5_s or i_select616_emscripten_compute_dom_pk_code2_q or in_c1_eni237_6_tpl)
    begin
        unique case (i_new_case_assign4379_emscripten_compute_dom_pk_code5_s)
            1'b0 : i_new_case_assign4379_emscripten_compute_dom_pk_code5_q = i_select616_emscripten_compute_dom_pk_code2_q;
            1'b1 : i_new_case_assign4379_emscripten_compute_dom_pk_code5_q = in_c1_eni237_6_tpl;
            default : i_new_case_assign4379_emscripten_compute_dom_pk_code5_q = 32'b0;
        endcase
    end

    // c_i32_923719404882(CONSTANT,44)
    assign c_i32_923719404882_q = $unsigned(32'b00110111000011101101011011101100);

    // comparator(LOGICAL,48)@35
    assign comparator_q = $unsigned(in_c1_eni237_7_tpl == c_i32_923719404882_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt_emscripten_compute_dom_pk_code7(SELECTOR,393)@35
    always @(comparator_q or i_new_case_assign4379_emscripten_compute_dom_pk_code5_q or dupName_0_comparator_x_q or i_new_case_assign_emscripten_compute_dom_pk_code3_q or dupName_1_comparator_x_q or i_new_case_assign4378_emscripten_compute_dom_pk_code4_q or i_select616_emscripten_compute_dom_pk_code2_q)
    begin
        i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt_emscripten_compute_dom_pk_code7_q = i_select616_emscripten_compute_dom_pk_code2_q;
        if (dupName_1_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt_emscripten_compute_dom_pk_code7_q = i_new_case_assign4378_emscripten_compute_dom_pk_code4_q;
        end
        if (dupName_0_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt_emscripten_compute_dom_pk_code7_q = i_new_case_assign_emscripten_compute_dom_pk_code3_q;
        end
        if (comparator_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt_emscripten_compute_dom_pk_code7_q = i_new_case_assign4379_emscripten_compute_dom_pk_code5_q;
        end
    end

    // i_select661_emscripten_compute_dom_pk_code8(MUX,611)@35
    assign i_select661_emscripten_compute_dom_pk_code8_s = in_c1_eni237_8_tpl;
    always @(i_select661_emscripten_compute_dom_pk_code8_s or i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt_emscripten_compute_dom_pk_code7_q or in_c1_eni237_9_tpl)
    begin
        unique case (i_select661_emscripten_compute_dom_pk_code8_s)
            1'b0 : i_select661_emscripten_compute_dom_pk_code8_q = i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt_emscripten_compute_dom_pk_code7_q;
            1'b1 : i_select661_emscripten_compute_dom_pk_code8_q = in_c1_eni237_9_tpl;
            default : i_select661_emscripten_compute_dom_pk_code8_q = 32'b0;
        endcase
    end

    // redist221_i_select661_emscripten_compute_dom_pk_code8_q_1(DELAY,1377)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q <= '0;
        end
        else
        begin
            redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q <= $unsigned(i_select661_emscripten_compute_dom_pk_code8_q);
        end
    end

    // redist222_i_select661_emscripten_compute_dom_pk_code8_q_2(DELAY,1378)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q <= '0;
        end
        else
        begin
            redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q <= $unsigned(redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q);
        end
    end

    // i_new_case_assign4417_emscripten_compute_dom_pk_code43(MUX,438)@35
    assign i_new_case_assign4417_emscripten_compute_dom_pk_code43_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4417_emscripten_compute_dom_pk_code43_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_44_tpl)
    begin
        unique case (i_new_case_assign4417_emscripten_compute_dom_pk_code43_s)
            1'b0 : i_new_case_assign4417_emscripten_compute_dom_pk_code43_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4417_emscripten_compute_dom_pk_code43_q = in_c1_eni237_44_tpl;
            default : i_new_case_assign4417_emscripten_compute_dom_pk_code43_q = 32'b0;
        endcase
    end

    // c_i32_4888(CONSTANT,28)
    assign c_i32_4888_q = $unsigned(32'b00000000000000000000000000000100);

    // i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_const_31(CONSTANT,482)
    assign i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_const_31_q = $unsigned(29'b00000000000000000000000000000);

    // c_i32_7885(CONSTANT,36)
    assign c_i32_7885_q = $unsigned(32'b00000000000000000000000000000111);

    // i_sel_bits_emscripten_compute_dom_pk_code56(LOGICAL,517)@35
    assign i_sel_bits_emscripten_compute_dom_pk_code56_q = in_c1_eni237_7_tpl & c_i32_7885_q;

    // i_sel_bits_emscripten_compute_dom_pk_code56_vt_select_2(BITSELECT,520)@35
    assign i_sel_bits_emscripten_compute_dom_pk_code56_vt_select_2_b = i_sel_bits_emscripten_compute_dom_pk_code56_q[2:0];

    // i_sel_bits_emscripten_compute_dom_pk_code56_vt_join(BITJOIN,519)@35
    assign i_sel_bits_emscripten_compute_dom_pk_code56_vt_join_q = {i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_const_31_q, i_sel_bits_emscripten_compute_dom_pk_code56_vt_select_2_b};

    // dupName_4_comparator_x(LOGICAL,617)@35
    assign dupName_4_comparator_x_q = $unsigned(i_sel_bits_emscripten_compute_dom_pk_code56_vt_join_q == c_i32_4888_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4609_emscripten_compute_dom_pk_code156(SELECTOR,98)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4609_emscripten_compute_dom_pk_code156_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4609_emscripten_compute_dom_pk_code156_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4609_emscripten_compute_dom_pk_code156_q <= i_new_case_assign4417_emscripten_compute_dom_pk_code43_q;
            end
        end
    end

    // i_sel_bits4610_emscripten_compute_dom_pk_code157(LOGICAL,481)@35
    assign i_sel_bits4610_emscripten_compute_dom_pk_code157_q = in_c1_eni237_57_tpl & c_i32_7885_q;

    // i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_select_2(BITSELECT,484)@35
    assign i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_select_2_b = i_sel_bits4610_emscripten_compute_dom_pk_code157_q[2:0];

    // i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_join(BITJOIN,483)@35
    assign i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_join_q = {i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_const_31_q, i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_select_2_b};

    // dupName_53_comparator_x(LOGICAL,666)@35 + 1
    assign dupName_53_comparator_x_qi = $unsigned(i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_join_q == c_i32_7885_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_53_comparator_x_delay ( .xin(dupName_53_comparator_x_qi), .xout(dupName_53_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4808_emscripten_compute_dom_pk_code257(SELECTOR,148)@36
    always @(dupName_53_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4609_emscripten_compute_dom_pk_code156_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4808_emscripten_compute_dom_pk_code257_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_53_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4808_emscripten_compute_dom_pk_code257_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4609_emscripten_compute_dom_pk_code156_q;
        end
    end

    // c_i32_5889(CONSTANT,31)
    assign c_i32_5889_q = $unsigned(32'b00000000000000000000000000000101);

    // i_sel_bits4810_emscripten_compute_dom_pk_code258(LOGICAL,485)@35
    assign i_sel_bits4810_emscripten_compute_dom_pk_code258_q = in_c1_eni237_58_tpl & c_i32_7885_q;

    // i_sel_bits4810_emscripten_compute_dom_pk_code258_vt_select_2(BITSELECT,488)@35
    assign i_sel_bits4810_emscripten_compute_dom_pk_code258_vt_select_2_b = i_sel_bits4810_emscripten_compute_dom_pk_code258_q[2:0];

    // i_sel_bits4810_emscripten_compute_dom_pk_code258_vt_join(BITJOIN,487)@35
    assign i_sel_bits4810_emscripten_compute_dom_pk_code258_vt_join_q = {i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_const_31_q, i_sel_bits4810_emscripten_compute_dom_pk_code258_vt_select_2_b};

    // dupName_108_comparator_x(LOGICAL,721)@35 + 1
    assign dupName_108_comparator_x_qi = $unsigned(i_sel_bits4810_emscripten_compute_dom_pk_code258_vt_join_q == c_i32_5889_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_108_comparator_x_delay ( .xin(dupName_108_comparator_x_qi), .xout(dupName_108_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5005_emscripten_compute_dom_pk_code356(SELECTOR,196)@36
    always @(dupName_108_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4808_emscripten_compute_dom_pk_code257_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5005_emscripten_compute_dom_pk_code356_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_108_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5005_emscripten_compute_dom_pk_code356_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4808_emscripten_compute_dom_pk_code257_q;
        end
    end

    // i_sel_bits5007_emscripten_compute_dom_pk_code357(LOGICAL,489)@35
    assign i_sel_bits5007_emscripten_compute_dom_pk_code357_q = in_c1_eni237_59_tpl & c_i32_7885_q;

    // i_sel_bits5007_emscripten_compute_dom_pk_code357_vt_select_2(BITSELECT,492)@35
    assign i_sel_bits5007_emscripten_compute_dom_pk_code357_vt_select_2_b = i_sel_bits5007_emscripten_compute_dom_pk_code357_q[2:0];

    // i_sel_bits5007_emscripten_compute_dom_pk_code357_vt_join(BITJOIN,491)@35
    assign i_sel_bits5007_emscripten_compute_dom_pk_code357_vt_join_q = {i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_const_31_q, i_sel_bits5007_emscripten_compute_dom_pk_code357_vt_select_2_b};

    // dupName_162_comparator_x(LOGICAL,775)@35 + 1
    assign dupName_162_comparator_x_qi = $unsigned(i_sel_bits5007_emscripten_compute_dom_pk_code357_vt_join_q == c_i32_7885_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_162_comparator_x_delay ( .xin(dupName_162_comparator_x_qi), .xout(dupName_162_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5192_emscripten_compute_dom_pk_code449(SELECTOR,239)@36
    always @(dupName_162_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5005_emscripten_compute_dom_pk_code356_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5192_emscripten_compute_dom_pk_code449_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_162_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5192_emscripten_compute_dom_pk_code449_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5005_emscripten_compute_dom_pk_code356_q;
        end
    end

    // c_i32_3887(CONSTANT,27)
    assign c_i32_3887_q = $unsigned(32'b00000000000000000000000000000011);

    // i_sel_shr5193_emscripten_compute_dom_pk_code450_vt_const_31(CONSTANT,521)
    assign i_sel_shr5193_emscripten_compute_dom_pk_code450_vt_const_31_q = $unsigned(12'b000000000000);

    // rightShiftStage1Idx1Pad8_uid1085_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x(CONSTANT,1084)
    assign rightShiftStage1Idx1Pad8_uid1085_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q = $unsigned(8'b00000000);

    // rightShiftStage1Idx1Rng8_uid1084_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x(BITSELECT,1083)@36
    assign rightShiftStage1Idx1Rng8_uid1084_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_b = rightShiftStage0_uid1083_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q[31:8];

    // rightShiftStage1Idx1_uid1086_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x(BITJOIN,1085)@36
    assign rightShiftStage1Idx1_uid1086_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q = {rightShiftStage1Idx1Pad8_uid1085_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q, rightShiftStage1Idx1Rng8_uid1084_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_b};

    // rightShiftStage0Idx1Pad4_uid1080_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x(CONSTANT,1079)
    assign rightShiftStage0Idx1Pad4_uid1080_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q = $unsigned(4'b0000);

    // rightShiftStage0Idx1Rng4_uid1079_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x(BITSELECT,1078)@36
    assign rightShiftStage0Idx1Rng4_uid1079_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_b = redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q[31:4];

    // rightShiftStage0Idx1_uid1081_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x(BITJOIN,1080)@36
    assign rightShiftStage0Idx1_uid1081_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q = {rightShiftStage0Idx1Pad4_uid1080_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q, rightShiftStage0Idx1Rng4_uid1079_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_b};

    // redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1(DELAY,1163)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q <= '0;
        end
        else
        begin
            redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q <= $unsigned(in_c1_eni237_7_tpl);
        end
    end

    // rightShiftStage0_uid1083_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x(MUX,1082)@36
    assign rightShiftStage0_uid1083_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid1083_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_s or redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q or rightShiftStage0Idx1_uid1081_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid1083_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_s)
            1'b0 : rightShiftStage0_uid1083_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q = redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q;
            1'b1 : rightShiftStage0_uid1083_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage0Idx1_uid1081_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q;
            default : rightShiftStage0_uid1083_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage1_uid1088_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x(MUX,1087)@36
    assign rightShiftStage1_uid1088_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_s = VCC_q;
    always @(rightShiftStage1_uid1088_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_s or rightShiftStage0_uid1083_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q or rightShiftStage1Idx1_uid1086_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q)
    begin
        unique case (rightShiftStage1_uid1088_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_s)
            1'b0 : rightShiftStage1_uid1088_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage0_uid1083_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q;
            1'b1 : rightShiftStage1_uid1088_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage1Idx1_uid1086_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q;
            default : rightShiftStage1_uid1088_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q = 32'b0;
        endcase
    end

    // i_sel_shr5193_emscripten_compute_dom_pk_code450_vt_select_19(BITSELECT,523)@36
    assign i_sel_shr5193_emscripten_compute_dom_pk_code450_vt_select_19_b = rightShiftStage1_uid1088_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q[19:0];

    // i_sel_shr5193_emscripten_compute_dom_pk_code450_vt_join(BITJOIN,522)@36
    assign i_sel_shr5193_emscripten_compute_dom_pk_code450_vt_join_q = {i_sel_shr5193_emscripten_compute_dom_pk_code450_vt_const_31_q, i_sel_shr5193_emscripten_compute_dom_pk_code450_vt_select_19_b};

    // i_sel_bits5194_emscripten_compute_dom_pk_code451_BitSelect_for_a(BITSELECT,1066)@36
    assign i_sel_bits5194_emscripten_compute_dom_pk_code451_BitSelect_for_a_b = i_sel_shr5193_emscripten_compute_dom_pk_code450_vt_join_q[2:0];

    // i_sel_bits5194_emscripten_compute_dom_pk_code451_join(BITJOIN,1067)@36
    assign i_sel_bits5194_emscripten_compute_dom_pk_code451_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_sel_bits5194_emscripten_compute_dom_pk_code451_BitSelect_for_a_b};

    // i_sel_bits5194_emscripten_compute_dom_pk_code451_vt_select_2(BITSELECT,496)@36
    assign i_sel_bits5194_emscripten_compute_dom_pk_code451_vt_select_2_b = i_sel_bits5194_emscripten_compute_dom_pk_code451_join_q[2:0];

    // i_sel_bits5194_emscripten_compute_dom_pk_code451_vt_join(BITJOIN,495)@36
    assign i_sel_bits5194_emscripten_compute_dom_pk_code451_vt_join_q = {i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_const_31_q, i_sel_bits5194_emscripten_compute_dom_pk_code451_vt_select_2_b};

    // dupName_214_comparator_x(LOGICAL,827)@36
    assign dupName_214_comparator_x_q = $unsigned(i_sel_bits5194_emscripten_compute_dom_pk_code451_vt_join_q == c_i32_3887_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5352_emscripten_compute_dom_pk_code527(SELECTOR,270)@36
    always @(dupName_214_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5192_emscripten_compute_dom_pk_code449_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5352_emscripten_compute_dom_pk_code527_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_214_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5352_emscripten_compute_dom_pk_code527_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5192_emscripten_compute_dom_pk_code449_q;
        end
    end

    // i_sel_shr5353_emscripten_compute_dom_pk_code528_vt_const_31(CONSTANT,524)
    assign i_sel_shr5353_emscripten_compute_dom_pk_code528_vt_const_31_q = $unsigned(15'b000000000000000);

    // rightShiftStage3Idx1Rng8_uid1107_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x(BITSELECT,1106)@36
    assign rightShiftStage3Idx1Rng8_uid1107_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_b = rightShiftStage2_uid1106_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q[31:8];

    // rightShiftStage3Idx1_uid1109_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x(BITJOIN,1108)@36
    assign rightShiftStage3Idx1_uid1109_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = {rightShiftStage1Idx1Pad8_uid1085_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q, rightShiftStage3Idx1Rng8_uid1107_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_b};

    // rightShiftStage2Idx1Rng4_uid1102_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x(BITSELECT,1101)@36
    assign rightShiftStage2Idx1Rng4_uid1102_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_b = rightShiftStage1_uid1101_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q[31:4];

    // rightShiftStage2Idx1_uid1104_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x(BITJOIN,1103)@36
    assign rightShiftStage2Idx1_uid1104_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = {rightShiftStage0Idx1Pad4_uid1080_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q, rightShiftStage2Idx1Rng4_uid1102_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_b};

    // rightShiftStage1Idx1Pad2_uid1098_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x(CONSTANT,1097)
    assign rightShiftStage1Idx1Pad2_uid1098_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = $unsigned(2'b00);

    // rightShiftStage1Idx1Rng2_uid1097_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x(BITSELECT,1096)@36
    assign rightShiftStage1Idx1Rng2_uid1097_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_b = rightShiftStage0_uid1096_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q[31:2];

    // rightShiftStage1Idx1_uid1099_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x(BITJOIN,1098)@36
    assign rightShiftStage1Idx1_uid1099_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = {rightShiftStage1Idx1Pad2_uid1098_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q, rightShiftStage1Idx1Rng2_uid1097_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_b};

    // rightShiftStage0Idx1Rng1_uid1092_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x(BITSELECT,1091)@36
    assign rightShiftStage0Idx1Rng1_uid1092_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_b = redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q[31:1];

    // rightShiftStage0Idx1_uid1094_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x(BITJOIN,1093)@36
    assign rightShiftStage0Idx1_uid1094_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid1092_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_b};

    // rightShiftStage0_uid1096_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x(MUX,1095)@36
    assign rightShiftStage0_uid1096_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid1096_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s or redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q or rightShiftStage0Idx1_uid1094_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid1096_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s)
            1'b0 : rightShiftStage0_uid1096_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q;
            1'b1 : rightShiftStage0_uid1096_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage0Idx1_uid1094_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
            default : rightShiftStage0_uid1096_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage1_uid1101_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x(MUX,1100)@36
    assign rightShiftStage1_uid1101_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s = VCC_q;
    always @(rightShiftStage1_uid1101_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s or rightShiftStage0_uid1096_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q or rightShiftStage1Idx1_uid1099_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q)
    begin
        unique case (rightShiftStage1_uid1101_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s)
            1'b0 : rightShiftStage1_uid1101_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage0_uid1096_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
            1'b1 : rightShiftStage1_uid1101_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage1Idx1_uid1099_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
            default : rightShiftStage1_uid1101_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage2_uid1106_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x(MUX,1105)@36
    assign rightShiftStage2_uid1106_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s = VCC_q;
    always @(rightShiftStage2_uid1106_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s or rightShiftStage1_uid1101_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q or rightShiftStage2Idx1_uid1104_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q)
    begin
        unique case (rightShiftStage2_uid1106_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s)
            1'b0 : rightShiftStage2_uid1106_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage1_uid1101_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
            1'b1 : rightShiftStage2_uid1106_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage2Idx1_uid1104_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
            default : rightShiftStage2_uid1106_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage3_uid1111_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x(MUX,1110)@36
    assign rightShiftStage3_uid1111_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s = VCC_q;
    always @(rightShiftStage3_uid1111_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s or rightShiftStage2_uid1106_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q or rightShiftStage3Idx1_uid1109_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q)
    begin
        unique case (rightShiftStage3_uid1111_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_s)
            1'b0 : rightShiftStage3_uid1111_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage2_uid1106_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
            1'b1 : rightShiftStage3_uid1111_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage3Idx1_uid1109_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
            default : rightShiftStage3_uid1111_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q = 32'b0;
        endcase
    end

    // i_sel_shr5353_emscripten_compute_dom_pk_code528_vt_select_16(BITSELECT,526)@36
    assign i_sel_shr5353_emscripten_compute_dom_pk_code528_vt_select_16_b = rightShiftStage3_uid1111_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q[16:0];

    // i_sel_shr5353_emscripten_compute_dom_pk_code528_vt_join(BITJOIN,525)@36
    assign i_sel_shr5353_emscripten_compute_dom_pk_code528_vt_join_q = {i_sel_shr5353_emscripten_compute_dom_pk_code528_vt_const_31_q, i_sel_shr5353_emscripten_compute_dom_pk_code528_vt_select_16_b};

    // i_sel_bits5354_emscripten_compute_dom_pk_code529_BitSelect_for_a(BITSELECT,1068)@36
    assign i_sel_bits5354_emscripten_compute_dom_pk_code529_BitSelect_for_a_b = i_sel_shr5353_emscripten_compute_dom_pk_code528_vt_join_q[2:0];

    // i_sel_bits5354_emscripten_compute_dom_pk_code529_join(BITJOIN,1069)@36
    assign i_sel_bits5354_emscripten_compute_dom_pk_code529_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_sel_bits5354_emscripten_compute_dom_pk_code529_BitSelect_for_a_b};

    // i_sel_bits5354_emscripten_compute_dom_pk_code529_vt_select_2(BITSELECT,500)@36
    assign i_sel_bits5354_emscripten_compute_dom_pk_code529_vt_select_2_b = i_sel_bits5354_emscripten_compute_dom_pk_code529_join_q[2:0];

    // i_sel_bits5354_emscripten_compute_dom_pk_code529_vt_join(BITJOIN,499)@36
    assign i_sel_bits5354_emscripten_compute_dom_pk_code529_vt_join_q = {i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_const_31_q, i_sel_bits5354_emscripten_compute_dom_pk_code529_vt_select_2_b};

    // dupName_252_comparator_x(LOGICAL,865)@36
    assign dupName_252_comparator_x_q = $unsigned(i_sel_bits5354_emscripten_compute_dom_pk_code529_vt_join_q == c_i32_5889_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5498_emscripten_compute_dom_pk_code601(SELECTOR,304)@36
    always @(dupName_252_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5352_emscripten_compute_dom_pk_code527_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5498_emscripten_compute_dom_pk_code601_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_252_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5498_emscripten_compute_dom_pk_code601_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5352_emscripten_compute_dom_pk_code527_q;
        end
    end

    // i_sel_shr5499_emscripten_compute_dom_pk_code602_vt_const_31(CONSTANT,527)
    assign i_sel_shr5499_emscripten_compute_dom_pk_code602_vt_const_31_q = $unsigned(18'b000000000000000000);

    // rightShiftStage1Idx1Pad16_uid1121_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x(CONSTANT,1120)
    assign rightShiftStage1Idx1Pad16_uid1121_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q = $unsigned(16'b0000000000000000);

    // rightShiftStage1Idx1Rng16_uid1120_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x(BITSELECT,1119)@36
    assign rightShiftStage1Idx1Rng16_uid1120_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_b = rightShiftStage0_uid1119_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q[31:16];

    // rightShiftStage1Idx1_uid1122_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x(BITJOIN,1121)@36
    assign rightShiftStage1Idx1_uid1122_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q = {rightShiftStage1Idx1Pad16_uid1121_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q, rightShiftStage1Idx1Rng16_uid1120_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_b};

    // rightShiftStage0Idx1Rng2_uid1115_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x(BITSELECT,1114)@36
    assign rightShiftStage0Idx1Rng2_uid1115_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_b = redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q[31:2];

    // rightShiftStage0Idx1_uid1117_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x(BITJOIN,1116)@36
    assign rightShiftStage0Idx1_uid1117_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q = {rightShiftStage1Idx1Pad2_uid1098_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q, rightShiftStage0Idx1Rng2_uid1115_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_b};

    // rightShiftStage0_uid1119_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x(MUX,1118)@36
    assign rightShiftStage0_uid1119_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid1119_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_s or redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q or rightShiftStage0Idx1_uid1117_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid1119_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_s)
            1'b0 : rightShiftStage0_uid1119_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q = redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q;
            1'b1 : rightShiftStage0_uid1119_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage0Idx1_uid1117_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q;
            default : rightShiftStage0_uid1119_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage1_uid1124_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x(MUX,1123)@36
    assign rightShiftStage1_uid1124_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_s = VCC_q;
    always @(rightShiftStage1_uid1124_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_s or rightShiftStage0_uid1119_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q or rightShiftStage1Idx1_uid1122_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q)
    begin
        unique case (rightShiftStage1_uid1124_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_s)
            1'b0 : rightShiftStage1_uid1124_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage0_uid1119_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q;
            1'b1 : rightShiftStage1_uid1124_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage1Idx1_uid1122_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q;
            default : rightShiftStage1_uid1124_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q = 32'b0;
        endcase
    end

    // i_sel_shr5499_emscripten_compute_dom_pk_code602_vt_select_13(BITSELECT,529)@36
    assign i_sel_shr5499_emscripten_compute_dom_pk_code602_vt_select_13_b = rightShiftStage1_uid1124_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q[13:0];

    // i_sel_shr5499_emscripten_compute_dom_pk_code602_vt_join(BITJOIN,528)@36
    assign i_sel_shr5499_emscripten_compute_dom_pk_code602_vt_join_q = {i_sel_shr5499_emscripten_compute_dom_pk_code602_vt_const_31_q, i_sel_shr5499_emscripten_compute_dom_pk_code602_vt_select_13_b};

    // i_sel_bits5500_emscripten_compute_dom_pk_code603_BitSelect_for_a(BITSELECT,1070)@36
    assign i_sel_bits5500_emscripten_compute_dom_pk_code603_BitSelect_for_a_b = i_sel_shr5499_emscripten_compute_dom_pk_code602_vt_join_q[2:0];

    // i_sel_bits5500_emscripten_compute_dom_pk_code603_join(BITJOIN,1071)@36
    assign i_sel_bits5500_emscripten_compute_dom_pk_code603_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_sel_bits5500_emscripten_compute_dom_pk_code603_BitSelect_for_a_b};

    // i_sel_bits5500_emscripten_compute_dom_pk_code603_vt_select_2(BITSELECT,504)@36
    assign i_sel_bits5500_emscripten_compute_dom_pk_code603_vt_select_2_b = i_sel_bits5500_emscripten_compute_dom_pk_code603_join_q[2:0];

    // i_sel_bits5500_emscripten_compute_dom_pk_code603_vt_join(BITJOIN,503)@36
    assign i_sel_bits5500_emscripten_compute_dom_pk_code603_vt_join_q = {i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_const_31_q, i_sel_bits5500_emscripten_compute_dom_pk_code603_vt_select_2_b};

    // dupName_288_comparator_x(LOGICAL,901)@36
    assign dupName_288_comparator_x_q = $unsigned(i_sel_bits5500_emscripten_compute_dom_pk_code603_vt_join_q == c_i32_3887_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5624_emscripten_compute_dom_pk_code663(SELECTOR,330)@36
    always @(dupName_288_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5498_emscripten_compute_dom_pk_code601_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5624_emscripten_compute_dom_pk_code663_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_288_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5624_emscripten_compute_dom_pk_code663_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5498_emscripten_compute_dom_pk_code601_q;
        end
    end

    // i_sel_shr5625_emscripten_compute_dom_pk_code664_vt_const_31(CONSTANT,530)
    assign i_sel_shr5625_emscripten_compute_dom_pk_code664_vt_const_31_q = $unsigned(21'b000000000000000000000);

    // rightShiftStage2Idx1Rng16_uid1138_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x(BITSELECT,1137)@36
    assign rightShiftStage2Idx1Rng16_uid1138_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_b = rightShiftStage1_uid1137_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q[31:16];

    // rightShiftStage2Idx1_uid1140_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x(BITJOIN,1139)@36
    assign rightShiftStage2Idx1_uid1140_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q = {rightShiftStage1Idx1Pad16_uid1121_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q, rightShiftStage2Idx1Rng16_uid1138_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_b};

    // rightShiftStage1Idx1Rng4_uid1133_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x(BITSELECT,1132)@36
    assign rightShiftStage1Idx1Rng4_uid1133_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_b = rightShiftStage0_uid1096_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q[31:4];

    // rightShiftStage1Idx1_uid1135_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x(BITJOIN,1134)@36
    assign rightShiftStage1Idx1_uid1135_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q = {rightShiftStage0Idx1Pad4_uid1080_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q, rightShiftStage1Idx1Rng4_uid1133_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_b};

    // rightShiftStage1_uid1137_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x(MUX,1136)@36
    assign rightShiftStage1_uid1137_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_s = VCC_q;
    always @(rightShiftStage1_uid1137_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_s or rightShiftStage0_uid1096_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q or rightShiftStage1Idx1_uid1135_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q)
    begin
        unique case (rightShiftStage1_uid1137_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_s)
            1'b0 : rightShiftStage1_uid1137_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage0_uid1096_i_sel_shr5353_emscripten_compute_dom_pk_code0_shift_x_q;
            1'b1 : rightShiftStage1_uid1137_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage1Idx1_uid1135_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q;
            default : rightShiftStage1_uid1137_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage2_uid1142_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x(MUX,1141)@36
    assign rightShiftStage2_uid1142_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_s = VCC_q;
    always @(rightShiftStage2_uid1142_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_s or rightShiftStage1_uid1137_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q or rightShiftStage2Idx1_uid1140_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q)
    begin
        unique case (rightShiftStage2_uid1142_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_s)
            1'b0 : rightShiftStage2_uid1142_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage1_uid1137_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q;
            1'b1 : rightShiftStage2_uid1142_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage2Idx1_uid1140_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q;
            default : rightShiftStage2_uid1142_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q = 32'b0;
        endcase
    end

    // i_sel_shr5625_emscripten_compute_dom_pk_code664_vt_select_10(BITSELECT,532)@36
    assign i_sel_shr5625_emscripten_compute_dom_pk_code664_vt_select_10_b = rightShiftStage2_uid1142_i_sel_shr5625_emscripten_compute_dom_pk_code0_shift_x_q[10:0];

    // i_sel_shr5625_emscripten_compute_dom_pk_code664_vt_join(BITJOIN,531)@36
    assign i_sel_shr5625_emscripten_compute_dom_pk_code664_vt_join_q = {i_sel_shr5625_emscripten_compute_dom_pk_code664_vt_const_31_q, i_sel_shr5625_emscripten_compute_dom_pk_code664_vt_select_10_b};

    // i_sel_bits5626_emscripten_compute_dom_pk_code665_BitSelect_for_a(BITSELECT,1072)@36
    assign i_sel_bits5626_emscripten_compute_dom_pk_code665_BitSelect_for_a_b = i_sel_shr5625_emscripten_compute_dom_pk_code664_vt_join_q[2:0];

    // i_sel_bits5626_emscripten_compute_dom_pk_code665_join(BITJOIN,1073)@36
    assign i_sel_bits5626_emscripten_compute_dom_pk_code665_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_sel_bits5626_emscripten_compute_dom_pk_code665_BitSelect_for_a_b};

    // i_sel_bits5626_emscripten_compute_dom_pk_code665_vt_select_2(BITSELECT,508)@36
    assign i_sel_bits5626_emscripten_compute_dom_pk_code665_vt_select_2_b = i_sel_bits5626_emscripten_compute_dom_pk_code665_join_q[2:0];

    // i_sel_bits5626_emscripten_compute_dom_pk_code665_vt_join(BITJOIN,507)@36
    assign i_sel_bits5626_emscripten_compute_dom_pk_code665_vt_join_q = {i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_const_31_q, i_sel_bits5626_emscripten_compute_dom_pk_code665_vt_select_2_b};

    // dupName_335_comparator_x(LOGICAL,948)@36
    assign dupName_335_comparator_x_q = $unsigned(i_sel_bits5626_emscripten_compute_dom_pk_code665_vt_join_q == c_i32_7885_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5726_emscripten_compute_dom_pk_code713(SELECTOR,348)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5726_emscripten_compute_dom_pk_code713_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5726_emscripten_compute_dom_pk_code713_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_335_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5726_emscripten_compute_dom_pk_code713_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5624_emscripten_compute_dom_pk_code663_q;
            end
        end
    end

    // c_i32_2892(CONSTANT,25)
    assign c_i32_2892_q = $unsigned(32'b00000000000000000000000000000010);

    // i_sel_shr5727_emscripten_compute_dom_pk_code714_vt_const_31(CONSTANT,533)
    assign i_sel_shr5727_emscripten_compute_dom_pk_code714_vt_const_31_q = $unsigned(24'b000000000000000000000000);

    // rightShiftStage1Idx1Rng16_uid1151_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x(BITSELECT,1150)@36
    assign rightShiftStage1Idx1Rng16_uid1151_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_b = rightShiftStage0_uid1150_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q[31:16];

    // rightShiftStage1Idx1_uid1153_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x(BITJOIN,1152)@36
    assign rightShiftStage1Idx1_uid1153_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q = {rightShiftStage1Idx1Pad16_uid1121_i_sel_shr5499_emscripten_compute_dom_pk_code0_shift_x_q, rightShiftStage1Idx1Rng16_uid1151_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_b};

    // rightShiftStage0Idx1Rng8_uid1146_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x(BITSELECT,1145)@36
    assign rightShiftStage0Idx1Rng8_uid1146_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_b = redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q[31:8];

    // rightShiftStage0Idx1_uid1148_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x(BITJOIN,1147)@36
    assign rightShiftStage0Idx1_uid1148_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q = {rightShiftStage1Idx1Pad8_uid1085_i_sel_shr5193_emscripten_compute_dom_pk_code0_shift_x_q, rightShiftStage0Idx1Rng8_uid1146_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_b};

    // rightShiftStage0_uid1150_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x(MUX,1149)@36
    assign rightShiftStage0_uid1150_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid1150_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_s or redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q or rightShiftStage0Idx1_uid1148_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid1150_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_s)
            1'b0 : rightShiftStage0_uid1150_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q = redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q;
            1'b1 : rightShiftStage0_uid1150_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage0Idx1_uid1148_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q;
            default : rightShiftStage0_uid1150_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage1_uid1155_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x(MUX,1154)@36
    assign rightShiftStage1_uid1155_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_s = VCC_q;
    always @(rightShiftStage1_uid1155_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_s or rightShiftStage0_uid1150_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q or rightShiftStage1Idx1_uid1153_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q)
    begin
        unique case (rightShiftStage1_uid1155_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_s)
            1'b0 : rightShiftStage1_uid1155_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage0_uid1150_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q;
            1'b1 : rightShiftStage1_uid1155_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q = rightShiftStage1Idx1_uid1153_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q;
            default : rightShiftStage1_uid1155_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q = 32'b0;
        endcase
    end

    // i_sel_shr5727_emscripten_compute_dom_pk_code714_vt_select_7(BITSELECT,535)@36
    assign i_sel_shr5727_emscripten_compute_dom_pk_code714_vt_select_7_b = rightShiftStage1_uid1155_i_sel_shr5727_emscripten_compute_dom_pk_code0_shift_x_q[7:0];

    // i_sel_shr5727_emscripten_compute_dom_pk_code714_vt_join(BITJOIN,534)@36
    assign i_sel_shr5727_emscripten_compute_dom_pk_code714_vt_join_q = {i_sel_shr5727_emscripten_compute_dom_pk_code714_vt_const_31_q, i_sel_shr5727_emscripten_compute_dom_pk_code714_vt_select_7_b};

    // i_sel_bits5728_emscripten_compute_dom_pk_code715_BitSelect_for_a(BITSELECT,1074)@36
    assign i_sel_bits5728_emscripten_compute_dom_pk_code715_BitSelect_for_a_b = i_sel_shr5727_emscripten_compute_dom_pk_code714_vt_join_q[2:0];

    // i_sel_bits5728_emscripten_compute_dom_pk_code715_join(BITJOIN,1075)@36
    assign i_sel_bits5728_emscripten_compute_dom_pk_code715_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_sel_bits5728_emscripten_compute_dom_pk_code715_BitSelect_for_a_b};

    // i_sel_bits5728_emscripten_compute_dom_pk_code715_vt_select_2(BITSELECT,512)@36
    assign i_sel_bits5728_emscripten_compute_dom_pk_code715_vt_select_2_b = i_sel_bits5728_emscripten_compute_dom_pk_code715_join_q[2:0];

    // i_sel_bits5728_emscripten_compute_dom_pk_code715_vt_join(BITJOIN,511)@36
    assign i_sel_bits5728_emscripten_compute_dom_pk_code715_vt_join_q = {i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_const_31_q, i_sel_bits5728_emscripten_compute_dom_pk_code715_vt_select_2_b};

    // dupName_354_comparator_x(LOGICAL,967)@36
    assign dupName_354_comparator_x_q = $unsigned(i_sel_bits5728_emscripten_compute_dom_pk_code715_vt_join_q == c_i32_2892_q ? 1'b1 : 1'b0);

    // redist220_dupName_354_comparator_x_q_1(DELAY,1376)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist220_dupName_354_comparator_x_q_1_q <= '0;
        end
        else
        begin
            redist220_dupName_354_comparator_x_q_1_q <= $unsigned(dupName_354_comparator_x_q);
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5804_emscripten_compute_dom_pk_code751(SELECTOR,362)@37
    always @(redist220_dupName_354_comparator_x_q_1_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5726_emscripten_compute_dom_pk_code713_q or redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5804_emscripten_compute_dom_pk_code751_q = redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q;
        if (redist220_dupName_354_comparator_x_q_1_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5804_emscripten_compute_dom_pk_code751_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5726_emscripten_compute_dom_pk_code713_q;
        end
    end

    // c_i32_6890(CONSTANT,34)
    assign c_i32_6890_q = $unsigned(32'b00000000000000000000000000000110);

    // i_sel_bits5806_emscripten_compute_dom_pk_code752(LOGICAL,513)@35
    assign i_sel_bits5806_emscripten_compute_dom_pk_code752_q = in_c1_eni237_60_tpl & c_i32_7885_q;

    // i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_select_2(BITSELECT,516)@35
    assign i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_select_2_b = i_sel_bits5806_emscripten_compute_dom_pk_code752_q[2:0];

    // redist223_i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_select_2_b_2(DELAY,1379)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist223_i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_select_2_b_2_delay_0 <= '0;
            redist223_i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_select_2_b_2_q <= '0;
        end
        else
        begin
            redist223_i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_select_2_b_2_delay_0 <= $unsigned(i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_select_2_b);
            redist223_i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_select_2_b_2_q <= redist223_i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_select_2_b_2_delay_0;
        end
    end

    // i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_join(BITJOIN,515)@37
    assign i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_join_q = {i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_const_31_q, redist223_i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_select_2_b_2_q};

    // dupName_379_comparator_x(LOGICAL,992)@37
    assign dupName_379_comparator_x_q = $unsigned(i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_join_q == c_i32_6890_q ? 1'b1 : 1'b0);

    // i_new_case_assign4409_emscripten_compute_dom_pk_code37(MUX,432)@35
    assign i_new_case_assign4409_emscripten_compute_dom_pk_code37_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4409_emscripten_compute_dom_pk_code37_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_38_tpl)
    begin
        unique case (i_new_case_assign4409_emscripten_compute_dom_pk_code37_s)
            1'b0 : i_new_case_assign4409_emscripten_compute_dom_pk_code37_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4409_emscripten_compute_dom_pk_code37_q = in_c1_eni237_38_tpl;
            default : i_new_case_assign4409_emscripten_compute_dom_pk_code37_q = 32'b0;
        endcase
    end

    // dupName_7_comparator_x(LOGICAL,620)@35
    assign dupName_7_comparator_x_q = $unsigned(i_sel_bits_emscripten_compute_dom_pk_code56_vt_join_q == c_i32_6890_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4477_emscripten_compute_dom_pk_code68(SELECTOR,54)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4477_emscripten_compute_dom_pk_code68_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4477_emscripten_compute_dom_pk_code68_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_7_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4477_emscripten_compute_dom_pk_code68_q <= i_new_case_assign4409_emscripten_compute_dom_pk_code37_q;
            end
        end
    end

    // dupName_57_comparator_x(LOGICAL,670)@35 + 1
    assign dupName_57_comparator_x_qi = $unsigned(i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_join_q == c_i32_3887_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_57_comparator_x_delay ( .xin(dupName_57_comparator_x_qi), .xout(dupName_57_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4632_emscripten_compute_dom_pk_code169(SELECTOR,104)@36
    always @(dupName_57_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4477_emscripten_compute_dom_pk_code68_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4632_emscripten_compute_dom_pk_code169_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_57_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4632_emscripten_compute_dom_pk_code169_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4477_emscripten_compute_dom_pk_code68_q;
        end
    end

    // dupName_102_comparator_x(LOGICAL,715)@35 + 1
    assign dupName_102_comparator_x_qi = $unsigned(i_sel_bits4810_emscripten_compute_dom_pk_code258_vt_join_q == c_i32_6890_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_102_comparator_x_delay ( .xin(dupName_102_comparator_x_qi), .xout(dupName_102_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4832_emscripten_compute_dom_pk_code270(SELECTOR,154)@36
    always @(dupName_102_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4632_emscripten_compute_dom_pk_code169_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4832_emscripten_compute_dom_pk_code270_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_102_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4832_emscripten_compute_dom_pk_code270_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4632_emscripten_compute_dom_pk_code169_q;
        end
    end

    // dupName_155_comparator_x(LOGICAL,768)@35 + 1
    assign dupName_155_comparator_x_qi = $unsigned(i_sel_bits5007_emscripten_compute_dom_pk_code357_vt_join_q == c_i32_3887_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_155_comparator_x_delay ( .xin(dupName_155_comparator_x_qi), .xout(dupName_155_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5029_emscripten_compute_dom_pk_code369(SELECTOR,202)@36
    always @(dupName_155_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4832_emscripten_compute_dom_pk_code270_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5029_emscripten_compute_dom_pk_code369_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_155_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5029_emscripten_compute_dom_pk_code369_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4832_emscripten_compute_dom_pk_code270_q;
        end
    end

    // c_i32_1891(CONSTANT,21)
    assign c_i32_1891_q = $unsigned(32'b00000000000000000000000000000001);

    // dupName_206_comparator_x(LOGICAL,819)@36
    assign dupName_206_comparator_x_q = $unsigned(i_sel_bits5194_emscripten_compute_dom_pk_code451_vt_join_q == c_i32_1891_q ? 1'b1 : 1'b0);

    // i_new_case_assign4415_emscripten_compute_dom_pk_code42(MUX,437)@35
    assign i_new_case_assign4415_emscripten_compute_dom_pk_code42_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4415_emscripten_compute_dom_pk_code42_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_43_tpl)
    begin
        unique case (i_new_case_assign4415_emscripten_compute_dom_pk_code42_s)
            1'b0 : i_new_case_assign4415_emscripten_compute_dom_pk_code42_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4415_emscripten_compute_dom_pk_code42_q = in_c1_eni237_43_tpl;
            default : i_new_case_assign4415_emscripten_compute_dom_pk_code42_q = 32'b0;
        endcase
    end

    // dupName_6_comparator_x(LOGICAL,619)@35
    assign dupName_6_comparator_x_q = $unsigned(i_sel_bits_emscripten_compute_dom_pk_code56_vt_join_q == c_i32_5889_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4474_emscripten_compute_dom_pk_code66(SELECTOR,53)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4474_emscripten_compute_dom_pk_code66_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4474_emscripten_compute_dom_pk_code66_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_6_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4474_emscripten_compute_dom_pk_code66_q <= i_new_case_assign4415_emscripten_compute_dom_pk_code42_q;
            end
        end
    end

    // dupName_56_comparator_x(LOGICAL,669)@35 + 1
    assign dupName_56_comparator_x_qi = $unsigned(i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_join_q == c_i32_1891_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_56_comparator_x_delay ( .xin(dupName_56_comparator_x_qi), .xout(dupName_56_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4628_emscripten_compute_dom_pk_code167(SELECTOR,103)@36
    always @(dupName_56_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4474_emscripten_compute_dom_pk_code66_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4628_emscripten_compute_dom_pk_code167_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_56_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4628_emscripten_compute_dom_pk_code167_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4474_emscripten_compute_dom_pk_code66_q;
        end
    end

    // dupName_103_comparator_x(LOGICAL,716)@35 + 1
    assign dupName_103_comparator_x_qi = $unsigned(i_sel_bits4810_emscripten_compute_dom_pk_code258_vt_join_q == c_i32_4888_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_103_comparator_x_delay ( .xin(dupName_103_comparator_x_qi), .xout(dupName_103_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4828_emscripten_compute_dom_pk_code268(SELECTOR,153)@36
    always @(dupName_103_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4628_emscripten_compute_dom_pk_code167_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4828_emscripten_compute_dom_pk_code268_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_103_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4828_emscripten_compute_dom_pk_code268_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4628_emscripten_compute_dom_pk_code167_q;
        end
    end

    // dupName_154_comparator_x(LOGICAL,767)@35 + 1
    assign dupName_154_comparator_x_qi = $unsigned(i_sel_bits5007_emscripten_compute_dom_pk_code357_vt_join_q == c_i32_1891_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_154_comparator_x_delay ( .xin(dupName_154_comparator_x_qi), .xout(dupName_154_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5025_emscripten_compute_dom_pk_code367(SELECTOR,201)@36
    always @(dupName_154_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4828_emscripten_compute_dom_pk_code268_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5025_emscripten_compute_dom_pk_code367_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_154_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5025_emscripten_compute_dom_pk_code367_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4828_emscripten_compute_dom_pk_code268_q;
        end
    end

    // dupName_203_comparator_x(LOGICAL,816)@36
    assign dupName_203_comparator_x_q = $unsigned(i_sel_bits5194_emscripten_compute_dom_pk_code451_vt_join_q == c_i32_0880_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5213_emscripten_compute_dom_pk_code461(SELECTOR,367)@36
    always @(dupName_203_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5025_emscripten_compute_dom_pk_code367_q or dupName_206_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5029_emscripten_compute_dom_pk_code369_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5213_emscripten_compute_dom_pk_code461_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_206_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5213_emscripten_compute_dom_pk_code461_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5029_emscripten_compute_dom_pk_code369_q;
        end
        if (dupName_203_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5213_emscripten_compute_dom_pk_code461_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5025_emscripten_compute_dom_pk_code367_q;
        end
    end

    // dupName_248_comparator_x(LOGICAL,861)@36
    assign dupName_248_comparator_x_q = $unsigned(i_sel_bits5354_emscripten_compute_dom_pk_code529_vt_join_q == c_i32_2892_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5372_emscripten_compute_dom_pk_code539(SELECTOR,275)@36
    always @(dupName_248_comparator_x_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5213_emscripten_compute_dom_pk_code461_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5372_emscripten_compute_dom_pk_code539_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_248_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5372_emscripten_compute_dom_pk_code539_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5213_emscripten_compute_dom_pk_code461_q;
        end
    end

    // dupName_289_comparator_x(LOGICAL,902)@36
    assign dupName_289_comparator_x_q = $unsigned(i_sel_bits5500_emscripten_compute_dom_pk_code603_vt_join_q == c_i32_1891_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5518_emscripten_compute_dom_pk_code613(SELECTOR,309)@36
    always @(dupName_289_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5372_emscripten_compute_dom_pk_code539_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5518_emscripten_compute_dom_pk_code613_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_289_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5518_emscripten_compute_dom_pk_code613_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5372_emscripten_compute_dom_pk_code539_q;
        end
    end

    // dupName_323_comparator_x(LOGICAL,936)@36
    assign dupName_323_comparator_x_q = $unsigned(i_sel_bits5626_emscripten_compute_dom_pk_code665_vt_join_q == c_i32_2892_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5722_emscripten_compute_dom_pk_code711(SELECTOR,347)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5722_emscripten_compute_dom_pk_code711_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5722_emscripten_compute_dom_pk_code711_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_323_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5722_emscripten_compute_dom_pk_code711_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5518_emscripten_compute_dom_pk_code613_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5800_emscripten_compute_dom_pk_code749(SELECTOR,361)@37
    always @(redist220_dupName_354_comparator_x_q_1_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5722_emscripten_compute_dom_pk_code711_q or redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5800_emscripten_compute_dom_pk_code749_q = redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q;
        if (redist220_dupName_354_comparator_x_q_1_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5800_emscripten_compute_dom_pk_code749_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5722_emscripten_compute_dom_pk_code711_q;
        end
    end

    // dupName_378_comparator_x(LOGICAL,991)@37
    assign dupName_378_comparator_x_q = $unsigned(i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_join_q == c_i32_5889_q ? 1'b1 : 1'b0);

    // i_new_case_assign4387_emscripten_compute_dom_pk_code16(MUX,411)@35
    assign i_new_case_assign4387_emscripten_compute_dom_pk_code16_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4387_emscripten_compute_dom_pk_code16_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_17_tpl)
    begin
        unique case (i_new_case_assign4387_emscripten_compute_dom_pk_code16_s)
            1'b0 : i_new_case_assign4387_emscripten_compute_dom_pk_code16_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4387_emscripten_compute_dom_pk_code16_q = in_c1_eni237_17_tpl;
            default : i_new_case_assign4387_emscripten_compute_dom_pk_code16_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4600_emscripten_compute_dom_pk_code150(SELECTOR,95)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4600_emscripten_compute_dom_pk_code150_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4600_emscripten_compute_dom_pk_code150_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_6_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4600_emscripten_compute_dom_pk_code150_q <= i_new_case_assign4387_emscripten_compute_dom_pk_code16_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4796_emscripten_compute_dom_pk_code251(SELECTOR,145)@36
    always @(dupName_56_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4600_emscripten_compute_dom_pk_code150_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4796_emscripten_compute_dom_pk_code251_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_56_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4796_emscripten_compute_dom_pk_code251_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4600_emscripten_compute_dom_pk_code150_q;
        end
    end

    // dupName_111_comparator_x(LOGICAL,724)@35 + 1
    assign dupName_111_comparator_x_qi = $unsigned(i_sel_bits4810_emscripten_compute_dom_pk_code258_vt_join_q == c_i32_7885_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_111_comparator_x_delay ( .xin(dupName_111_comparator_x_qi), .xout(dupName_111_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4993_emscripten_compute_dom_pk_code350(SELECTOR,193)@36
    always @(dupName_111_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4796_emscripten_compute_dom_pk_code251_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4993_emscripten_compute_dom_pk_code350_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_111_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4993_emscripten_compute_dom_pk_code350_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4796_emscripten_compute_dom_pk_code251_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5180_emscripten_compute_dom_pk_code443(SELECTOR,236)@36
    always @(dupName_155_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4993_emscripten_compute_dom_pk_code350_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5180_emscripten_compute_dom_pk_code443_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_155_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5180_emscripten_compute_dom_pk_code443_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4993_emscripten_compute_dom_pk_code350_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5343_emscripten_compute_dom_pk_code523(SELECTOR,269)@36
    always @(dupName_206_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5180_emscripten_compute_dom_pk_code443_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5343_emscripten_compute_dom_pk_code523_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_206_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5343_emscripten_compute_dom_pk_code523_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5180_emscripten_compute_dom_pk_code443_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5490_emscripten_compute_dom_pk_code597(SELECTOR,302)@36
    always @(dupName_252_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5343_emscripten_compute_dom_pk_code523_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5490_emscripten_compute_dom_pk_code597_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_252_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5490_emscripten_compute_dom_pk_code597_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5343_emscripten_compute_dom_pk_code523_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5616_emscripten_compute_dom_pk_code659(SELECTOR,328)@36
    always @(dupName_288_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5490_emscripten_compute_dom_pk_code597_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5616_emscripten_compute_dom_pk_code659_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_288_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5616_emscripten_compute_dom_pk_code659_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5490_emscripten_compute_dom_pk_code597_q;
        end
    end

    // dupName_322_comparator_x(LOGICAL,935)@36
    assign dupName_322_comparator_x_q = $unsigned(i_sel_bits5626_emscripten_compute_dom_pk_code665_vt_join_q == c_i32_0880_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5718_emscripten_compute_dom_pk_code709(SELECTOR,346)@36
    always @(dupName_322_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5616_emscripten_compute_dom_pk_code659_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5718_emscripten_compute_dom_pk_code709_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_322_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5718_emscripten_compute_dom_pk_code709_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5616_emscripten_compute_dom_pk_code659_q;
        end
    end

    // dupName_368_comparator_x(LOGICAL,981)@36
    assign dupName_368_comparator_x_q = $unsigned(i_sel_bits5728_emscripten_compute_dom_pk_code715_vt_join_q == c_i32_0880_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5796_emscripten_compute_dom_pk_code747(SELECTOR,360)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5796_emscripten_compute_dom_pk_code747_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5796_emscripten_compute_dom_pk_code747_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_368_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5796_emscripten_compute_dom_pk_code747_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5718_emscripten_compute_dom_pk_code709_q;
            end
        end
    end

    // dupName_382_comparator_x(LOGICAL,995)@37
    assign dupName_382_comparator_x_q = $unsigned(i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_join_q == c_i32_4888_q ? 1'b1 : 1'b0);

    // i_new_case_assign4425_emscripten_compute_dom_pk_code51(MUX,446)@35
    assign i_new_case_assign4425_emscripten_compute_dom_pk_code51_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4425_emscripten_compute_dom_pk_code51_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_52_tpl)
    begin
        unique case (i_new_case_assign4425_emscripten_compute_dom_pk_code51_s)
            1'b0 : i_new_case_assign4425_emscripten_compute_dom_pk_code51_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4425_emscripten_compute_dom_pk_code51_q = in_c1_eni237_52_tpl;
            default : i_new_case_assign4425_emscripten_compute_dom_pk_code51_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4597_emscripten_compute_dom_pk_code148(SELECTOR,94)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4597_emscripten_compute_dom_pk_code148_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4597_emscripten_compute_dom_pk_code148_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_7_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4597_emscripten_compute_dom_pk_code148_q <= i_new_case_assign4425_emscripten_compute_dom_pk_code51_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4792_emscripten_compute_dom_pk_code249(SELECTOR,144)@36
    always @(dupName_56_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4597_emscripten_compute_dom_pk_code148_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4792_emscripten_compute_dom_pk_code249_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_56_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4792_emscripten_compute_dom_pk_code249_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4597_emscripten_compute_dom_pk_code148_q;
        end
    end

    // dupName_121_comparator_x(LOGICAL,734)@35 + 1
    assign dupName_121_comparator_x_qi = $unsigned(i_sel_bits4810_emscripten_compute_dom_pk_code258_vt_join_q == c_i32_2892_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_121_comparator_x_delay ( .xin(dupName_121_comparator_x_qi), .xout(dupName_121_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4989_emscripten_compute_dom_pk_code348(SELECTOR,192)@36
    always @(dupName_121_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4792_emscripten_compute_dom_pk_code249_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4989_emscripten_compute_dom_pk_code348_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_121_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4989_emscripten_compute_dom_pk_code348_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4792_emscripten_compute_dom_pk_code249_q;
        end
    end

    // dupName_163_comparator_x(LOGICAL,776)@35 + 1
    assign dupName_163_comparator_x_qi = $unsigned(i_sel_bits5007_emscripten_compute_dom_pk_code357_vt_join_q == c_i32_5889_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_163_comparator_x_delay ( .xin(dupName_163_comparator_x_qi), .xout(dupName_163_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5176_emscripten_compute_dom_pk_code441(SELECTOR,235)@36
    always @(dupName_163_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4989_emscripten_compute_dom_pk_code348_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5176_emscripten_compute_dom_pk_code441_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_163_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5176_emscripten_compute_dom_pk_code441_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4989_emscripten_compute_dom_pk_code348_q;
        end
    end

    // dupName_210_comparator_x(LOGICAL,823)@36
    assign dupName_210_comparator_x_q = $unsigned(i_sel_bits5194_emscripten_compute_dom_pk_code451_vt_join_q == c_i32_5889_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5339_emscripten_compute_dom_pk_code521(SELECTOR,268)@36
    always @(dupName_210_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5176_emscripten_compute_dom_pk_code441_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5339_emscripten_compute_dom_pk_code521_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_210_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5339_emscripten_compute_dom_pk_code521_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5176_emscripten_compute_dom_pk_code441_q;
        end
    end

    // dupName_265_comparator_x(LOGICAL,878)@36
    assign dupName_265_comparator_x_q = $unsigned(i_sel_bits5354_emscripten_compute_dom_pk_code529_vt_join_q == c_i32_3887_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5486_emscripten_compute_dom_pk_code595(SELECTOR,301)@36
    always @(dupName_265_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5339_emscripten_compute_dom_pk_code521_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5486_emscripten_compute_dom_pk_code595_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_265_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5486_emscripten_compute_dom_pk_code595_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5339_emscripten_compute_dom_pk_code521_q;
        end
    end

    // dupName_304_comparator_x(LOGICAL,917)@36
    assign dupName_304_comparator_x_q = $unsigned(i_sel_bits5500_emscripten_compute_dom_pk_code603_vt_join_q == c_i32_5889_q ? 1'b1 : 1'b0);

    // i_new_case_assign4388_emscripten_compute_dom_pk_code17(MUX,412)@35
    assign i_new_case_assign4388_emscripten_compute_dom_pk_code17_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4388_emscripten_compute_dom_pk_code17_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_18_tpl)
    begin
        unique case (i_new_case_assign4388_emscripten_compute_dom_pk_code17_s)
            1'b0 : i_new_case_assign4388_emscripten_compute_dom_pk_code17_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4388_emscripten_compute_dom_pk_code17_q = in_c1_eni237_18_tpl;
            default : i_new_case_assign4388_emscripten_compute_dom_pk_code17_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4594_emscripten_compute_dom_pk_code146(SELECTOR,93)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4594_emscripten_compute_dom_pk_code146_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4594_emscripten_compute_dom_pk_code146_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4594_emscripten_compute_dom_pk_code146_q <= i_new_case_assign4388_emscripten_compute_dom_pk_code17_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4788_emscripten_compute_dom_pk_code247(SELECTOR,143)@36
    always @(dupName_53_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4594_emscripten_compute_dom_pk_code146_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4788_emscripten_compute_dom_pk_code247_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_53_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4788_emscripten_compute_dom_pk_code247_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4594_emscripten_compute_dom_pk_code146_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4985_emscripten_compute_dom_pk_code346(SELECTOR,191)@36
    always @(dupName_108_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4788_emscripten_compute_dom_pk_code247_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4985_emscripten_compute_dom_pk_code346_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_108_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4985_emscripten_compute_dom_pk_code346_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4788_emscripten_compute_dom_pk_code247_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5172_emscripten_compute_dom_pk_code439(SELECTOR,234)@36
    always @(dupName_162_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4985_emscripten_compute_dom_pk_code346_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5172_emscripten_compute_dom_pk_code439_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_162_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5172_emscripten_compute_dom_pk_code439_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4985_emscripten_compute_dom_pk_code346_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5335_emscripten_compute_dom_pk_code519(SELECTOR,267)@36
    always @(dupName_214_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5172_emscripten_compute_dom_pk_code439_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5335_emscripten_compute_dom_pk_code519_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_214_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5335_emscripten_compute_dom_pk_code519_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5172_emscripten_compute_dom_pk_code439_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5482_emscripten_compute_dom_pk_code593(SELECTOR,300)@36
    always @(dupName_248_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5335_emscripten_compute_dom_pk_code519_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5482_emscripten_compute_dom_pk_code593_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_248_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5482_emscripten_compute_dom_pk_code593_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5335_emscripten_compute_dom_pk_code519_q;
        end
    end

    // dupName_290_comparator_x(LOGICAL,903)@36
    assign dupName_290_comparator_x_q = $unsigned(i_sel_bits5500_emscripten_compute_dom_pk_code603_vt_join_q == c_i32_4888_q ? 1'b1 : 1'b0);

    // i_new_case_assign4402_emscripten_compute_dom_pk_code31(MUX,426)@35
    assign i_new_case_assign4402_emscripten_compute_dom_pk_code31_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4402_emscripten_compute_dom_pk_code31_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_32_tpl)
    begin
        unique case (i_new_case_assign4402_emscripten_compute_dom_pk_code31_s)
            1'b0 : i_new_case_assign4402_emscripten_compute_dom_pk_code31_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4402_emscripten_compute_dom_pk_code31_q = in_c1_eni237_32_tpl;
            default : i_new_case_assign4402_emscripten_compute_dom_pk_code31_q = 32'b0;
        endcase
    end

    // dupName_2_comparator_x(LOGICAL,615)@35
    assign dupName_2_comparator_x_q = $unsigned(i_sel_bits_emscripten_compute_dom_pk_code56_vt_join_q == c_i32_3887_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4591_emscripten_compute_dom_pk_code144(SELECTOR,92)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4591_emscripten_compute_dom_pk_code144_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4591_emscripten_compute_dom_pk_code144_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_2_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4591_emscripten_compute_dom_pk_code144_q <= i_new_case_assign4402_emscripten_compute_dom_pk_code31_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4784_emscripten_compute_dom_pk_code245(SELECTOR,142)@36
    always @(dupName_53_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4591_emscripten_compute_dom_pk_code144_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4784_emscripten_compute_dom_pk_code245_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_53_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4784_emscripten_compute_dom_pk_code245_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4591_emscripten_compute_dom_pk_code144_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4981_emscripten_compute_dom_pk_code344(SELECTOR,190)@36
    always @(dupName_103_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4784_emscripten_compute_dom_pk_code245_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4981_emscripten_compute_dom_pk_code344_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_103_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4981_emscripten_compute_dom_pk_code344_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4784_emscripten_compute_dom_pk_code245_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5168_emscripten_compute_dom_pk_code437(SELECTOR,233)@36
    always @(dupName_155_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4981_emscripten_compute_dom_pk_code344_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5168_emscripten_compute_dom_pk_code437_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_155_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5168_emscripten_compute_dom_pk_code437_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4981_emscripten_compute_dom_pk_code344_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5331_emscripten_compute_dom_pk_code517(SELECTOR,266)@36
    always @(dupName_203_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5168_emscripten_compute_dom_pk_code437_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5331_emscripten_compute_dom_pk_code517_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_203_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5331_emscripten_compute_dom_pk_code517_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5168_emscripten_compute_dom_pk_code437_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5478_emscripten_compute_dom_pk_code591(SELECTOR,299)@36
    always @(dupName_265_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5331_emscripten_compute_dom_pk_code517_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5478_emscripten_compute_dom_pk_code591_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_265_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5478_emscripten_compute_dom_pk_code591_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5331_emscripten_compute_dom_pk_code517_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5612_emscripten_compute_dom_pk_code657(SELECTOR,387)@36
    always @(dupName_289_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5478_emscripten_compute_dom_pk_code591_q or dupName_290_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5482_emscripten_compute_dom_pk_code593_q or dupName_304_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5486_emscripten_compute_dom_pk_code595_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5612_emscripten_compute_dom_pk_code657_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_304_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5612_emscripten_compute_dom_pk_code657_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5486_emscripten_compute_dom_pk_code595_q;
        end
        if (dupName_290_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5612_emscripten_compute_dom_pk_code657_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5482_emscripten_compute_dom_pk_code593_q;
        end
        if (dupName_289_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5612_emscripten_compute_dom_pk_code657_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5478_emscripten_compute_dom_pk_code591_q;
        end
    end

    // dupName_331_comparator_x(LOGICAL,944)@36
    assign dupName_331_comparator_x_q = $unsigned(i_sel_bits5626_emscripten_compute_dom_pk_code665_vt_join_q == c_i32_1891_q ? 1'b1 : 1'b0);

    // i_new_case_assign4427_emscripten_compute_dom_pk_code53(MUX,448)@35
    assign i_new_case_assign4427_emscripten_compute_dom_pk_code53_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4427_emscripten_compute_dom_pk_code53_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_54_tpl)
    begin
        unique case (i_new_case_assign4427_emscripten_compute_dom_pk_code53_s)
            1'b0 : i_new_case_assign4427_emscripten_compute_dom_pk_code53_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4427_emscripten_compute_dom_pk_code53_q = in_c1_eni237_54_tpl;
            default : i_new_case_assign4427_emscripten_compute_dom_pk_code53_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4588_emscripten_compute_dom_pk_code142(SELECTOR,91)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4588_emscripten_compute_dom_pk_code142_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4588_emscripten_compute_dom_pk_code142_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4588_emscripten_compute_dom_pk_code142_q <= i_new_case_assign4427_emscripten_compute_dom_pk_code53_q;
            end
        end
    end

    // dupName_59_comparator_x(LOGICAL,672)@35 + 1
    assign dupName_59_comparator_x_qi = $unsigned(i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_join_q == c_i32_5889_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_59_comparator_x_delay ( .xin(dupName_59_comparator_x_qi), .xout(dupName_59_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4780_emscripten_compute_dom_pk_code243(SELECTOR,141)@36
    always @(dupName_59_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4588_emscripten_compute_dom_pk_code142_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4780_emscripten_compute_dom_pk_code243_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_59_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4780_emscripten_compute_dom_pk_code243_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4588_emscripten_compute_dom_pk_code142_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4977_emscripten_compute_dom_pk_code342(SELECTOR,189)@36
    always @(dupName_103_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4780_emscripten_compute_dom_pk_code243_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4977_emscripten_compute_dom_pk_code342_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_103_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4977_emscripten_compute_dom_pk_code342_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4780_emscripten_compute_dom_pk_code243_q;
        end
    end

    // dupName_158_comparator_x(LOGICAL,771)@35 + 1
    assign dupName_158_comparator_x_qi = $unsigned(i_sel_bits5007_emscripten_compute_dom_pk_code357_vt_join_q == c_i32_0880_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_158_comparator_x_delay ( .xin(dupName_158_comparator_x_qi), .xout(dupName_158_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5164_emscripten_compute_dom_pk_code435(SELECTOR,232)@36
    always @(dupName_158_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4977_emscripten_compute_dom_pk_code342_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5164_emscripten_compute_dom_pk_code435_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_158_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5164_emscripten_compute_dom_pk_code435_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4977_emscripten_compute_dom_pk_code342_q;
        end
    end

    // dupName_202_comparator_x(LOGICAL,815)@36
    assign dupName_202_comparator_x_q = $unsigned(i_sel_bits5194_emscripten_compute_dom_pk_code451_vt_join_q == c_i32_4888_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5327_emscripten_compute_dom_pk_code515(SELECTOR,265)@36
    always @(dupName_202_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5164_emscripten_compute_dom_pk_code435_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5327_emscripten_compute_dom_pk_code515_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_202_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5327_emscripten_compute_dom_pk_code515_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5164_emscripten_compute_dom_pk_code435_q;
        end
    end

    // dupName_250_comparator_x(LOGICAL,863)@36
    assign dupName_250_comparator_x_q = $unsigned(i_sel_bits5354_emscripten_compute_dom_pk_code529_vt_join_q == c_i32_1891_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5474_emscripten_compute_dom_pk_code589(SELECTOR,298)@36
    always @(dupName_250_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5327_emscripten_compute_dom_pk_code515_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5474_emscripten_compute_dom_pk_code589_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_250_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5474_emscripten_compute_dom_pk_code589_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5327_emscripten_compute_dom_pk_code515_q;
        end
    end

    // dupName_285_comparator_x(LOGICAL,898)@36
    assign dupName_285_comparator_x_q = $unsigned(i_sel_bits5500_emscripten_compute_dom_pk_code603_vt_join_q == c_i32_7885_q ? 1'b1 : 1'b0);

    // i_new_case_assign4400_emscripten_compute_dom_pk_code29(MUX,424)@35
    assign i_new_case_assign4400_emscripten_compute_dom_pk_code29_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4400_emscripten_compute_dom_pk_code29_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_30_tpl)
    begin
        unique case (i_new_case_assign4400_emscripten_compute_dom_pk_code29_s)
            1'b0 : i_new_case_assign4400_emscripten_compute_dom_pk_code29_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4400_emscripten_compute_dom_pk_code29_q = in_c1_eni237_30_tpl;
            default : i_new_case_assign4400_emscripten_compute_dom_pk_code29_q = 32'b0;
        endcase
    end

    // dupName_3_comparator_x(LOGICAL,616)@35
    assign dupName_3_comparator_x_q = $unsigned(i_sel_bits_emscripten_compute_dom_pk_code56_vt_join_q == c_i32_0880_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4585_emscripten_compute_dom_pk_code140(SELECTOR,90)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4585_emscripten_compute_dom_pk_code140_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4585_emscripten_compute_dom_pk_code140_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_3_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4585_emscripten_compute_dom_pk_code140_q <= i_new_case_assign4400_emscripten_compute_dom_pk_code29_q;
            end
        end
    end

    // dupName_52_comparator_x(LOGICAL,665)@35 + 1
    assign dupName_52_comparator_x_qi = $unsigned(i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_join_q == c_i32_2892_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_52_comparator_x_delay ( .xin(dupName_52_comparator_x_qi), .xout(dupName_52_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4776_emscripten_compute_dom_pk_code241(SELECTOR,140)@36
    always @(dupName_52_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4585_emscripten_compute_dom_pk_code140_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4776_emscripten_compute_dom_pk_code241_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_52_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4776_emscripten_compute_dom_pk_code241_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4585_emscripten_compute_dom_pk_code140_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4973_emscripten_compute_dom_pk_code340(SELECTOR,188)@36
    always @(dupName_121_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4776_emscripten_compute_dom_pk_code241_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4973_emscripten_compute_dom_pk_code340_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_121_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4973_emscripten_compute_dom_pk_code340_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4776_emscripten_compute_dom_pk_code241_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5160_emscripten_compute_dom_pk_code433(SELECTOR,231)@36
    always @(dupName_155_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4973_emscripten_compute_dom_pk_code340_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5160_emscripten_compute_dom_pk_code433_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_155_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5160_emscripten_compute_dom_pk_code433_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4973_emscripten_compute_dom_pk_code340_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5323_emscripten_compute_dom_pk_code513(SELECTOR,264)@36
    always @(dupName_214_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5160_emscripten_compute_dom_pk_code433_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5323_emscripten_compute_dom_pk_code513_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_214_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5323_emscripten_compute_dom_pk_code513_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5160_emscripten_compute_dom_pk_code433_q;
        end
    end

    // dupName_264_comparator_x(LOGICAL,877)@36
    assign dupName_264_comparator_x_q = $unsigned(i_sel_bits5354_emscripten_compute_dom_pk_code529_vt_join_q == c_i32_7885_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5470_emscripten_compute_dom_pk_code587(SELECTOR,297)@36
    always @(dupName_264_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5323_emscripten_compute_dom_pk_code513_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5470_emscripten_compute_dom_pk_code587_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_264_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5470_emscripten_compute_dom_pk_code587_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5323_emscripten_compute_dom_pk_code513_q;
        end
    end

    // dupName_292_comparator_x(LOGICAL,905)@36
    assign dupName_292_comparator_x_q = $unsigned(i_sel_bits5500_emscripten_compute_dom_pk_code603_vt_join_q == c_i32_6890_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5606_emscripten_compute_dom_pk_code655(SELECTOR,376)@36
    always @(dupName_292_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5470_emscripten_compute_dom_pk_code587_q or dupName_285_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5474_emscripten_compute_dom_pk_code589_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5606_emscripten_compute_dom_pk_code655_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_285_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5606_emscripten_compute_dom_pk_code655_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5474_emscripten_compute_dom_pk_code589_q;
        end
        if (dupName_292_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5606_emscripten_compute_dom_pk_code655_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5470_emscripten_compute_dom_pk_code587_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5714_emscripten_compute_dom_pk_code707(SELECTOR,382)@36
    always @(dupName_322_comparator_x_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5606_emscripten_compute_dom_pk_code655_q or dupName_331_comparator_x_q or i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5612_emscripten_compute_dom_pk_code657_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5714_emscripten_compute_dom_pk_code707_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_331_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5714_emscripten_compute_dom_pk_code707_q = i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5612_emscripten_compute_dom_pk_code657_q;
        end
        if (dupName_322_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5714_emscripten_compute_dom_pk_code707_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5606_emscripten_compute_dom_pk_code655_q;
        end
    end

    // dupName_351_comparator_x(LOGICAL,964)@36
    assign dupName_351_comparator_x_q = $unsigned(i_sel_bits5728_emscripten_compute_dom_pk_code715_vt_join_q == c_i32_1891_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5792_emscripten_compute_dom_pk_code745(SELECTOR,359)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5792_emscripten_compute_dom_pk_code745_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5792_emscripten_compute_dom_pk_code745_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_351_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5792_emscripten_compute_dom_pk_code745_q <= i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5714_emscripten_compute_dom_pk_code707_q;
            end
        end
    end

    // dupName_376_comparator_x(LOGICAL,989)@37
    assign dupName_376_comparator_x_q = $unsigned(i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_join_q == c_i32_1891_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5834_emscripten_compute_dom_pk_code760(SELECTOR,394)@37
    always @(dupName_376_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5792_emscripten_compute_dom_pk_code745_q or dupName_382_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5796_emscripten_compute_dom_pk_code747_q or dupName_378_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5800_emscripten_compute_dom_pk_code749_q or dupName_379_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5804_emscripten_compute_dom_pk_code751_q or redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q)
    begin
        i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5834_emscripten_compute_dom_pk_code760_q = redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q;
        if (dupName_379_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5834_emscripten_compute_dom_pk_code760_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5804_emscripten_compute_dom_pk_code751_q;
        end
        if (dupName_378_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5834_emscripten_compute_dom_pk_code760_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5800_emscripten_compute_dom_pk_code749_q;
        end
        if (dupName_382_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5834_emscripten_compute_dom_pk_code760_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5796_emscripten_compute_dom_pk_code747_q;
        end
        if (dupName_376_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5834_emscripten_compute_dom_pk_code760_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5792_emscripten_compute_dom_pk_code745_q;
        end
    end

    // dupName_396_comparator_x(LOGICAL,1009)@35 + 1
    assign dupName_396_comparator_x_qi = $unsigned(in_c1_eni237_61_tpl == c_i32_3887_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_396_comparator_x_delay ( .xin(dupName_396_comparator_x_qi), .xout(dupName_396_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist214_dupName_396_comparator_x_q_2(DELAY,1370)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist214_dupName_396_comparator_x_q_2_q <= '0;
        end
        else
        begin
            redist214_dupName_396_comparator_x_q_2_q <= $unsigned(dupName_396_comparator_x_q);
        end
    end

    // i_new_case_assign4394_emscripten_compute_dom_pk_code23(MUX,418)@35
    assign i_new_case_assign4394_emscripten_compute_dom_pk_code23_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4394_emscripten_compute_dom_pk_code23_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_24_tpl)
    begin
        unique case (i_new_case_assign4394_emscripten_compute_dom_pk_code23_s)
            1'b0 : i_new_case_assign4394_emscripten_compute_dom_pk_code23_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4394_emscripten_compute_dom_pk_code23_q = in_c1_eni237_24_tpl;
            default : i_new_case_assign4394_emscripten_compute_dom_pk_code23_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4582_emscripten_compute_dom_pk_code138(SELECTOR,89)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4582_emscripten_compute_dom_pk_code138_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4582_emscripten_compute_dom_pk_code138_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_7_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4582_emscripten_compute_dom_pk_code138_q <= i_new_case_assign4394_emscripten_compute_dom_pk_code23_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4772_emscripten_compute_dom_pk_code239(SELECTOR,139)@36
    always @(dupName_57_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4582_emscripten_compute_dom_pk_code138_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4772_emscripten_compute_dom_pk_code239_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_57_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4772_emscripten_compute_dom_pk_code239_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4582_emscripten_compute_dom_pk_code138_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4969_emscripten_compute_dom_pk_code338(SELECTOR,187)@36
    always @(dupName_102_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4772_emscripten_compute_dom_pk_code239_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4969_emscripten_compute_dom_pk_code338_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_102_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4969_emscripten_compute_dom_pk_code338_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4772_emscripten_compute_dom_pk_code239_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5156_emscripten_compute_dom_pk_code431(SELECTOR,230)@36
    always @(dupName_155_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4969_emscripten_compute_dom_pk_code338_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5156_emscripten_compute_dom_pk_code431_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_155_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5156_emscripten_compute_dom_pk_code431_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4969_emscripten_compute_dom_pk_code338_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5319_emscripten_compute_dom_pk_code511(SELECTOR,263)@36
    always @(dupName_206_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5156_emscripten_compute_dom_pk_code431_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5319_emscripten_compute_dom_pk_code511_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_206_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5319_emscripten_compute_dom_pk_code511_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5156_emscripten_compute_dom_pk_code431_q;
        end
    end

    // dupName_247_comparator_x(LOGICAL,860)@36
    assign dupName_247_comparator_x_q = $unsigned(i_sel_bits5354_emscripten_compute_dom_pk_code529_vt_join_q == c_i32_0880_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5466_emscripten_compute_dom_pk_code585(SELECTOR,296)@36
    always @(dupName_247_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5319_emscripten_compute_dom_pk_code511_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5466_emscripten_compute_dom_pk_code585_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_247_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5466_emscripten_compute_dom_pk_code585_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5319_emscripten_compute_dom_pk_code511_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5601_emscripten_compute_dom_pk_code653(SELECTOR,327)@36
    always @(dupName_290_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5466_emscripten_compute_dom_pk_code585_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5601_emscripten_compute_dom_pk_code653_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_290_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5601_emscripten_compute_dom_pk_code653_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5466_emscripten_compute_dom_pk_code585_q;
        end
    end

    // dupName_330_comparator_x(LOGICAL,943)@36
    assign dupName_330_comparator_x_q = $unsigned(i_sel_bits5626_emscripten_compute_dom_pk_code665_vt_join_q == c_i32_4888_q ? 1'b1 : 1'b0);

    // i_new_case_assign4407_emscripten_compute_dom_pk_code36(MUX,431)@35
    assign i_new_case_assign4407_emscripten_compute_dom_pk_code36_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4407_emscripten_compute_dom_pk_code36_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_37_tpl)
    begin
        unique case (i_new_case_assign4407_emscripten_compute_dom_pk_code36_s)
            1'b0 : i_new_case_assign4407_emscripten_compute_dom_pk_code36_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4407_emscripten_compute_dom_pk_code36_q = in_c1_eni237_37_tpl;
            default : i_new_case_assign4407_emscripten_compute_dom_pk_code36_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4471_emscripten_compute_dom_pk_code64(SELECTOR,52)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4471_emscripten_compute_dom_pk_code64_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4471_emscripten_compute_dom_pk_code64_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_3_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4471_emscripten_compute_dom_pk_code64_q <= i_new_case_assign4407_emscripten_compute_dom_pk_code36_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4624_emscripten_compute_dom_pk_code165(SELECTOR,102)@36
    always @(dupName_52_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4471_emscripten_compute_dom_pk_code64_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4624_emscripten_compute_dom_pk_code165_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_52_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4624_emscripten_compute_dom_pk_code165_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4471_emscripten_compute_dom_pk_code64_q;
        end
    end

    // dupName_104_comparator_x(LOGICAL,717)@35 + 1
    assign dupName_104_comparator_x_qi = $unsigned(i_sel_bits4810_emscripten_compute_dom_pk_code258_vt_join_q == c_i32_0880_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_104_comparator_x_delay ( .xin(dupName_104_comparator_x_qi), .xout(dupName_104_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4824_emscripten_compute_dom_pk_code266(SELECTOR,152)@36
    always @(dupName_104_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4624_emscripten_compute_dom_pk_code165_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4824_emscripten_compute_dom_pk_code266_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_104_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4824_emscripten_compute_dom_pk_code266_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4624_emscripten_compute_dom_pk_code165_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5021_emscripten_compute_dom_pk_code365(SELECTOR,200)@36
    always @(dupName_155_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4824_emscripten_compute_dom_pk_code266_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5021_emscripten_compute_dom_pk_code365_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_155_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5021_emscripten_compute_dom_pk_code365_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4824_emscripten_compute_dom_pk_code266_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5208_emscripten_compute_dom_pk_code459(SELECTOR,243)@36
    always @(dupName_202_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5021_emscripten_compute_dom_pk_code365_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5208_emscripten_compute_dom_pk_code459_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_202_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5208_emscripten_compute_dom_pk_code459_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5021_emscripten_compute_dom_pk_code365_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5368_emscripten_compute_dom_pk_code537(SELECTOR,274)@36
    always @(dupName_250_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5208_emscripten_compute_dom_pk_code459_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5368_emscripten_compute_dom_pk_code537_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_250_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5368_emscripten_compute_dom_pk_code537_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5208_emscripten_compute_dom_pk_code459_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5514_emscripten_compute_dom_pk_code611(SELECTOR,308)@36
    always @(dupName_288_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5368_emscripten_compute_dom_pk_code537_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5514_emscripten_compute_dom_pk_code611_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_288_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5514_emscripten_compute_dom_pk_code611_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5368_emscripten_compute_dom_pk_code537_q;
        end
    end

    // dupName_324_comparator_x(LOGICAL,937)@36
    assign dupName_324_comparator_x_q = $unsigned(i_sel_bits5626_emscripten_compute_dom_pk_code665_vt_join_q == c_i32_3887_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5709_emscripten_compute_dom_pk_code705(SELECTOR,381)@36
    always @(dupName_324_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5514_emscripten_compute_dom_pk_code611_q or dupName_330_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5601_emscripten_compute_dom_pk_code653_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5709_emscripten_compute_dom_pk_code705_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_330_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5709_emscripten_compute_dom_pk_code705_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5601_emscripten_compute_dom_pk_code653_q;
        end
        if (dupName_324_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5709_emscripten_compute_dom_pk_code705_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5514_emscripten_compute_dom_pk_code611_q;
        end
    end

    // i_new_case_assign4391_emscripten_compute_dom_pk_code20(MUX,415)@35
    assign i_new_case_assign4391_emscripten_compute_dom_pk_code20_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4391_emscripten_compute_dom_pk_code20_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_21_tpl)
    begin
        unique case (i_new_case_assign4391_emscripten_compute_dom_pk_code20_s)
            1'b0 : i_new_case_assign4391_emscripten_compute_dom_pk_code20_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4391_emscripten_compute_dom_pk_code20_q = in_c1_eni237_21_tpl;
            default : i_new_case_assign4391_emscripten_compute_dom_pk_code20_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4576_emscripten_compute_dom_pk_code134(SELECTOR,87)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4576_emscripten_compute_dom_pk_code134_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4576_emscripten_compute_dom_pk_code134_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4576_emscripten_compute_dom_pk_code134_q <= i_new_case_assign4391_emscripten_compute_dom_pk_code20_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4764_emscripten_compute_dom_pk_code235(SELECTOR,137)@36
    always @(dupName_56_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4576_emscripten_compute_dom_pk_code134_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4764_emscripten_compute_dom_pk_code235_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_56_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4764_emscripten_compute_dom_pk_code235_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4576_emscripten_compute_dom_pk_code134_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4961_emscripten_compute_dom_pk_code334(SELECTOR,185)@36
    always @(dupName_102_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4764_emscripten_compute_dom_pk_code235_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4961_emscripten_compute_dom_pk_code334_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_102_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4961_emscripten_compute_dom_pk_code334_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4764_emscripten_compute_dom_pk_code235_q;
        end
    end

    // dupName_165_comparator_x(LOGICAL,778)@35 + 1
    assign dupName_165_comparator_x_qi = $unsigned(i_sel_bits5007_emscripten_compute_dom_pk_code357_vt_join_q == c_i32_2892_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_165_comparator_x_delay ( .xin(dupName_165_comparator_x_qi), .xout(dupName_165_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5148_emscripten_compute_dom_pk_code427(SELECTOR,228)@36
    always @(dupName_165_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4961_emscripten_compute_dom_pk_code334_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5148_emscripten_compute_dom_pk_code427_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_165_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5148_emscripten_compute_dom_pk_code427_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4961_emscripten_compute_dom_pk_code334_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5311_emscripten_compute_dom_pk_code507(SELECTOR,261)@36
    always @(dupName_202_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5148_emscripten_compute_dom_pk_code427_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5311_emscripten_compute_dom_pk_code507_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_202_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5311_emscripten_compute_dom_pk_code507_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5148_emscripten_compute_dom_pk_code427_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5458_emscripten_compute_dom_pk_code581(SELECTOR,294)@36
    always @(dupName_265_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5311_emscripten_compute_dom_pk_code507_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5458_emscripten_compute_dom_pk_code581_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_265_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5458_emscripten_compute_dom_pk_code581_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5311_emscripten_compute_dom_pk_code507_q;
        end
    end

    // dupName_287_comparator_x(LOGICAL,900)@36
    assign dupName_287_comparator_x_q = $unsigned(i_sel_bits5500_emscripten_compute_dom_pk_code603_vt_join_q == c_i32_2892_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5593_emscripten_compute_dom_pk_code649(SELECTOR,325)@36
    always @(dupName_287_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5458_emscripten_compute_dom_pk_code581_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5593_emscripten_compute_dom_pk_code649_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_287_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5593_emscripten_compute_dom_pk_code649_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5458_emscripten_compute_dom_pk_code581_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5704_emscripten_compute_dom_pk_code703(SELECTOR,345)@36
    always @(dupName_331_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5593_emscripten_compute_dom_pk_code649_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5704_emscripten_compute_dom_pk_code703_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_331_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5704_emscripten_compute_dom_pk_code703_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5593_emscripten_compute_dom_pk_code649_q;
        end
    end

    // i_new_case_assign4404_emscripten_compute_dom_pk_code33(MUX,428)@35
    assign i_new_case_assign4404_emscripten_compute_dom_pk_code33_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4404_emscripten_compute_dom_pk_code33_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_34_tpl)
    begin
        unique case (i_new_case_assign4404_emscripten_compute_dom_pk_code33_s)
            1'b0 : i_new_case_assign4404_emscripten_compute_dom_pk_code33_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4404_emscripten_compute_dom_pk_code33_q = in_c1_eni237_34_tpl;
            default : i_new_case_assign4404_emscripten_compute_dom_pk_code33_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4573_emscripten_compute_dom_pk_code132(SELECTOR,86)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4573_emscripten_compute_dom_pk_code132_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4573_emscripten_compute_dom_pk_code132_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4573_emscripten_compute_dom_pk_code132_q <= i_new_case_assign4404_emscripten_compute_dom_pk_code33_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4760_emscripten_compute_dom_pk_code233(SELECTOR,136)@36
    always @(dupName_53_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4573_emscripten_compute_dom_pk_code132_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4760_emscripten_compute_dom_pk_code233_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_53_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4760_emscripten_compute_dom_pk_code233_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4573_emscripten_compute_dom_pk_code132_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4957_emscripten_compute_dom_pk_code332(SELECTOR,184)@36
    always @(dupName_108_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4760_emscripten_compute_dom_pk_code233_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4957_emscripten_compute_dom_pk_code332_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_108_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4957_emscripten_compute_dom_pk_code332_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4760_emscripten_compute_dom_pk_code233_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5144_emscripten_compute_dom_pk_code425(SELECTOR,227)@36
    always @(dupName_162_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4957_emscripten_compute_dom_pk_code332_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5144_emscripten_compute_dom_pk_code425_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_162_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5144_emscripten_compute_dom_pk_code425_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4957_emscripten_compute_dom_pk_code332_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5307_emscripten_compute_dom_pk_code505(SELECTOR,260)@36
    always @(dupName_214_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5144_emscripten_compute_dom_pk_code425_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5307_emscripten_compute_dom_pk_code505_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_214_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5307_emscripten_compute_dom_pk_code505_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5144_emscripten_compute_dom_pk_code425_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5454_emscripten_compute_dom_pk_code579(SELECTOR,293)@36
    always @(dupName_252_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5307_emscripten_compute_dom_pk_code505_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5454_emscripten_compute_dom_pk_code579_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_252_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5454_emscripten_compute_dom_pk_code579_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5307_emscripten_compute_dom_pk_code505_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5589_emscripten_compute_dom_pk_code647(SELECTOR,324)@36
    always @(dupName_288_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5454_emscripten_compute_dom_pk_code579_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5589_emscripten_compute_dom_pk_code647_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_288_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5589_emscripten_compute_dom_pk_code647_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5454_emscripten_compute_dom_pk_code579_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5700_emscripten_compute_dom_pk_code701(SELECTOR,344)@36
    always @(dupName_330_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5589_emscripten_compute_dom_pk_code647_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5700_emscripten_compute_dom_pk_code701_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_330_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5700_emscripten_compute_dom_pk_code701_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5589_emscripten_compute_dom_pk_code647_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5788_emscripten_compute_dom_pk_code743(SELECTOR,389)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5788_emscripten_compute_dom_pk_code743_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5788_emscripten_compute_dom_pk_code743_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_354_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5788_emscripten_compute_dom_pk_code743_q <= i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5709_emscripten_compute_dom_pk_code705_q;
            end
            if (dupName_351_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5788_emscripten_compute_dom_pk_code743_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5704_emscripten_compute_dom_pk_code703_q;
            end
            if (dupName_368_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5788_emscripten_compute_dom_pk_code743_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5700_emscripten_compute_dom_pk_code701_q;
            end
        end
    end

    // dupName_380_comparator_x(LOGICAL,993)@37
    assign dupName_380_comparator_x_q = $unsigned(i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_join_q == c_i32_7885_q ? 1'b1 : 1'b0);

    // i_new_case_assign4384_emscripten_compute_dom_pk_code13(MUX,408)@35
    assign i_new_case_assign4384_emscripten_compute_dom_pk_code13_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4384_emscripten_compute_dom_pk_code13_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_14_tpl)
    begin
        unique case (i_new_case_assign4384_emscripten_compute_dom_pk_code13_s)
            1'b0 : i_new_case_assign4384_emscripten_compute_dom_pk_code13_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4384_emscripten_compute_dom_pk_code13_q = in_c1_eni237_14_tpl;
            default : i_new_case_assign4384_emscripten_compute_dom_pk_code13_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4570_emscripten_compute_dom_pk_code130(SELECTOR,85)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4570_emscripten_compute_dom_pk_code130_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4570_emscripten_compute_dom_pk_code130_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_2_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4570_emscripten_compute_dom_pk_code130_q <= i_new_case_assign4384_emscripten_compute_dom_pk_code13_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4756_emscripten_compute_dom_pk_code231(SELECTOR,135)@36
    always @(dupName_52_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4570_emscripten_compute_dom_pk_code130_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4756_emscripten_compute_dom_pk_code231_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_52_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4756_emscripten_compute_dom_pk_code231_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4570_emscripten_compute_dom_pk_code130_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4953_emscripten_compute_dom_pk_code330(SELECTOR,183)@36
    always @(dupName_111_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4756_emscripten_compute_dom_pk_code231_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4953_emscripten_compute_dom_pk_code330_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_111_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4953_emscripten_compute_dom_pk_code330_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4756_emscripten_compute_dom_pk_code231_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5140_emscripten_compute_dom_pk_code423(SELECTOR,226)@36
    always @(dupName_163_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4953_emscripten_compute_dom_pk_code330_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5140_emscripten_compute_dom_pk_code423_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_163_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5140_emscripten_compute_dom_pk_code423_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4953_emscripten_compute_dom_pk_code330_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5303_emscripten_compute_dom_pk_code503(SELECTOR,259)@36
    always @(dupName_214_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5140_emscripten_compute_dom_pk_code423_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5303_emscripten_compute_dom_pk_code503_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_214_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5303_emscripten_compute_dom_pk_code503_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5140_emscripten_compute_dom_pk_code423_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5450_emscripten_compute_dom_pk_code577(SELECTOR,292)@36
    always @(dupName_248_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5303_emscripten_compute_dom_pk_code503_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5450_emscripten_compute_dom_pk_code577_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_248_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5450_emscripten_compute_dom_pk_code577_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5303_emscripten_compute_dom_pk_code503_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5585_emscripten_compute_dom_pk_code645(SELECTOR,323)@36
    always @(dupName_287_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5450_emscripten_compute_dom_pk_code577_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5585_emscripten_compute_dom_pk_code645_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_287_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5585_emscripten_compute_dom_pk_code645_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5450_emscripten_compute_dom_pk_code577_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5696_emscripten_compute_dom_pk_code699(SELECTOR,343)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5696_emscripten_compute_dom_pk_code699_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5696_emscripten_compute_dom_pk_code699_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_335_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5696_emscripten_compute_dom_pk_code699_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5585_emscripten_compute_dom_pk_code645_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5782_emscripten_compute_dom_pk_code741(SELECTOR,358)@37
    always @(redist220_dupName_354_comparator_x_q_1_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5696_emscripten_compute_dom_pk_code699_q or redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5782_emscripten_compute_dom_pk_code741_q = redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q;
        if (redist220_dupName_354_comparator_x_q_1_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5782_emscripten_compute_dom_pk_code741_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5696_emscripten_compute_dom_pk_code699_q;
        end
    end

    // i_new_case_assign4411_emscripten_compute_dom_pk_code38(MUX,433)@35
    assign i_new_case_assign4411_emscripten_compute_dom_pk_code38_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4411_emscripten_compute_dom_pk_code38_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_39_tpl)
    begin
        unique case (i_new_case_assign4411_emscripten_compute_dom_pk_code38_s)
            1'b0 : i_new_case_assign4411_emscripten_compute_dom_pk_code38_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4411_emscripten_compute_dom_pk_code38_q = in_c1_eni237_39_tpl;
            default : i_new_case_assign4411_emscripten_compute_dom_pk_code38_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4567_emscripten_compute_dom_pk_code128(SELECTOR,84)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4567_emscripten_compute_dom_pk_code128_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4567_emscripten_compute_dom_pk_code128_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4567_emscripten_compute_dom_pk_code128_q <= i_new_case_assign4411_emscripten_compute_dom_pk_code38_q;
            end
        end
    end

    // dupName_87_comparator_x(LOGICAL,700)@35 + 1
    assign dupName_87_comparator_x_qi = $unsigned(i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_join_q == c_i32_4888_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_87_comparator_x_delay ( .xin(dupName_87_comparator_x_qi), .xout(dupName_87_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4752_emscripten_compute_dom_pk_code229(SELECTOR,134)@36
    always @(dupName_87_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4567_emscripten_compute_dom_pk_code128_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4752_emscripten_compute_dom_pk_code229_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_87_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4752_emscripten_compute_dom_pk_code229_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4567_emscripten_compute_dom_pk_code128_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4949_emscripten_compute_dom_pk_code328(SELECTOR,182)@36
    always @(dupName_102_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4752_emscripten_compute_dom_pk_code229_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4949_emscripten_compute_dom_pk_code328_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_102_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4949_emscripten_compute_dom_pk_code328_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4752_emscripten_compute_dom_pk_code229_q;
        end
    end

    // dupName_153_comparator_x(LOGICAL,766)@35 + 1
    assign dupName_153_comparator_x_qi = $unsigned(i_sel_bits5007_emscripten_compute_dom_pk_code357_vt_join_q == c_i32_4888_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_153_comparator_x_delay ( .xin(dupName_153_comparator_x_qi), .xout(dupName_153_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5136_emscripten_compute_dom_pk_code421(SELECTOR,225)@36
    always @(dupName_153_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4949_emscripten_compute_dom_pk_code328_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5136_emscripten_compute_dom_pk_code421_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_153_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5136_emscripten_compute_dom_pk_code421_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4949_emscripten_compute_dom_pk_code328_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5299_emscripten_compute_dom_pk_code501(SELECTOR,258)@36
    always @(dupName_202_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5136_emscripten_compute_dom_pk_code421_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5299_emscripten_compute_dom_pk_code501_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_202_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5299_emscripten_compute_dom_pk_code501_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5136_emscripten_compute_dom_pk_code421_q;
        end
    end

    // i_new_case_assign4386_emscripten_compute_dom_pk_code15(MUX,410)@35
    assign i_new_case_assign4386_emscripten_compute_dom_pk_code15_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4386_emscripten_compute_dom_pk_code15_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_16_tpl)
    begin
        unique case (i_new_case_assign4386_emscripten_compute_dom_pk_code15_s)
            1'b0 : i_new_case_assign4386_emscripten_compute_dom_pk_code15_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4386_emscripten_compute_dom_pk_code15_q = in_c1_eni237_16_tpl;
            default : i_new_case_assign4386_emscripten_compute_dom_pk_code15_q = 32'b0;
        endcase
    end

    // dupName_14_comparator_x(LOGICAL,627)@35
    assign dupName_14_comparator_x_q = $unsigned(i_sel_bits_emscripten_compute_dom_pk_code56_vt_join_q == c_i32_2892_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4564_emscripten_compute_dom_pk_code126(SELECTOR,83)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4564_emscripten_compute_dom_pk_code126_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4564_emscripten_compute_dom_pk_code126_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_14_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4564_emscripten_compute_dom_pk_code126_q <= i_new_case_assign4386_emscripten_compute_dom_pk_code15_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4748_emscripten_compute_dom_pk_code227(SELECTOR,133)@36
    always @(dupName_52_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4564_emscripten_compute_dom_pk_code126_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4748_emscripten_compute_dom_pk_code227_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_52_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4748_emscripten_compute_dom_pk_code227_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4564_emscripten_compute_dom_pk_code126_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4945_emscripten_compute_dom_pk_code326(SELECTOR,181)@36
    always @(dupName_103_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4748_emscripten_compute_dom_pk_code227_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4945_emscripten_compute_dom_pk_code326_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_103_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4945_emscripten_compute_dom_pk_code326_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4748_emscripten_compute_dom_pk_code227_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5132_emscripten_compute_dom_pk_code419(SELECTOR,224)@36
    always @(dupName_155_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4945_emscripten_compute_dom_pk_code326_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5132_emscripten_compute_dom_pk_code419_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_155_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5132_emscripten_compute_dom_pk_code419_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4945_emscripten_compute_dom_pk_code326_q;
        end
    end

    // i_new_case_assign4423_emscripten_compute_dom_pk_code49(MUX,444)@35
    assign i_new_case_assign4423_emscripten_compute_dom_pk_code49_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4423_emscripten_compute_dom_pk_code49_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_50_tpl)
    begin
        unique case (i_new_case_assign4423_emscripten_compute_dom_pk_code49_s)
            1'b0 : i_new_case_assign4423_emscripten_compute_dom_pk_code49_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4423_emscripten_compute_dom_pk_code49_q = in_c1_eni237_50_tpl;
            default : i_new_case_assign4423_emscripten_compute_dom_pk_code49_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4561_emscripten_compute_dom_pk_code124(SELECTOR,82)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4561_emscripten_compute_dom_pk_code124_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4561_emscripten_compute_dom_pk_code124_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_6_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4561_emscripten_compute_dom_pk_code124_q <= i_new_case_assign4423_emscripten_compute_dom_pk_code49_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4744_emscripten_compute_dom_pk_code225(SELECTOR,132)@36
    always @(dupName_56_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4561_emscripten_compute_dom_pk_code124_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4744_emscripten_compute_dom_pk_code225_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_56_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4744_emscripten_compute_dom_pk_code225_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4561_emscripten_compute_dom_pk_code124_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4941_emscripten_compute_dom_pk_code324(SELECTOR,180)@36
    always @(dupName_121_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4744_emscripten_compute_dom_pk_code225_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4941_emscripten_compute_dom_pk_code324_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_121_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4941_emscripten_compute_dom_pk_code324_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4744_emscripten_compute_dom_pk_code225_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5128_emscripten_compute_dom_pk_code417(SELECTOR,223)@36
    always @(dupName_163_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4941_emscripten_compute_dom_pk_code324_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5128_emscripten_compute_dom_pk_code417_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_163_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5128_emscripten_compute_dom_pk_code417_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4941_emscripten_compute_dom_pk_code324_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5295_emscripten_compute_dom_pk_code499(SELECTOR,371)@36
    always @(dupName_203_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5128_emscripten_compute_dom_pk_code417_q or dupName_206_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5132_emscripten_compute_dom_pk_code419_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5295_emscripten_compute_dom_pk_code499_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_206_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5295_emscripten_compute_dom_pk_code499_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5132_emscripten_compute_dom_pk_code419_q;
        end
        if (dupName_203_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5295_emscripten_compute_dom_pk_code499_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5128_emscripten_compute_dom_pk_code417_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5446_emscripten_compute_dom_pk_code575(SELECTOR,374)@36
    always @(dupName_250_comparator_x_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5295_emscripten_compute_dom_pk_code499_q or dupName_265_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5299_emscripten_compute_dom_pk_code501_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5446_emscripten_compute_dom_pk_code575_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_265_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5446_emscripten_compute_dom_pk_code575_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5299_emscripten_compute_dom_pk_code501_q;
        end
        if (dupName_250_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5446_emscripten_compute_dom_pk_code575_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5295_emscripten_compute_dom_pk_code499_q;
        end
    end

    // dupName_296_comparator_x(LOGICAL,909)@36
    assign dupName_296_comparator_x_q = $unsigned(i_sel_bits5500_emscripten_compute_dom_pk_code603_vt_join_q == c_i32_0880_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5581_emscripten_compute_dom_pk_code643(SELECTOR,322)@36
    always @(dupName_296_comparator_x_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5446_emscripten_compute_dom_pk_code575_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5581_emscripten_compute_dom_pk_code643_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_296_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5581_emscripten_compute_dom_pk_code643_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5446_emscripten_compute_dom_pk_code575_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5692_emscripten_compute_dom_pk_code697(SELECTOR,342)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5692_emscripten_compute_dom_pk_code697_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5692_emscripten_compute_dom_pk_code697_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_335_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5692_emscripten_compute_dom_pk_code697_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5581_emscripten_compute_dom_pk_code643_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5778_emscripten_compute_dom_pk_code739(SELECTOR,357)@37
    always @(redist220_dupName_354_comparator_x_q_1_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5692_emscripten_compute_dom_pk_code697_q or redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5778_emscripten_compute_dom_pk_code739_q = redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q;
        if (redist220_dupName_354_comparator_x_q_1_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5778_emscripten_compute_dom_pk_code739_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5692_emscripten_compute_dom_pk_code697_q;
        end
    end

    // dupName_377_comparator_x(LOGICAL,990)@37
    assign dupName_377_comparator_x_q = $unsigned(i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_join_q == c_i32_2892_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5827_emscripten_compute_dom_pk_code758(SELECTOR,390)@37
    always @(dupName_377_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5778_emscripten_compute_dom_pk_code739_q or dupName_382_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5782_emscripten_compute_dom_pk_code741_q or dupName_380_comparator_x_q or i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5788_emscripten_compute_dom_pk_code743_q or redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q)
    begin
        i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5827_emscripten_compute_dom_pk_code758_q = redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q;
        if (dupName_380_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5827_emscripten_compute_dom_pk_code758_q = i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5788_emscripten_compute_dom_pk_code743_q;
        end
        if (dupName_382_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5827_emscripten_compute_dom_pk_code758_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5782_emscripten_compute_dom_pk_code741_q;
        end
        if (dupName_377_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5827_emscripten_compute_dom_pk_code758_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5778_emscripten_compute_dom_pk_code739_q;
        end
    end

    // dupName_395_comparator_x(LOGICAL,1008)@35 + 1
    assign dupName_395_comparator_x_qi = $unsigned(in_c1_eni237_61_tpl == c_i32_2892_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_395_comparator_x_delay ( .xin(dupName_395_comparator_x_qi), .xout(dupName_395_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist215_dupName_395_comparator_x_q_2(DELAY,1371)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist215_dupName_395_comparator_x_q_2_q <= '0;
        end
        else
        begin
            redist215_dupName_395_comparator_x_q_2_q <= $unsigned(dupName_395_comparator_x_q);
        end
    end

    // i_new_case_assign4428_emscripten_compute_dom_pk_code54(MUX,449)@35
    assign i_new_case_assign4428_emscripten_compute_dom_pk_code54_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4428_emscripten_compute_dom_pk_code54_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_55_tpl)
    begin
        unique case (i_new_case_assign4428_emscripten_compute_dom_pk_code54_s)
            1'b0 : i_new_case_assign4428_emscripten_compute_dom_pk_code54_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4428_emscripten_compute_dom_pk_code54_q = in_c1_eni237_55_tpl;
            default : i_new_case_assign4428_emscripten_compute_dom_pk_code54_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4558_emscripten_compute_dom_pk_code122(SELECTOR,81)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4558_emscripten_compute_dom_pk_code122_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4558_emscripten_compute_dom_pk_code122_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4558_emscripten_compute_dom_pk_code122_q <= i_new_case_assign4428_emscripten_compute_dom_pk_code54_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4740_emscripten_compute_dom_pk_code223(SELECTOR,131)@36
    always @(dupName_59_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4558_emscripten_compute_dom_pk_code122_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4740_emscripten_compute_dom_pk_code223_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_59_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4740_emscripten_compute_dom_pk_code223_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4558_emscripten_compute_dom_pk_code122_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4937_emscripten_compute_dom_pk_code322(SELECTOR,179)@36
    always @(dupName_102_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4740_emscripten_compute_dom_pk_code223_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4937_emscripten_compute_dom_pk_code322_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_102_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4937_emscripten_compute_dom_pk_code322_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4740_emscripten_compute_dom_pk_code223_q;
        end
    end

    // i_new_case_assign4396_emscripten_compute_dom_pk_code25(MUX,420)@35
    assign i_new_case_assign4396_emscripten_compute_dom_pk_code25_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4396_emscripten_compute_dom_pk_code25_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_26_tpl)
    begin
        unique case (i_new_case_assign4396_emscripten_compute_dom_pk_code25_s)
            1'b0 : i_new_case_assign4396_emscripten_compute_dom_pk_code25_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4396_emscripten_compute_dom_pk_code25_q = in_c1_eni237_26_tpl;
            default : i_new_case_assign4396_emscripten_compute_dom_pk_code25_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4555_emscripten_compute_dom_pk_code120(SELECTOR,80)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4555_emscripten_compute_dom_pk_code120_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4555_emscripten_compute_dom_pk_code120_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4555_emscripten_compute_dom_pk_code120_q <= i_new_case_assign4396_emscripten_compute_dom_pk_code25_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4736_emscripten_compute_dom_pk_code221(SELECTOR,130)@36
    always @(dupName_57_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4555_emscripten_compute_dom_pk_code120_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4736_emscripten_compute_dom_pk_code221_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_57_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4736_emscripten_compute_dom_pk_code221_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4555_emscripten_compute_dom_pk_code120_q;
        end
    end

    // i_new_case_assign4421_emscripten_compute_dom_pk_code47(MUX,442)@35
    assign i_new_case_assign4421_emscripten_compute_dom_pk_code47_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4421_emscripten_compute_dom_pk_code47_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_48_tpl)
    begin
        unique case (i_new_case_assign4421_emscripten_compute_dom_pk_code47_s)
            1'b0 : i_new_case_assign4421_emscripten_compute_dom_pk_code47_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4421_emscripten_compute_dom_pk_code47_q = in_c1_eni237_48_tpl;
            default : i_new_case_assign4421_emscripten_compute_dom_pk_code47_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4552_emscripten_compute_dom_pk_code118(SELECTOR,79)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4552_emscripten_compute_dom_pk_code118_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4552_emscripten_compute_dom_pk_code118_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4552_emscripten_compute_dom_pk_code118_q <= i_new_case_assign4421_emscripten_compute_dom_pk_code47_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4732_emscripten_compute_dom_pk_code219(SELECTOR,129)@36
    always @(dupName_52_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4552_emscripten_compute_dom_pk_code118_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4732_emscripten_compute_dom_pk_code219_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_52_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4732_emscripten_compute_dom_pk_code219_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4552_emscripten_compute_dom_pk_code118_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt4933_emscripten_compute_dom_pk_code320(SELECTOR,363)@36
    always @(dupName_121_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4732_emscripten_compute_dom_pk_code219_q or dupName_111_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4736_emscripten_compute_dom_pk_code221_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt4933_emscripten_compute_dom_pk_code320_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_111_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt4933_emscripten_compute_dom_pk_code320_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4736_emscripten_compute_dom_pk_code221_q;
        end
        if (dupName_121_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt4933_emscripten_compute_dom_pk_code320_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4732_emscripten_compute_dom_pk_code219_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5124_emscripten_compute_dom_pk_code415(SELECTOR,366)@36
    always @(dupName_165_comparator_x_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt4933_emscripten_compute_dom_pk_code320_q or dupName_155_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4937_emscripten_compute_dom_pk_code322_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5124_emscripten_compute_dom_pk_code415_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_155_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5124_emscripten_compute_dom_pk_code415_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4937_emscripten_compute_dom_pk_code322_q;
        end
        if (dupName_165_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5124_emscripten_compute_dom_pk_code415_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt4933_emscripten_compute_dom_pk_code320_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5290_emscripten_compute_dom_pk_code497(SELECTOR,257)@36
    always @(dupName_210_comparator_x_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5124_emscripten_compute_dom_pk_code415_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5290_emscripten_compute_dom_pk_code497_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_210_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5290_emscripten_compute_dom_pk_code497_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5124_emscripten_compute_dom_pk_code415_q;
        end
    end

    // dupName_260_comparator_x(LOGICAL,873)@36
    assign dupName_260_comparator_x_q = $unsigned(i_sel_bits5354_emscripten_compute_dom_pk_code529_vt_join_q == c_i32_4888_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5441_emscripten_compute_dom_pk_code573(SELECTOR,291)@36
    always @(dupName_260_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5290_emscripten_compute_dom_pk_code497_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5441_emscripten_compute_dom_pk_code573_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_260_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5441_emscripten_compute_dom_pk_code573_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5290_emscripten_compute_dom_pk_code497_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5577_emscripten_compute_dom_pk_code641(SELECTOR,321)@36
    always @(dupName_288_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5441_emscripten_compute_dom_pk_code573_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5577_emscripten_compute_dom_pk_code641_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_288_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5577_emscripten_compute_dom_pk_code641_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5441_emscripten_compute_dom_pk_code573_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5688_emscripten_compute_dom_pk_code695(SELECTOR,341)@36
    always @(dupName_330_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5577_emscripten_compute_dom_pk_code641_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5688_emscripten_compute_dom_pk_code695_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_330_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5688_emscripten_compute_dom_pk_code695_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5577_emscripten_compute_dom_pk_code641_q;
        end
    end

    // dupName_352_comparator_x(LOGICAL,965)@36
    assign dupName_352_comparator_x_q = $unsigned(i_sel_bits5728_emscripten_compute_dom_pk_code715_vt_join_q == c_i32_3887_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5774_emscripten_compute_dom_pk_code737(SELECTOR,356)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5774_emscripten_compute_dom_pk_code737_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5774_emscripten_compute_dom_pk_code737_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_352_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5774_emscripten_compute_dom_pk_code737_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5688_emscripten_compute_dom_pk_code695_q;
            end
        end
    end

    // i_new_case_assign4418_emscripten_compute_dom_pk_code44(MUX,439)@35
    assign i_new_case_assign4418_emscripten_compute_dom_pk_code44_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4418_emscripten_compute_dom_pk_code44_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_45_tpl)
    begin
        unique case (i_new_case_assign4418_emscripten_compute_dom_pk_code44_s)
            1'b0 : i_new_case_assign4418_emscripten_compute_dom_pk_code44_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4418_emscripten_compute_dom_pk_code44_q = in_c1_eni237_45_tpl;
            default : i_new_case_assign4418_emscripten_compute_dom_pk_code44_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4549_emscripten_compute_dom_pk_code116(SELECTOR,78)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4549_emscripten_compute_dom_pk_code116_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4549_emscripten_compute_dom_pk_code116_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_14_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4549_emscripten_compute_dom_pk_code116_q <= i_new_case_assign4418_emscripten_compute_dom_pk_code44_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4728_emscripten_compute_dom_pk_code217(SELECTOR,128)@36
    always @(dupName_52_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4549_emscripten_compute_dom_pk_code116_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4728_emscripten_compute_dom_pk_code217_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_52_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4728_emscripten_compute_dom_pk_code217_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4549_emscripten_compute_dom_pk_code116_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4928_emscripten_compute_dom_pk_code318(SELECTOR,178)@36
    always @(dupName_111_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4728_emscripten_compute_dom_pk_code217_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4928_emscripten_compute_dom_pk_code318_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_111_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4928_emscripten_compute_dom_pk_code318_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4728_emscripten_compute_dom_pk_code217_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5119_emscripten_compute_dom_pk_code413(SELECTOR,222)@36
    always @(dupName_165_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4928_emscripten_compute_dom_pk_code318_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5119_emscripten_compute_dom_pk_code413_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_165_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5119_emscripten_compute_dom_pk_code413_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4928_emscripten_compute_dom_pk_code318_q;
        end
    end

    // i_new_case_assign4424_emscripten_compute_dom_pk_code50(MUX,445)@35
    assign i_new_case_assign4424_emscripten_compute_dom_pk_code50_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4424_emscripten_compute_dom_pk_code50_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_51_tpl)
    begin
        unique case (i_new_case_assign4424_emscripten_compute_dom_pk_code50_s)
            1'b0 : i_new_case_assign4424_emscripten_compute_dom_pk_code50_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4424_emscripten_compute_dom_pk_code50_q = in_c1_eni237_51_tpl;
            default : i_new_case_assign4424_emscripten_compute_dom_pk_code50_q = 32'b0;
        endcase
    end

    // dupName_10_comparator_x(LOGICAL,623)@35
    assign dupName_10_comparator_x_q = $unsigned(i_sel_bits_emscripten_compute_dom_pk_code56_vt_join_q == c_i32_1891_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4546_emscripten_compute_dom_pk_code114(SELECTOR,77)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4546_emscripten_compute_dom_pk_code114_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4546_emscripten_compute_dom_pk_code114_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_10_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4546_emscripten_compute_dom_pk_code114_q <= i_new_case_assign4424_emscripten_compute_dom_pk_code50_q;
            end
        end
    end

    // dupName_62_comparator_x(LOGICAL,675)@35 + 1
    assign dupName_62_comparator_x_qi = $unsigned(i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_join_q == c_i32_0880_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_62_comparator_x_delay ( .xin(dupName_62_comparator_x_qi), .xout(dupName_62_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4724_emscripten_compute_dom_pk_code215(SELECTOR,127)@36
    always @(dupName_62_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4546_emscripten_compute_dom_pk_code114_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4724_emscripten_compute_dom_pk_code215_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_62_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4724_emscripten_compute_dom_pk_code215_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4546_emscripten_compute_dom_pk_code114_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4924_emscripten_compute_dom_pk_code316(SELECTOR,177)@36
    always @(dupName_111_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4724_emscripten_compute_dom_pk_code215_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4924_emscripten_compute_dom_pk_code316_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_111_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4924_emscripten_compute_dom_pk_code316_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4724_emscripten_compute_dom_pk_code215_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5115_emscripten_compute_dom_pk_code411(SELECTOR,221)@36
    always @(dupName_158_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4924_emscripten_compute_dom_pk_code316_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5115_emscripten_compute_dom_pk_code411_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_158_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5115_emscripten_compute_dom_pk_code411_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4924_emscripten_compute_dom_pk_code316_q;
        end
    end

    // dupName_213_comparator_x(LOGICAL,826)@36
    assign dupName_213_comparator_x_q = $unsigned(i_sel_bits5194_emscripten_compute_dom_pk_code451_vt_join_q == c_i32_2892_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5286_emscripten_compute_dom_pk_code495(SELECTOR,370)@36
    always @(dupName_213_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5115_emscripten_compute_dom_pk_code411_q or dupName_202_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5119_emscripten_compute_dom_pk_code413_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5286_emscripten_compute_dom_pk_code495_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_202_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5286_emscripten_compute_dom_pk_code495_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5119_emscripten_compute_dom_pk_code413_q;
        end
        if (dupName_213_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5286_emscripten_compute_dom_pk_code495_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5115_emscripten_compute_dom_pk_code411_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5437_emscripten_compute_dom_pk_code571(SELECTOR,290)@36
    always @(dupName_264_comparator_x_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5286_emscripten_compute_dom_pk_code495_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5437_emscripten_compute_dom_pk_code571_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_264_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5437_emscripten_compute_dom_pk_code571_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5286_emscripten_compute_dom_pk_code495_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5573_emscripten_compute_dom_pk_code639(SELECTOR,320)@36
    always @(dupName_290_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5437_emscripten_compute_dom_pk_code571_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5573_emscripten_compute_dom_pk_code639_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_290_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5573_emscripten_compute_dom_pk_code639_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5437_emscripten_compute_dom_pk_code571_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5684_emscripten_compute_dom_pk_code693(SELECTOR,340)@36
    always @(dupName_330_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5573_emscripten_compute_dom_pk_code639_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5684_emscripten_compute_dom_pk_code693_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_330_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5684_emscripten_compute_dom_pk_code693_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5573_emscripten_compute_dom_pk_code639_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5770_emscripten_compute_dom_pk_code735(SELECTOR,355)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5770_emscripten_compute_dom_pk_code735_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5770_emscripten_compute_dom_pk_code735_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_352_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5770_emscripten_compute_dom_pk_code735_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5684_emscripten_compute_dom_pk_code693_q;
            end
        end
    end

    // i_new_case_assign4405_emscripten_compute_dom_pk_code34(MUX,429)@35
    assign i_new_case_assign4405_emscripten_compute_dom_pk_code34_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4405_emscripten_compute_dom_pk_code34_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_35_tpl)
    begin
        unique case (i_new_case_assign4405_emscripten_compute_dom_pk_code34_s)
            1'b0 : i_new_case_assign4405_emscripten_compute_dom_pk_code34_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4405_emscripten_compute_dom_pk_code34_q = in_c1_eni237_35_tpl;
            default : i_new_case_assign4405_emscripten_compute_dom_pk_code34_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4543_emscripten_compute_dom_pk_code112(SELECTOR,76)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4543_emscripten_compute_dom_pk_code112_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4543_emscripten_compute_dom_pk_code112_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_6_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4543_emscripten_compute_dom_pk_code112_q <= i_new_case_assign4405_emscripten_compute_dom_pk_code34_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4720_emscripten_compute_dom_pk_code213(SELECTOR,126)@36
    always @(dupName_56_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4543_emscripten_compute_dom_pk_code112_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4720_emscripten_compute_dom_pk_code213_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_56_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4720_emscripten_compute_dom_pk_code213_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4543_emscripten_compute_dom_pk_code112_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4920_emscripten_compute_dom_pk_code314(SELECTOR,176)@36
    always @(dupName_121_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4720_emscripten_compute_dom_pk_code213_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4920_emscripten_compute_dom_pk_code314_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_121_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4920_emscripten_compute_dom_pk_code314_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4720_emscripten_compute_dom_pk_code213_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5111_emscripten_compute_dom_pk_code409(SELECTOR,220)@36
    always @(dupName_154_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4920_emscripten_compute_dom_pk_code314_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5111_emscripten_compute_dom_pk_code409_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_154_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5111_emscripten_compute_dom_pk_code409_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4920_emscripten_compute_dom_pk_code314_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5281_emscripten_compute_dom_pk_code493(SELECTOR,256)@36
    always @(dupName_214_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5111_emscripten_compute_dom_pk_code409_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5281_emscripten_compute_dom_pk_code493_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_214_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5281_emscripten_compute_dom_pk_code493_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5111_emscripten_compute_dom_pk_code409_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5433_emscripten_compute_dom_pk_code569(SELECTOR,289)@36
    always @(dupName_248_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5281_emscripten_compute_dom_pk_code493_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5433_emscripten_compute_dom_pk_code569_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_248_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5433_emscripten_compute_dom_pk_code569_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5281_emscripten_compute_dom_pk_code493_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5569_emscripten_compute_dom_pk_code637(SELECTOR,319)@36
    always @(dupName_304_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5433_emscripten_compute_dom_pk_code569_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5569_emscripten_compute_dom_pk_code637_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_304_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5569_emscripten_compute_dom_pk_code637_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5433_emscripten_compute_dom_pk_code569_q;
        end
    end

    // dupName_337_comparator_x(LOGICAL,950)@36
    assign dupName_337_comparator_x_q = $unsigned(i_sel_bits5626_emscripten_compute_dom_pk_code665_vt_join_q == c_i32_5889_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5680_emscripten_compute_dom_pk_code691(SELECTOR,339)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5680_emscripten_compute_dom_pk_code691_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5680_emscripten_compute_dom_pk_code691_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_337_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5680_emscripten_compute_dom_pk_code691_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5569_emscripten_compute_dom_pk_code637_q;
            end
        end
    end

    // dupName_355_comparator_x(LOGICAL,968)@36
    assign dupName_355_comparator_x_q = $unsigned(i_sel_bits5728_emscripten_compute_dom_pk_code715_vt_join_q == c_i32_4888_q ? 1'b1 : 1'b0);

    // redist219_dupName_355_comparator_x_q_1(DELAY,1375)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist219_dupName_355_comparator_x_q_1_q <= '0;
        end
        else
        begin
            redist219_dupName_355_comparator_x_q_1_q <= $unsigned(dupName_355_comparator_x_q);
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5766_emscripten_compute_dom_pk_code733(SELECTOR,354)@37
    always @(redist219_dupName_355_comparator_x_q_1_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5680_emscripten_compute_dom_pk_code691_q or redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5766_emscripten_compute_dom_pk_code733_q = redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q;
        if (redist219_dupName_355_comparator_x_q_1_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5766_emscripten_compute_dom_pk_code733_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5680_emscripten_compute_dom_pk_code691_q;
        end
    end

    // i_new_case_assign4399_emscripten_compute_dom_pk_code28(MUX,423)@35
    assign i_new_case_assign4399_emscripten_compute_dom_pk_code28_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4399_emscripten_compute_dom_pk_code28_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_29_tpl)
    begin
        unique case (i_new_case_assign4399_emscripten_compute_dom_pk_code28_s)
            1'b0 : i_new_case_assign4399_emscripten_compute_dom_pk_code28_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4399_emscripten_compute_dom_pk_code28_q = in_c1_eni237_29_tpl;
            default : i_new_case_assign4399_emscripten_compute_dom_pk_code28_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4540_emscripten_compute_dom_pk_code110(SELECTOR,75)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4540_emscripten_compute_dom_pk_code110_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4540_emscripten_compute_dom_pk_code110_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_3_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4540_emscripten_compute_dom_pk_code110_q <= i_new_case_assign4399_emscripten_compute_dom_pk_code28_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4716_emscripten_compute_dom_pk_code211(SELECTOR,125)@36
    always @(dupName_52_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4540_emscripten_compute_dom_pk_code110_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4716_emscripten_compute_dom_pk_code211_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_52_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4716_emscripten_compute_dom_pk_code211_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4540_emscripten_compute_dom_pk_code110_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4916_emscripten_compute_dom_pk_code312(SELECTOR,175)@36
    always @(dupName_104_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4716_emscripten_compute_dom_pk_code211_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4916_emscripten_compute_dom_pk_code312_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_104_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4916_emscripten_compute_dom_pk_code312_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4716_emscripten_compute_dom_pk_code211_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5107_emscripten_compute_dom_pk_code407(SELECTOR,219)@36
    always @(dupName_154_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4916_emscripten_compute_dom_pk_code312_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5107_emscripten_compute_dom_pk_code407_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_154_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5107_emscripten_compute_dom_pk_code407_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4916_emscripten_compute_dom_pk_code312_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5277_emscripten_compute_dom_pk_code491(SELECTOR,255)@36
    always @(dupName_206_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5107_emscripten_compute_dom_pk_code407_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5277_emscripten_compute_dom_pk_code491_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_206_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5277_emscripten_compute_dom_pk_code491_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5107_emscripten_compute_dom_pk_code407_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5429_emscripten_compute_dom_pk_code567(SELECTOR,288)@36
    always @(dupName_264_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5277_emscripten_compute_dom_pk_code491_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5429_emscripten_compute_dom_pk_code567_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_264_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5429_emscripten_compute_dom_pk_code567_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5277_emscripten_compute_dom_pk_code491_q;
        end
    end

    // i_new_case_assign4392_emscripten_compute_dom_pk_code21(MUX,416)@35
    assign i_new_case_assign4392_emscripten_compute_dom_pk_code21_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4392_emscripten_compute_dom_pk_code21_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_22_tpl)
    begin
        unique case (i_new_case_assign4392_emscripten_compute_dom_pk_code21_s)
            1'b0 : i_new_case_assign4392_emscripten_compute_dom_pk_code21_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4392_emscripten_compute_dom_pk_code21_q = in_c1_eni237_22_tpl;
            default : i_new_case_assign4392_emscripten_compute_dom_pk_code21_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4537_emscripten_compute_dom_pk_code108(SELECTOR,74)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4537_emscripten_compute_dom_pk_code108_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4537_emscripten_compute_dom_pk_code108_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_6_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4537_emscripten_compute_dom_pk_code108_q <= i_new_case_assign4392_emscripten_compute_dom_pk_code21_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4712_emscripten_compute_dom_pk_code209(SELECTOR,124)@36
    always @(dupName_56_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4537_emscripten_compute_dom_pk_code108_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4712_emscripten_compute_dom_pk_code209_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_56_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4712_emscripten_compute_dom_pk_code209_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4537_emscripten_compute_dom_pk_code108_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4912_emscripten_compute_dom_pk_code310(SELECTOR,174)@36
    always @(dupName_103_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4712_emscripten_compute_dom_pk_code209_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4912_emscripten_compute_dom_pk_code310_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_103_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4912_emscripten_compute_dom_pk_code310_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4712_emscripten_compute_dom_pk_code209_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5103_emscripten_compute_dom_pk_code405(SELECTOR,218)@36
    always @(dupName_165_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4912_emscripten_compute_dom_pk_code310_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5103_emscripten_compute_dom_pk_code405_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_165_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5103_emscripten_compute_dom_pk_code405_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4912_emscripten_compute_dom_pk_code310_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5273_emscripten_compute_dom_pk_code489(SELECTOR,254)@36
    always @(dupName_202_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5103_emscripten_compute_dom_pk_code405_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5273_emscripten_compute_dom_pk_code489_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_202_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5273_emscripten_compute_dom_pk_code489_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5103_emscripten_compute_dom_pk_code405_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5425_emscripten_compute_dom_pk_code565(SELECTOR,287)@36
    always @(dupName_265_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5273_emscripten_compute_dom_pk_code489_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5425_emscripten_compute_dom_pk_code565_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_265_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5425_emscripten_compute_dom_pk_code565_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5273_emscripten_compute_dom_pk_code489_q;
        end
    end

    // i_new_case_assign4393_emscripten_compute_dom_pk_code22(MUX,417)@35
    assign i_new_case_assign4393_emscripten_compute_dom_pk_code22_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4393_emscripten_compute_dom_pk_code22_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_23_tpl)
    begin
        unique case (i_new_case_assign4393_emscripten_compute_dom_pk_code22_s)
            1'b0 : i_new_case_assign4393_emscripten_compute_dom_pk_code22_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4393_emscripten_compute_dom_pk_code22_q = in_c1_eni237_23_tpl;
            default : i_new_case_assign4393_emscripten_compute_dom_pk_code22_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4534_emscripten_compute_dom_pk_code106(SELECTOR,73)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4534_emscripten_compute_dom_pk_code106_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4534_emscripten_compute_dom_pk_code106_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4534_emscripten_compute_dom_pk_code106_q <= i_new_case_assign4393_emscripten_compute_dom_pk_code22_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4708_emscripten_compute_dom_pk_code207(SELECTOR,123)@36
    always @(dupName_59_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4534_emscripten_compute_dom_pk_code106_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4708_emscripten_compute_dom_pk_code207_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_59_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4708_emscripten_compute_dom_pk_code207_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4534_emscripten_compute_dom_pk_code106_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4908_emscripten_compute_dom_pk_code308(SELECTOR,173)@36
    always @(dupName_103_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4708_emscripten_compute_dom_pk_code207_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4908_emscripten_compute_dom_pk_code308_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_103_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4908_emscripten_compute_dom_pk_code308_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4708_emscripten_compute_dom_pk_code207_q;
        end
    end

    // i_new_case_assign4429_emscripten_compute_dom_pk_code55(MUX,450)@35
    assign i_new_case_assign4429_emscripten_compute_dom_pk_code55_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4429_emscripten_compute_dom_pk_code55_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_56_tpl)
    begin
        unique case (i_new_case_assign4429_emscripten_compute_dom_pk_code55_s)
            1'b0 : i_new_case_assign4429_emscripten_compute_dom_pk_code55_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4429_emscripten_compute_dom_pk_code55_q = in_c1_eni237_56_tpl;
            default : i_new_case_assign4429_emscripten_compute_dom_pk_code55_q = 32'b0;
        endcase
    end

    // dupName_25_comparator_x(LOGICAL,638)@35
    assign dupName_25_comparator_x_q = $unsigned(i_sel_bits_emscripten_compute_dom_pk_code56_vt_join_q == c_i32_7885_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4531_emscripten_compute_dom_pk_code104(SELECTOR,72)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4531_emscripten_compute_dom_pk_code104_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4531_emscripten_compute_dom_pk_code104_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_25_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4531_emscripten_compute_dom_pk_code104_q <= i_new_case_assign4429_emscripten_compute_dom_pk_code55_q;
            end
        end
    end

    // dupName_60_comparator_x(LOGICAL,673)@35 + 1
    assign dupName_60_comparator_x_qi = $unsigned(i_sel_bits4610_emscripten_compute_dom_pk_code157_vt_join_q == c_i32_6890_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_60_comparator_x_delay ( .xin(dupName_60_comparator_x_qi), .xout(dupName_60_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4704_emscripten_compute_dom_pk_code205(SELECTOR,122)@36
    always @(dupName_60_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4531_emscripten_compute_dom_pk_code104_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4704_emscripten_compute_dom_pk_code205_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_60_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4704_emscripten_compute_dom_pk_code205_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4531_emscripten_compute_dom_pk_code104_q;
        end
    end

    // dupName_119_comparator_x(LOGICAL,732)@35 + 1
    assign dupName_119_comparator_x_qi = $unsigned(i_sel_bits4810_emscripten_compute_dom_pk_code258_vt_join_q == c_i32_1891_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_119_comparator_x_delay ( .xin(dupName_119_comparator_x_qi), .xout(dupName_119_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4904_emscripten_compute_dom_pk_code306(SELECTOR,172)@36
    always @(dupName_119_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4704_emscripten_compute_dom_pk_code205_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4904_emscripten_compute_dom_pk_code306_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_119_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4904_emscripten_compute_dom_pk_code306_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4704_emscripten_compute_dom_pk_code205_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5099_emscripten_compute_dom_pk_code403(SELECTOR,365)@36
    always @(dupName_155_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4904_emscripten_compute_dom_pk_code306_q or dupName_163_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4908_emscripten_compute_dom_pk_code308_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5099_emscripten_compute_dom_pk_code403_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_163_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5099_emscripten_compute_dom_pk_code403_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4908_emscripten_compute_dom_pk_code308_q;
        end
        if (dupName_155_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5099_emscripten_compute_dom_pk_code403_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4904_emscripten_compute_dom_pk_code306_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5269_emscripten_compute_dom_pk_code487(SELECTOR,253)@36
    always @(dupName_202_comparator_x_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5099_emscripten_compute_dom_pk_code403_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5269_emscripten_compute_dom_pk_code487_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_202_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5269_emscripten_compute_dom_pk_code487_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5099_emscripten_compute_dom_pk_code403_q;
        end
    end

    // i_new_case_assign4390_emscripten_compute_dom_pk_code19(MUX,414)@35
    assign i_new_case_assign4390_emscripten_compute_dom_pk_code19_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4390_emscripten_compute_dom_pk_code19_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_20_tpl)
    begin
        unique case (i_new_case_assign4390_emscripten_compute_dom_pk_code19_s)
            1'b0 : i_new_case_assign4390_emscripten_compute_dom_pk_code19_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4390_emscripten_compute_dom_pk_code19_q = in_c1_eni237_20_tpl;
            default : i_new_case_assign4390_emscripten_compute_dom_pk_code19_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4528_emscripten_compute_dom_pk_code102(SELECTOR,71)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4528_emscripten_compute_dom_pk_code102_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4528_emscripten_compute_dom_pk_code102_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4528_emscripten_compute_dom_pk_code102_q <= i_new_case_assign4390_emscripten_compute_dom_pk_code19_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4700_emscripten_compute_dom_pk_code203(SELECTOR,121)@36
    always @(dupName_56_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4528_emscripten_compute_dom_pk_code102_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4700_emscripten_compute_dom_pk_code203_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_56_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4700_emscripten_compute_dom_pk_code203_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4528_emscripten_compute_dom_pk_code102_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4900_emscripten_compute_dom_pk_code304(SELECTOR,171)@36
    always @(dupName_102_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4700_emscripten_compute_dom_pk_code203_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4900_emscripten_compute_dom_pk_code304_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_102_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4900_emscripten_compute_dom_pk_code304_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4700_emscripten_compute_dom_pk_code203_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5094_emscripten_compute_dom_pk_code401(SELECTOR,217)@36
    always @(dupName_165_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4900_emscripten_compute_dom_pk_code304_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5094_emscripten_compute_dom_pk_code401_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_165_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5094_emscripten_compute_dom_pk_code401_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4900_emscripten_compute_dom_pk_code304_q;
        end
    end

    // dupName_207_comparator_x(LOGICAL,820)@36
    assign dupName_207_comparator_x_q = $unsigned(i_sel_bits5194_emscripten_compute_dom_pk_code451_vt_join_q == c_i32_6890_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5265_emscripten_compute_dom_pk_code485(SELECTOR,252)@36
    always @(dupName_207_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5094_emscripten_compute_dom_pk_code401_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5265_emscripten_compute_dom_pk_code485_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_207_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5265_emscripten_compute_dom_pk_code485_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5094_emscripten_compute_dom_pk_code401_q;
        end
    end

    // dupName_258_comparator_x(LOGICAL,871)@36
    assign dupName_258_comparator_x_q = $unsigned(i_sel_bits5354_emscripten_compute_dom_pk_code529_vt_join_q == c_i32_6890_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5421_emscripten_compute_dom_pk_code563(SELECTOR,373)@36
    always @(dupName_258_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5265_emscripten_compute_dom_pk_code485_q or dupName_264_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5269_emscripten_compute_dom_pk_code487_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5421_emscripten_compute_dom_pk_code563_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_264_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5421_emscripten_compute_dom_pk_code563_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5269_emscripten_compute_dom_pk_code487_q;
        end
        if (dupName_258_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5421_emscripten_compute_dom_pk_code563_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5265_emscripten_compute_dom_pk_code485_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5565_emscripten_compute_dom_pk_code635(SELECTOR,386)@36
    always @(dupName_296_comparator_x_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5421_emscripten_compute_dom_pk_code563_q or dupName_289_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5425_emscripten_compute_dom_pk_code565_q or dupName_288_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5429_emscripten_compute_dom_pk_code567_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5565_emscripten_compute_dom_pk_code635_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_288_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5565_emscripten_compute_dom_pk_code635_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5429_emscripten_compute_dom_pk_code567_q;
        end
        if (dupName_289_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5565_emscripten_compute_dom_pk_code635_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5425_emscripten_compute_dom_pk_code565_q;
        end
        if (dupName_296_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5565_emscripten_compute_dom_pk_code635_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5421_emscripten_compute_dom_pk_code563_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5676_emscripten_compute_dom_pk_code689(SELECTOR,338)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5676_emscripten_compute_dom_pk_code689_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5676_emscripten_compute_dom_pk_code689_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_331_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5676_emscripten_compute_dom_pk_code689_q <= i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5565_emscripten_compute_dom_pk_code635_q;
            end
        end
    end

    // dupName_357_comparator_x(LOGICAL,970)@36
    assign dupName_357_comparator_x_q = $unsigned(i_sel_bits5728_emscripten_compute_dom_pk_code715_vt_join_q == c_i32_7885_q ? 1'b1 : 1'b0);

    // redist218_dupName_357_comparator_x_q_1(DELAY,1374)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist218_dupName_357_comparator_x_q_1_q <= '0;
        end
        else
        begin
            redist218_dupName_357_comparator_x_q_1_q <= $unsigned(dupName_357_comparator_x_q);
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5762_emscripten_compute_dom_pk_code731(SELECTOR,353)@37
    always @(redist218_dupName_357_comparator_x_q_1_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5676_emscripten_compute_dom_pk_code689_q or redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5762_emscripten_compute_dom_pk_code731_q = redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q;
        if (redist218_dupName_357_comparator_x_q_1_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5762_emscripten_compute_dom_pk_code731_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5676_emscripten_compute_dom_pk_code689_q;
        end
    end

    // i_new_case_assign4397_emscripten_compute_dom_pk_code26(MUX,421)@35
    assign i_new_case_assign4397_emscripten_compute_dom_pk_code26_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4397_emscripten_compute_dom_pk_code26_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_27_tpl)
    begin
        unique case (i_new_case_assign4397_emscripten_compute_dom_pk_code26_s)
            1'b0 : i_new_case_assign4397_emscripten_compute_dom_pk_code26_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4397_emscripten_compute_dom_pk_code26_q = in_c1_eni237_27_tpl;
            default : i_new_case_assign4397_emscripten_compute_dom_pk_code26_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4525_emscripten_compute_dom_pk_code100(SELECTOR,70)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4525_emscripten_compute_dom_pk_code100_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4525_emscripten_compute_dom_pk_code100_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4525_emscripten_compute_dom_pk_code100_q <= i_new_case_assign4397_emscripten_compute_dom_pk_code26_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4696_emscripten_compute_dom_pk_code201(SELECTOR,120)@36
    always @(dupName_53_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4525_emscripten_compute_dom_pk_code100_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4696_emscripten_compute_dom_pk_code201_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_53_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4696_emscripten_compute_dom_pk_code201_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4525_emscripten_compute_dom_pk_code100_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4896_emscripten_compute_dom_pk_code302(SELECTOR,170)@36
    always @(dupName_108_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4696_emscripten_compute_dom_pk_code201_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4896_emscripten_compute_dom_pk_code302_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_108_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4896_emscripten_compute_dom_pk_code302_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4696_emscripten_compute_dom_pk_code201_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5090_emscripten_compute_dom_pk_code399(SELECTOR,216)@36
    always @(dupName_162_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4896_emscripten_compute_dom_pk_code302_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5090_emscripten_compute_dom_pk_code399_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_162_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5090_emscripten_compute_dom_pk_code399_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4896_emscripten_compute_dom_pk_code302_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5261_emscripten_compute_dom_pk_code483(SELECTOR,251)@36
    always @(dupName_214_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5090_emscripten_compute_dom_pk_code399_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5261_emscripten_compute_dom_pk_code483_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_214_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5261_emscripten_compute_dom_pk_code483_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5090_emscripten_compute_dom_pk_code399_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5416_emscripten_compute_dom_pk_code561(SELECTOR,286)@36
    always @(dupName_258_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5261_emscripten_compute_dom_pk_code483_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5416_emscripten_compute_dom_pk_code561_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_258_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5416_emscripten_compute_dom_pk_code561_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5261_emscripten_compute_dom_pk_code483_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5559_emscripten_compute_dom_pk_code633(SELECTOR,318)@36
    always @(dupName_296_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5416_emscripten_compute_dom_pk_code561_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5559_emscripten_compute_dom_pk_code633_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_296_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5559_emscripten_compute_dom_pk_code633_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5416_emscripten_compute_dom_pk_code561_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5672_emscripten_compute_dom_pk_code687(SELECTOR,337)@36
    always @(dupName_335_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5559_emscripten_compute_dom_pk_code633_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5672_emscripten_compute_dom_pk_code687_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_335_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5672_emscripten_compute_dom_pk_code687_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5559_emscripten_compute_dom_pk_code633_q;
        end
    end

    // i_new_case_assign4406_emscripten_compute_dom_pk_code35(MUX,430)@35
    assign i_new_case_assign4406_emscripten_compute_dom_pk_code35_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4406_emscripten_compute_dom_pk_code35_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_36_tpl)
    begin
        unique case (i_new_case_assign4406_emscripten_compute_dom_pk_code35_s)
            1'b0 : i_new_case_assign4406_emscripten_compute_dom_pk_code35_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4406_emscripten_compute_dom_pk_code35_q = in_c1_eni237_36_tpl;
            default : i_new_case_assign4406_emscripten_compute_dom_pk_code35_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4522_emscripten_compute_dom_pk_code98(SELECTOR,69)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4522_emscripten_compute_dom_pk_code98_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4522_emscripten_compute_dom_pk_code98_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_6_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4522_emscripten_compute_dom_pk_code98_q <= i_new_case_assign4406_emscripten_compute_dom_pk_code35_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4692_emscripten_compute_dom_pk_code199(SELECTOR,119)@36
    always @(dupName_62_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4522_emscripten_compute_dom_pk_code98_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4692_emscripten_compute_dom_pk_code199_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_62_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4692_emscripten_compute_dom_pk_code199_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4522_emscripten_compute_dom_pk_code98_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4892_emscripten_compute_dom_pk_code300(SELECTOR,169)@36
    always @(dupName_108_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4692_emscripten_compute_dom_pk_code199_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4892_emscripten_compute_dom_pk_code300_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_108_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4892_emscripten_compute_dom_pk_code300_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4692_emscripten_compute_dom_pk_code199_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5086_emscripten_compute_dom_pk_code397(SELECTOR,215)@36
    always @(dupName_162_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4892_emscripten_compute_dom_pk_code300_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5086_emscripten_compute_dom_pk_code397_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_162_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5086_emscripten_compute_dom_pk_code397_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4892_emscripten_compute_dom_pk_code300_q;
        end
    end

    // dupName_201_comparator_x(LOGICAL,814)@36
    assign dupName_201_comparator_x_q = $unsigned(i_sel_bits5194_emscripten_compute_dom_pk_code451_vt_join_q == c_i32_7885_q ? 1'b1 : 1'b0);

    // i_new_case_assign4380_emscripten_compute_dom_pk_code9(MUX,404)@35
    assign i_new_case_assign4380_emscripten_compute_dom_pk_code9_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4380_emscripten_compute_dom_pk_code9_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_10_tpl)
    begin
        unique case (i_new_case_assign4380_emscripten_compute_dom_pk_code9_s)
            1'b0 : i_new_case_assign4380_emscripten_compute_dom_pk_code9_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4380_emscripten_compute_dom_pk_code9_q = in_c1_eni237_10_tpl;
            default : i_new_case_assign4380_emscripten_compute_dom_pk_code9_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4519_emscripten_compute_dom_pk_code96(SELECTOR,68)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4519_emscripten_compute_dom_pk_code96_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4519_emscripten_compute_dom_pk_code96_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_2_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4519_emscripten_compute_dom_pk_code96_q <= i_new_case_assign4380_emscripten_compute_dom_pk_code9_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4688_emscripten_compute_dom_pk_code197(SELECTOR,118)@36
    always @(dupName_53_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4519_emscripten_compute_dom_pk_code96_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4688_emscripten_compute_dom_pk_code197_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_53_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4688_emscripten_compute_dom_pk_code197_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4519_emscripten_compute_dom_pk_code96_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4888_emscripten_compute_dom_pk_code298(SELECTOR,168)@36
    always @(dupName_121_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4688_emscripten_compute_dom_pk_code197_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4888_emscripten_compute_dom_pk_code298_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_121_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4888_emscripten_compute_dom_pk_code298_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4688_emscripten_compute_dom_pk_code197_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5082_emscripten_compute_dom_pk_code395(SELECTOR,214)@36
    always @(dupName_153_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4888_emscripten_compute_dom_pk_code298_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5082_emscripten_compute_dom_pk_code395_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_153_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5082_emscripten_compute_dom_pk_code395_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4888_emscripten_compute_dom_pk_code298_q;
        end
    end

    // i_new_case_assign4382_emscripten_compute_dom_pk_code11(MUX,406)@35
    assign i_new_case_assign4382_emscripten_compute_dom_pk_code11_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4382_emscripten_compute_dom_pk_code11_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_12_tpl)
    begin
        unique case (i_new_case_assign4382_emscripten_compute_dom_pk_code11_s)
            1'b0 : i_new_case_assign4382_emscripten_compute_dom_pk_code11_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4382_emscripten_compute_dom_pk_code11_q = in_c1_eni237_12_tpl;
            default : i_new_case_assign4382_emscripten_compute_dom_pk_code11_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4516_emscripten_compute_dom_pk_code94(SELECTOR,67)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4516_emscripten_compute_dom_pk_code94_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4516_emscripten_compute_dom_pk_code94_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_3_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4516_emscripten_compute_dom_pk_code94_q <= i_new_case_assign4382_emscripten_compute_dom_pk_code11_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4684_emscripten_compute_dom_pk_code195(SELECTOR,117)@36
    always @(dupName_62_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4516_emscripten_compute_dom_pk_code94_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4684_emscripten_compute_dom_pk_code195_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_62_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4684_emscripten_compute_dom_pk_code195_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4516_emscripten_compute_dom_pk_code94_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4884_emscripten_compute_dom_pk_code296(SELECTOR,167)@36
    always @(dupName_102_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4684_emscripten_compute_dom_pk_code195_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4884_emscripten_compute_dom_pk_code296_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_102_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4884_emscripten_compute_dom_pk_code296_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4684_emscripten_compute_dom_pk_code195_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5078_emscripten_compute_dom_pk_code393(SELECTOR,213)@36
    always @(dupName_162_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4884_emscripten_compute_dom_pk_code296_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5078_emscripten_compute_dom_pk_code393_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_162_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5078_emscripten_compute_dom_pk_code393_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4884_emscripten_compute_dom_pk_code296_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5257_emscripten_compute_dom_pk_code481(SELECTOR,385)@36
    always @(dupName_202_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5078_emscripten_compute_dom_pk_code393_q or dupName_207_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5082_emscripten_compute_dom_pk_code395_q or dupName_201_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5086_emscripten_compute_dom_pk_code397_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5257_emscripten_compute_dom_pk_code481_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_201_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5257_emscripten_compute_dom_pk_code481_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5086_emscripten_compute_dom_pk_code397_q;
        end
        if (dupName_207_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5257_emscripten_compute_dom_pk_code481_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5082_emscripten_compute_dom_pk_code395_q;
        end
        if (dupName_202_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5257_emscripten_compute_dom_pk_code481_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5078_emscripten_compute_dom_pk_code393_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5412_emscripten_compute_dom_pk_code559(SELECTOR,285)@36
    always @(dupName_247_comparator_x_q or i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5257_emscripten_compute_dom_pk_code481_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5412_emscripten_compute_dom_pk_code559_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_247_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5412_emscripten_compute_dom_pk_code559_q = i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5257_emscripten_compute_dom_pk_code481_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5555_emscripten_compute_dom_pk_code631(SELECTOR,317)@36
    always @(dupName_292_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5412_emscripten_compute_dom_pk_code559_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5555_emscripten_compute_dom_pk_code631_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_292_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5555_emscripten_compute_dom_pk_code631_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5412_emscripten_compute_dom_pk_code559_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5668_emscripten_compute_dom_pk_code685(SELECTOR,336)@36
    always @(dupName_331_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5555_emscripten_compute_dom_pk_code631_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5668_emscripten_compute_dom_pk_code685_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_331_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5668_emscripten_compute_dom_pk_code685_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5555_emscripten_compute_dom_pk_code631_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5758_emscripten_compute_dom_pk_code729(SELECTOR,384)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5758_emscripten_compute_dom_pk_code729_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5758_emscripten_compute_dom_pk_code729_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_355_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5758_emscripten_compute_dom_pk_code729_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5672_emscripten_compute_dom_pk_code687_q;
            end
            if (dupName_351_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5758_emscripten_compute_dom_pk_code729_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5668_emscripten_compute_dom_pk_code685_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5821_emscripten_compute_dom_pk_code756(SELECTOR,397)@37
    always @(dupName_376_comparator_x_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5758_emscripten_compute_dom_pk_code729_q or dupName_382_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5762_emscripten_compute_dom_pk_code731_q or dupName_378_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5766_emscripten_compute_dom_pk_code733_q or dupName_379_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5770_emscripten_compute_dom_pk_code735_q or dupName_380_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5774_emscripten_compute_dom_pk_code737_q or redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q)
    begin
        i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5821_emscripten_compute_dom_pk_code756_q = redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q;
        if (dupName_380_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5821_emscripten_compute_dom_pk_code756_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5774_emscripten_compute_dom_pk_code737_q;
        end
        if (dupName_379_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5821_emscripten_compute_dom_pk_code756_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5770_emscripten_compute_dom_pk_code735_q;
        end
        if (dupName_378_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5821_emscripten_compute_dom_pk_code756_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5766_emscripten_compute_dom_pk_code733_q;
        end
        if (dupName_382_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5821_emscripten_compute_dom_pk_code756_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5762_emscripten_compute_dom_pk_code731_q;
        end
        if (dupName_376_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5821_emscripten_compute_dom_pk_code756_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5758_emscripten_compute_dom_pk_code729_q;
        end
    end

    // dupName_394_comparator_x(LOGICAL,1007)@35 + 1
    assign dupName_394_comparator_x_qi = $unsigned(in_c1_eni237_61_tpl == c_i32_1891_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_394_comparator_x_delay ( .xin(dupName_394_comparator_x_qi), .xout(dupName_394_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist216_dupName_394_comparator_x_q_2(DELAY,1372)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist216_dupName_394_comparator_x_q_2_q <= '0;
        end
        else
        begin
            redist216_dupName_394_comparator_x_q_2_q <= $unsigned(dupName_394_comparator_x_q);
        end
    end

    // i_new_case_assign4385_emscripten_compute_dom_pk_code14(MUX,409)@35
    assign i_new_case_assign4385_emscripten_compute_dom_pk_code14_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4385_emscripten_compute_dom_pk_code14_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_15_tpl)
    begin
        unique case (i_new_case_assign4385_emscripten_compute_dom_pk_code14_s)
            1'b0 : i_new_case_assign4385_emscripten_compute_dom_pk_code14_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4385_emscripten_compute_dom_pk_code14_q = in_c1_eni237_15_tpl;
            default : i_new_case_assign4385_emscripten_compute_dom_pk_code14_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4513_emscripten_compute_dom_pk_code92(SELECTOR,66)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4513_emscripten_compute_dom_pk_code92_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4513_emscripten_compute_dom_pk_code92_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_3_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4513_emscripten_compute_dom_pk_code92_q <= i_new_case_assign4385_emscripten_compute_dom_pk_code14_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4680_emscripten_compute_dom_pk_code193(SELECTOR,116)@36
    always @(dupName_53_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4513_emscripten_compute_dom_pk_code92_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4680_emscripten_compute_dom_pk_code193_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_53_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4680_emscripten_compute_dom_pk_code193_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4513_emscripten_compute_dom_pk_code92_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4880_emscripten_compute_dom_pk_code294(SELECTOR,166)@36
    always @(dupName_119_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4680_emscripten_compute_dom_pk_code193_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4880_emscripten_compute_dom_pk_code294_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_119_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4880_emscripten_compute_dom_pk_code294_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4680_emscripten_compute_dom_pk_code193_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5074_emscripten_compute_dom_pk_code391(SELECTOR,212)@36
    always @(dupName_163_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4880_emscripten_compute_dom_pk_code294_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5074_emscripten_compute_dom_pk_code391_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_163_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5074_emscripten_compute_dom_pk_code391_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4880_emscripten_compute_dom_pk_code294_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5251_emscripten_compute_dom_pk_code479(SELECTOR,250)@36
    always @(dupName_210_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5074_emscripten_compute_dom_pk_code391_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5251_emscripten_compute_dom_pk_code479_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_210_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5251_emscripten_compute_dom_pk_code479_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5074_emscripten_compute_dom_pk_code391_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5408_emscripten_compute_dom_pk_code557(SELECTOR,284)@36
    always @(dupName_260_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5251_emscripten_compute_dom_pk_code479_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5408_emscripten_compute_dom_pk_code557_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_260_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5408_emscripten_compute_dom_pk_code557_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5251_emscripten_compute_dom_pk_code479_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5551_emscripten_compute_dom_pk_code629(SELECTOR,316)@36
    always @(dupName_289_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5408_emscripten_compute_dom_pk_code557_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5551_emscripten_compute_dom_pk_code629_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_289_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5551_emscripten_compute_dom_pk_code629_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5408_emscripten_compute_dom_pk_code557_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5664_emscripten_compute_dom_pk_code683(SELECTOR,335)@36
    always @(dupName_324_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5551_emscripten_compute_dom_pk_code629_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5664_emscripten_compute_dom_pk_code683_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_324_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5664_emscripten_compute_dom_pk_code683_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5551_emscripten_compute_dom_pk_code629_q;
        end
    end

    // i_new_case_assign4389_emscripten_compute_dom_pk_code18(MUX,413)@35
    assign i_new_case_assign4389_emscripten_compute_dom_pk_code18_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4389_emscripten_compute_dom_pk_code18_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_19_tpl)
    begin
        unique case (i_new_case_assign4389_emscripten_compute_dom_pk_code18_s)
            1'b0 : i_new_case_assign4389_emscripten_compute_dom_pk_code18_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4389_emscripten_compute_dom_pk_code18_q = in_c1_eni237_19_tpl;
            default : i_new_case_assign4389_emscripten_compute_dom_pk_code18_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4510_emscripten_compute_dom_pk_code90(SELECTOR,65)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4510_emscripten_compute_dom_pk_code90_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4510_emscripten_compute_dom_pk_code90_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4510_emscripten_compute_dom_pk_code90_q <= i_new_case_assign4389_emscripten_compute_dom_pk_code18_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4676_emscripten_compute_dom_pk_code191(SELECTOR,115)@36
    always @(dupName_53_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4510_emscripten_compute_dom_pk_code90_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4676_emscripten_compute_dom_pk_code191_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_53_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4676_emscripten_compute_dom_pk_code191_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4510_emscripten_compute_dom_pk_code90_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4876_emscripten_compute_dom_pk_code292(SELECTOR,165)@36
    always @(dupName_108_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4676_emscripten_compute_dom_pk_code191_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4876_emscripten_compute_dom_pk_code292_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_108_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4876_emscripten_compute_dom_pk_code292_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4676_emscripten_compute_dom_pk_code191_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5070_emscripten_compute_dom_pk_code389(SELECTOR,211)@36
    always @(dupName_162_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4876_emscripten_compute_dom_pk_code292_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5070_emscripten_compute_dom_pk_code389_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_162_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5070_emscripten_compute_dom_pk_code389_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4876_emscripten_compute_dom_pk_code292_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5247_emscripten_compute_dom_pk_code477(SELECTOR,249)@36
    always @(dupName_214_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5070_emscripten_compute_dom_pk_code389_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5247_emscripten_compute_dom_pk_code477_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_214_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5247_emscripten_compute_dom_pk_code477_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5070_emscripten_compute_dom_pk_code389_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5404_emscripten_compute_dom_pk_code555(SELECTOR,283)@36
    always @(dupName_247_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5247_emscripten_compute_dom_pk_code477_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5404_emscripten_compute_dom_pk_code555_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_247_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5404_emscripten_compute_dom_pk_code555_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5247_emscripten_compute_dom_pk_code477_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5547_emscripten_compute_dom_pk_code627(SELECTOR,315)@36
    always @(dupName_289_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5404_emscripten_compute_dom_pk_code555_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5547_emscripten_compute_dom_pk_code627_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_289_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5547_emscripten_compute_dom_pk_code627_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5404_emscripten_compute_dom_pk_code555_q;
        end
    end

    // i_new_case_assign4412_emscripten_compute_dom_pk_code39(MUX,434)@35
    assign i_new_case_assign4412_emscripten_compute_dom_pk_code39_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4412_emscripten_compute_dom_pk_code39_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_40_tpl)
    begin
        unique case (i_new_case_assign4412_emscripten_compute_dom_pk_code39_s)
            1'b0 : i_new_case_assign4412_emscripten_compute_dom_pk_code39_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4412_emscripten_compute_dom_pk_code39_q = in_c1_eni237_40_tpl;
            default : i_new_case_assign4412_emscripten_compute_dom_pk_code39_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4507_emscripten_compute_dom_pk_code88(SELECTOR,64)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4507_emscripten_compute_dom_pk_code88_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4507_emscripten_compute_dom_pk_code88_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_3_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4507_emscripten_compute_dom_pk_code88_q <= i_new_case_assign4412_emscripten_compute_dom_pk_code39_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4672_emscripten_compute_dom_pk_code189(SELECTOR,114)@36
    always @(dupName_62_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4507_emscripten_compute_dom_pk_code88_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4672_emscripten_compute_dom_pk_code189_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_62_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4672_emscripten_compute_dom_pk_code189_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4507_emscripten_compute_dom_pk_code88_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4872_emscripten_compute_dom_pk_code290(SELECTOR,164)@36
    always @(dupName_102_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4672_emscripten_compute_dom_pk_code189_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4872_emscripten_compute_dom_pk_code290_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_102_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4872_emscripten_compute_dom_pk_code290_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4672_emscripten_compute_dom_pk_code189_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5066_emscripten_compute_dom_pk_code387(SELECTOR,210)@36
    always @(dupName_162_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4872_emscripten_compute_dom_pk_code290_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5066_emscripten_compute_dom_pk_code387_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_162_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5066_emscripten_compute_dom_pk_code387_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4872_emscripten_compute_dom_pk_code290_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5243_emscripten_compute_dom_pk_code475(SELECTOR,248)@36
    always @(dupName_201_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5066_emscripten_compute_dom_pk_code387_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5243_emscripten_compute_dom_pk_code475_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_201_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5243_emscripten_compute_dom_pk_code475_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5066_emscripten_compute_dom_pk_code387_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5400_emscripten_compute_dom_pk_code553(SELECTOR,282)@36
    always @(dupName_258_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5243_emscripten_compute_dom_pk_code475_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5400_emscripten_compute_dom_pk_code553_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_258_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5400_emscripten_compute_dom_pk_code553_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5243_emscripten_compute_dom_pk_code475_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5543_emscripten_compute_dom_pk_code625(SELECTOR,314)@36
    always @(dupName_296_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5400_emscripten_compute_dom_pk_code553_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5543_emscripten_compute_dom_pk_code625_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_296_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5543_emscripten_compute_dom_pk_code625_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5400_emscripten_compute_dom_pk_code553_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5660_emscripten_compute_dom_pk_code681(SELECTOR,380)@36
    always @(dupName_331_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5543_emscripten_compute_dom_pk_code625_q or dupName_324_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5547_emscripten_compute_dom_pk_code627_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5660_emscripten_compute_dom_pk_code681_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_324_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5660_emscripten_compute_dom_pk_code681_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5547_emscripten_compute_dom_pk_code627_q;
        end
        if (dupName_331_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5660_emscripten_compute_dom_pk_code681_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5543_emscripten_compute_dom_pk_code625_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5753_emscripten_compute_dom_pk_code727(SELECTOR,383)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5753_emscripten_compute_dom_pk_code727_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5753_emscripten_compute_dom_pk_code727_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_357_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5753_emscripten_compute_dom_pk_code727_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5664_emscripten_compute_dom_pk_code683_q;
            end
            if (dupName_351_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5753_emscripten_compute_dom_pk_code727_q <= i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5660_emscripten_compute_dom_pk_code681_q;
            end
        end
    end

    // i_new_case_assign4395_emscripten_compute_dom_pk_code24(MUX,419)@35
    assign i_new_case_assign4395_emscripten_compute_dom_pk_code24_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4395_emscripten_compute_dom_pk_code24_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_25_tpl)
    begin
        unique case (i_new_case_assign4395_emscripten_compute_dom_pk_code24_s)
            1'b0 : i_new_case_assign4395_emscripten_compute_dom_pk_code24_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4395_emscripten_compute_dom_pk_code24_q = in_c1_eni237_25_tpl;
            default : i_new_case_assign4395_emscripten_compute_dom_pk_code24_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4504_emscripten_compute_dom_pk_code86(SELECTOR,63)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4504_emscripten_compute_dom_pk_code86_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4504_emscripten_compute_dom_pk_code86_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_7_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4504_emscripten_compute_dom_pk_code86_q <= i_new_case_assign4395_emscripten_compute_dom_pk_code24_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4668_emscripten_compute_dom_pk_code187(SELECTOR,113)@36
    always @(dupName_57_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4504_emscripten_compute_dom_pk_code86_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4668_emscripten_compute_dom_pk_code187_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_57_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4668_emscripten_compute_dom_pk_code187_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4504_emscripten_compute_dom_pk_code86_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4868_emscripten_compute_dom_pk_code288(SELECTOR,163)@36
    always @(dupName_102_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4668_emscripten_compute_dom_pk_code187_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4868_emscripten_compute_dom_pk_code288_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_102_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4868_emscripten_compute_dom_pk_code288_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4668_emscripten_compute_dom_pk_code187_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5062_emscripten_compute_dom_pk_code385(SELECTOR,209)@36
    always @(dupName_155_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4868_emscripten_compute_dom_pk_code288_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5062_emscripten_compute_dom_pk_code385_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_155_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5062_emscripten_compute_dom_pk_code385_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4868_emscripten_compute_dom_pk_code288_q;
        end
    end

    // i_new_case_assign4398_emscripten_compute_dom_pk_code27(MUX,422)@35
    assign i_new_case_assign4398_emscripten_compute_dom_pk_code27_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4398_emscripten_compute_dom_pk_code27_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_28_tpl)
    begin
        unique case (i_new_case_assign4398_emscripten_compute_dom_pk_code27_s)
            1'b0 : i_new_case_assign4398_emscripten_compute_dom_pk_code27_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4398_emscripten_compute_dom_pk_code27_q = in_c1_eni237_28_tpl;
            default : i_new_case_assign4398_emscripten_compute_dom_pk_code27_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4501_emscripten_compute_dom_pk_code84(SELECTOR,62)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4501_emscripten_compute_dom_pk_code84_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4501_emscripten_compute_dom_pk_code84_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4501_emscripten_compute_dom_pk_code84_q <= i_new_case_assign4398_emscripten_compute_dom_pk_code27_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4664_emscripten_compute_dom_pk_code185(SELECTOR,112)@36
    always @(dupName_56_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4501_emscripten_compute_dom_pk_code84_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4664_emscripten_compute_dom_pk_code185_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_56_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4664_emscripten_compute_dom_pk_code185_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4501_emscripten_compute_dom_pk_code84_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4864_emscripten_compute_dom_pk_code286(SELECTOR,162)@36
    always @(dupName_102_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4664_emscripten_compute_dom_pk_code185_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4864_emscripten_compute_dom_pk_code286_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_102_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4864_emscripten_compute_dom_pk_code286_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4664_emscripten_compute_dom_pk_code185_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5058_emscripten_compute_dom_pk_code383(SELECTOR,208)@36
    always @(dupName_165_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4864_emscripten_compute_dom_pk_code286_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5058_emscripten_compute_dom_pk_code383_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_165_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5058_emscripten_compute_dom_pk_code383_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4864_emscripten_compute_dom_pk_code286_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5239_emscripten_compute_dom_pk_code473(SELECTOR,369)@36
    always @(dupName_213_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5058_emscripten_compute_dom_pk_code383_q or dupName_214_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5062_emscripten_compute_dom_pk_code385_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5239_emscripten_compute_dom_pk_code473_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_214_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5239_emscripten_compute_dom_pk_code473_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5062_emscripten_compute_dom_pk_code385_q;
        end
        if (dupName_213_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5239_emscripten_compute_dom_pk_code473_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5058_emscripten_compute_dom_pk_code383_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5396_emscripten_compute_dom_pk_code551(SELECTOR,281)@36
    always @(dupName_248_comparator_x_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5239_emscripten_compute_dom_pk_code473_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5396_emscripten_compute_dom_pk_code551_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_248_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5396_emscripten_compute_dom_pk_code551_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5239_emscripten_compute_dom_pk_code473_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5539_emscripten_compute_dom_pk_code623(SELECTOR,313)@36
    always @(dupName_292_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5396_emscripten_compute_dom_pk_code551_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5539_emscripten_compute_dom_pk_code623_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_292_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5539_emscripten_compute_dom_pk_code623_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5396_emscripten_compute_dom_pk_code551_q;
        end
    end

    // i_new_case_assign4414_emscripten_compute_dom_pk_code41(MUX,436)@35
    assign i_new_case_assign4414_emscripten_compute_dom_pk_code41_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4414_emscripten_compute_dom_pk_code41_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_42_tpl)
    begin
        unique case (i_new_case_assign4414_emscripten_compute_dom_pk_code41_s)
            1'b0 : i_new_case_assign4414_emscripten_compute_dom_pk_code41_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4414_emscripten_compute_dom_pk_code41_q = in_c1_eni237_42_tpl;
            default : i_new_case_assign4414_emscripten_compute_dom_pk_code41_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4498_emscripten_compute_dom_pk_code82(SELECTOR,61)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4498_emscripten_compute_dom_pk_code82_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4498_emscripten_compute_dom_pk_code82_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_14_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4498_emscripten_compute_dom_pk_code82_q <= i_new_case_assign4414_emscripten_compute_dom_pk_code41_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4660_emscripten_compute_dom_pk_code183(SELECTOR,111)@36
    always @(dupName_53_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4498_emscripten_compute_dom_pk_code82_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4660_emscripten_compute_dom_pk_code183_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_53_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4660_emscripten_compute_dom_pk_code183_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4498_emscripten_compute_dom_pk_code82_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4860_emscripten_compute_dom_pk_code284(SELECTOR,161)@36
    always @(dupName_104_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4660_emscripten_compute_dom_pk_code183_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4860_emscripten_compute_dom_pk_code284_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_104_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4860_emscripten_compute_dom_pk_code284_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4660_emscripten_compute_dom_pk_code183_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5054_emscripten_compute_dom_pk_code381(SELECTOR,207)@36
    always @(dupName_163_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4860_emscripten_compute_dom_pk_code284_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5054_emscripten_compute_dom_pk_code381_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_163_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5054_emscripten_compute_dom_pk_code381_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4860_emscripten_compute_dom_pk_code284_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5234_emscripten_compute_dom_pk_code471(SELECTOR,247)@36
    always @(dupName_202_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5054_emscripten_compute_dom_pk_code381_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5234_emscripten_compute_dom_pk_code471_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_202_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5234_emscripten_compute_dom_pk_code471_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5054_emscripten_compute_dom_pk_code381_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5392_emscripten_compute_dom_pk_code549(SELECTOR,280)@36
    always @(dupName_252_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5234_emscripten_compute_dom_pk_code471_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5392_emscripten_compute_dom_pk_code549_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_252_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5392_emscripten_compute_dom_pk_code549_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5234_emscripten_compute_dom_pk_code471_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5535_emscripten_compute_dom_pk_code621(SELECTOR,312)@36
    always @(dupName_288_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5392_emscripten_compute_dom_pk_code549_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5535_emscripten_compute_dom_pk_code621_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_288_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5535_emscripten_compute_dom_pk_code621_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5392_emscripten_compute_dom_pk_code549_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5655_emscripten_compute_dom_pk_code679(SELECTOR,379)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5655_emscripten_compute_dom_pk_code679_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5655_emscripten_compute_dom_pk_code679_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_330_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5655_emscripten_compute_dom_pk_code679_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5539_emscripten_compute_dom_pk_code623_q;
            end
            if (dupName_322_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5655_emscripten_compute_dom_pk_code679_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5535_emscripten_compute_dom_pk_code621_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5748_emscripten_compute_dom_pk_code725(SELECTOR,352)@37
    always @(redist218_dupName_357_comparator_x_q_1_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5655_emscripten_compute_dom_pk_code679_q or redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5748_emscripten_compute_dom_pk_code725_q = redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q;
        if (redist218_dupName_357_comparator_x_q_1_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5748_emscripten_compute_dom_pk_code725_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5655_emscripten_compute_dom_pk_code679_q;
        end
    end

    // i_new_case_assign4413_emscripten_compute_dom_pk_code40(MUX,435)@35
    assign i_new_case_assign4413_emscripten_compute_dom_pk_code40_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4413_emscripten_compute_dom_pk_code40_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_41_tpl)
    begin
        unique case (i_new_case_assign4413_emscripten_compute_dom_pk_code40_s)
            1'b0 : i_new_case_assign4413_emscripten_compute_dom_pk_code40_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4413_emscripten_compute_dom_pk_code40_q = in_c1_eni237_41_tpl;
            default : i_new_case_assign4413_emscripten_compute_dom_pk_code40_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4495_emscripten_compute_dom_pk_code80(SELECTOR,60)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4495_emscripten_compute_dom_pk_code80_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4495_emscripten_compute_dom_pk_code80_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_6_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4495_emscripten_compute_dom_pk_code80_q <= i_new_case_assign4413_emscripten_compute_dom_pk_code40_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4656_emscripten_compute_dom_pk_code181(SELECTOR,110)@36
    always @(dupName_60_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4495_emscripten_compute_dom_pk_code80_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4656_emscripten_compute_dom_pk_code181_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_60_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4656_emscripten_compute_dom_pk_code181_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4495_emscripten_compute_dom_pk_code80_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4856_emscripten_compute_dom_pk_code282(SELECTOR,160)@36
    always @(dupName_103_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4656_emscripten_compute_dom_pk_code181_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4856_emscripten_compute_dom_pk_code282_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_103_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4856_emscripten_compute_dom_pk_code282_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4656_emscripten_compute_dom_pk_code181_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5050_emscripten_compute_dom_pk_code379(SELECTOR,206)@36
    always @(dupName_163_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4856_emscripten_compute_dom_pk_code282_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5050_emscripten_compute_dom_pk_code379_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_163_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5050_emscripten_compute_dom_pk_code379_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4856_emscripten_compute_dom_pk_code282_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5230_emscripten_compute_dom_pk_code469(SELECTOR,246)@36
    always @(dupName_203_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5050_emscripten_compute_dom_pk_code379_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5230_emscripten_compute_dom_pk_code469_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_203_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5230_emscripten_compute_dom_pk_code469_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5050_emscripten_compute_dom_pk_code379_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5388_emscripten_compute_dom_pk_code547(SELECTOR,279)@36
    always @(dupName_247_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5230_emscripten_compute_dom_pk_code469_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5388_emscripten_compute_dom_pk_code547_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_247_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5388_emscripten_compute_dom_pk_code547_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5230_emscripten_compute_dom_pk_code469_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5531_emscripten_compute_dom_pk_code619(SELECTOR,311)@36
    always @(dupName_285_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5388_emscripten_compute_dom_pk_code547_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5531_emscripten_compute_dom_pk_code619_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_285_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5531_emscripten_compute_dom_pk_code619_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5388_emscripten_compute_dom_pk_code547_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5650_emscripten_compute_dom_pk_code677(SELECTOR,334)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5650_emscripten_compute_dom_pk_code677_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5650_emscripten_compute_dom_pk_code677_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_322_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5650_emscripten_compute_dom_pk_code677_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5531_emscripten_compute_dom_pk_code619_q;
            end
        end
    end

    // dupName_353_comparator_x(LOGICAL,966)@36 + 1
    assign dupName_353_comparator_x_qi = $unsigned(i_sel_bits5728_emscripten_compute_dom_pk_code715_vt_join_q == c_i32_5889_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_353_comparator_x_delay ( .xin(dupName_353_comparator_x_qi), .xout(dupName_353_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_new_case_assign4401_emscripten_compute_dom_pk_code30(MUX,425)@35
    assign i_new_case_assign4401_emscripten_compute_dom_pk_code30_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4401_emscripten_compute_dom_pk_code30_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_31_tpl)
    begin
        unique case (i_new_case_assign4401_emscripten_compute_dom_pk_code30_s)
            1'b0 : i_new_case_assign4401_emscripten_compute_dom_pk_code30_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4401_emscripten_compute_dom_pk_code30_q = in_c1_eni237_31_tpl;
            default : i_new_case_assign4401_emscripten_compute_dom_pk_code30_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4492_emscripten_compute_dom_pk_code78(SELECTOR,59)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4492_emscripten_compute_dom_pk_code78_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4492_emscripten_compute_dom_pk_code78_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_6_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4492_emscripten_compute_dom_pk_code78_q <= i_new_case_assign4401_emscripten_compute_dom_pk_code30_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4652_emscripten_compute_dom_pk_code179(SELECTOR,109)@36
    always @(dupName_62_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4492_emscripten_compute_dom_pk_code78_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4652_emscripten_compute_dom_pk_code179_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_62_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4652_emscripten_compute_dom_pk_code179_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4492_emscripten_compute_dom_pk_code78_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4852_emscripten_compute_dom_pk_code280(SELECTOR,159)@36
    always @(dupName_108_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4652_emscripten_compute_dom_pk_code179_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4852_emscripten_compute_dom_pk_code280_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_108_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4852_emscripten_compute_dom_pk_code280_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4652_emscripten_compute_dom_pk_code179_q;
        end
    end

    // i_new_case_assign4403_emscripten_compute_dom_pk_code32(MUX,427)@35
    assign i_new_case_assign4403_emscripten_compute_dom_pk_code32_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4403_emscripten_compute_dom_pk_code32_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_33_tpl)
    begin
        unique case (i_new_case_assign4403_emscripten_compute_dom_pk_code32_s)
            1'b0 : i_new_case_assign4403_emscripten_compute_dom_pk_code32_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4403_emscripten_compute_dom_pk_code32_q = in_c1_eni237_33_tpl;
            default : i_new_case_assign4403_emscripten_compute_dom_pk_code32_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4489_emscripten_compute_dom_pk_code76(SELECTOR,58)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4489_emscripten_compute_dom_pk_code76_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4489_emscripten_compute_dom_pk_code76_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_3_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4489_emscripten_compute_dom_pk_code76_q <= i_new_case_assign4403_emscripten_compute_dom_pk_code32_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4648_emscripten_compute_dom_pk_code177(SELECTOR,108)@36
    always @(dupName_57_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4489_emscripten_compute_dom_pk_code76_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4648_emscripten_compute_dom_pk_code177_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_57_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4648_emscripten_compute_dom_pk_code177_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4489_emscripten_compute_dom_pk_code76_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4848_emscripten_compute_dom_pk_code278(SELECTOR,158)@36
    always @(dupName_111_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4648_emscripten_compute_dom_pk_code177_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4848_emscripten_compute_dom_pk_code278_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_111_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4848_emscripten_compute_dom_pk_code278_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4648_emscripten_compute_dom_pk_code177_q;
        end
    end

    // dupName_152_comparator_x(LOGICAL,765)@35 + 1
    assign dupName_152_comparator_x_qi = $unsigned(i_sel_bits5007_emscripten_compute_dom_pk_code357_vt_join_q == c_i32_6890_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_152_comparator_x_delay ( .xin(dupName_152_comparator_x_qi), .xout(dupName_152_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5046_emscripten_compute_dom_pk_code377(SELECTOR,364)@36
    always @(dupName_152_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4848_emscripten_compute_dom_pk_code278_q or dupName_162_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4852_emscripten_compute_dom_pk_code280_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5046_emscripten_compute_dom_pk_code377_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_162_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5046_emscripten_compute_dom_pk_code377_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4852_emscripten_compute_dom_pk_code280_q;
        end
        if (dupName_152_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5046_emscripten_compute_dom_pk_code377_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4848_emscripten_compute_dom_pk_code278_q;
        end
    end

    // i_new_case_assign4420_emscripten_compute_dom_pk_code46(MUX,441)@35
    assign i_new_case_assign4420_emscripten_compute_dom_pk_code46_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4420_emscripten_compute_dom_pk_code46_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_47_tpl)
    begin
        unique case (i_new_case_assign4420_emscripten_compute_dom_pk_code46_s)
            1'b0 : i_new_case_assign4420_emscripten_compute_dom_pk_code46_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4420_emscripten_compute_dom_pk_code46_q = in_c1_eni237_47_tpl;
            default : i_new_case_assign4420_emscripten_compute_dom_pk_code46_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4486_emscripten_compute_dom_pk_code74(SELECTOR,57)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4486_emscripten_compute_dom_pk_code74_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4486_emscripten_compute_dom_pk_code74_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_10_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4486_emscripten_compute_dom_pk_code74_q <= i_new_case_assign4420_emscripten_compute_dom_pk_code46_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4644_emscripten_compute_dom_pk_code175(SELECTOR,107)@36
    always @(dupName_60_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4486_emscripten_compute_dom_pk_code74_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4644_emscripten_compute_dom_pk_code175_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_60_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4644_emscripten_compute_dom_pk_code175_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4486_emscripten_compute_dom_pk_code74_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4844_emscripten_compute_dom_pk_code276(SELECTOR,157)@36
    always @(dupName_102_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4644_emscripten_compute_dom_pk_code175_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4844_emscripten_compute_dom_pk_code276_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_102_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4844_emscripten_compute_dom_pk_code276_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4644_emscripten_compute_dom_pk_code175_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5041_emscripten_compute_dom_pk_code375(SELECTOR,205)@36
    always @(dupName_153_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4844_emscripten_compute_dom_pk_code276_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5041_emscripten_compute_dom_pk_code375_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_153_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5041_emscripten_compute_dom_pk_code375_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4844_emscripten_compute_dom_pk_code276_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5226_emscripten_compute_dom_pk_code467(SELECTOR,368)@36
    always @(dupName_202_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5041_emscripten_compute_dom_pk_code375_q or dupName_210_comparator_x_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5046_emscripten_compute_dom_pk_code377_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5226_emscripten_compute_dom_pk_code467_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_210_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5226_emscripten_compute_dom_pk_code467_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5046_emscripten_compute_dom_pk_code377_q;
        end
        if (dupName_202_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5226_emscripten_compute_dom_pk_code467_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5041_emscripten_compute_dom_pk_code375_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5384_emscripten_compute_dom_pk_code545(SELECTOR,278)@36
    always @(dupName_248_comparator_x_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5226_emscripten_compute_dom_pk_code467_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5384_emscripten_compute_dom_pk_code545_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_248_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5384_emscripten_compute_dom_pk_code545_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5226_emscripten_compute_dom_pk_code467_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5527_emscripten_compute_dom_pk_code617(SELECTOR,310)@36
    always @(dupName_292_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5384_emscripten_compute_dom_pk_code545_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5527_emscripten_compute_dom_pk_code617_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_292_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5527_emscripten_compute_dom_pk_code617_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5384_emscripten_compute_dom_pk_code545_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5646_emscripten_compute_dom_pk_code675(SELECTOR,333)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5646_emscripten_compute_dom_pk_code675_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5646_emscripten_compute_dom_pk_code675_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_323_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5646_emscripten_compute_dom_pk_code675_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5527_emscripten_compute_dom_pk_code617_q;
            end
        end
    end

    // i_new_case_assign4426_emscripten_compute_dom_pk_code52(MUX,447)@35
    assign i_new_case_assign4426_emscripten_compute_dom_pk_code52_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4426_emscripten_compute_dom_pk_code52_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_53_tpl)
    begin
        unique case (i_new_case_assign4426_emscripten_compute_dom_pk_code52_s)
            1'b0 : i_new_case_assign4426_emscripten_compute_dom_pk_code52_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4426_emscripten_compute_dom_pk_code52_q = in_c1_eni237_53_tpl;
            default : i_new_case_assign4426_emscripten_compute_dom_pk_code52_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4483_emscripten_compute_dom_pk_code72(SELECTOR,56)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4483_emscripten_compute_dom_pk_code72_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4483_emscripten_compute_dom_pk_code72_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4483_emscripten_compute_dom_pk_code72_q <= i_new_case_assign4426_emscripten_compute_dom_pk_code52_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4640_emscripten_compute_dom_pk_code173(SELECTOR,106)@36
    always @(dupName_59_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4483_emscripten_compute_dom_pk_code72_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4640_emscripten_compute_dom_pk_code173_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_59_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4640_emscripten_compute_dom_pk_code173_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4483_emscripten_compute_dom_pk_code72_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4840_emscripten_compute_dom_pk_code274(SELECTOR,156)@36
    always @(dupName_103_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4640_emscripten_compute_dom_pk_code173_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4840_emscripten_compute_dom_pk_code274_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_103_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4840_emscripten_compute_dom_pk_code274_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4640_emscripten_compute_dom_pk_code173_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5037_emscripten_compute_dom_pk_code373(SELECTOR,204)@36
    always @(dupName_158_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4840_emscripten_compute_dom_pk_code274_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5037_emscripten_compute_dom_pk_code373_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_158_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5037_emscripten_compute_dom_pk_code373_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4840_emscripten_compute_dom_pk_code274_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5221_emscripten_compute_dom_pk_code465(SELECTOR,245)@36
    always @(dupName_202_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5037_emscripten_compute_dom_pk_code373_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5221_emscripten_compute_dom_pk_code465_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_202_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5221_emscripten_compute_dom_pk_code465_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5037_emscripten_compute_dom_pk_code373_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5380_emscripten_compute_dom_pk_code543(SELECTOR,277)@36
    always @(dupName_250_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5221_emscripten_compute_dom_pk_code465_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5380_emscripten_compute_dom_pk_code543_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_250_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5380_emscripten_compute_dom_pk_code543_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5221_emscripten_compute_dom_pk_code465_q;
        end
    end

    // i_new_case_assign4419_emscripten_compute_dom_pk_code45(MUX,440)@35
    assign i_new_case_assign4419_emscripten_compute_dom_pk_code45_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4419_emscripten_compute_dom_pk_code45_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_46_tpl)
    begin
        unique case (i_new_case_assign4419_emscripten_compute_dom_pk_code45_s)
            1'b0 : i_new_case_assign4419_emscripten_compute_dom_pk_code45_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4419_emscripten_compute_dom_pk_code45_q = in_c1_eni237_46_tpl;
            default : i_new_case_assign4419_emscripten_compute_dom_pk_code45_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4480_emscripten_compute_dom_pk_code70(SELECTOR,55)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4480_emscripten_compute_dom_pk_code70_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4480_emscripten_compute_dom_pk_code70_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4480_emscripten_compute_dom_pk_code70_q <= i_new_case_assign4419_emscripten_compute_dom_pk_code45_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4636_emscripten_compute_dom_pk_code171(SELECTOR,105)@36
    always @(dupName_53_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4480_emscripten_compute_dom_pk_code70_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4636_emscripten_compute_dom_pk_code171_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_53_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4636_emscripten_compute_dom_pk_code171_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4480_emscripten_compute_dom_pk_code70_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4836_emscripten_compute_dom_pk_code272(SELECTOR,155)@36
    always @(dupName_108_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4636_emscripten_compute_dom_pk_code171_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4836_emscripten_compute_dom_pk_code272_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_108_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4836_emscripten_compute_dom_pk_code272_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4636_emscripten_compute_dom_pk_code171_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5033_emscripten_compute_dom_pk_code371(SELECTOR,203)@36
    always @(dupName_158_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4836_emscripten_compute_dom_pk_code272_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5033_emscripten_compute_dom_pk_code371_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_158_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5033_emscripten_compute_dom_pk_code371_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4836_emscripten_compute_dom_pk_code272_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5217_emscripten_compute_dom_pk_code463(SELECTOR,244)@36
    always @(dupName_207_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5033_emscripten_compute_dom_pk_code371_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5217_emscripten_compute_dom_pk_code463_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_207_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5217_emscripten_compute_dom_pk_code463_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5033_emscripten_compute_dom_pk_code371_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5376_emscripten_compute_dom_pk_code541(SELECTOR,276)@36
    always @(dupName_252_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5217_emscripten_compute_dom_pk_code463_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5376_emscripten_compute_dom_pk_code541_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_252_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5376_emscripten_compute_dom_pk_code541_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5217_emscripten_compute_dom_pk_code463_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5523_emscripten_compute_dom_pk_code615(SELECTOR,375)@36
    always @(dupName_290_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5376_emscripten_compute_dom_pk_code541_q or dupName_285_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5380_emscripten_compute_dom_pk_code543_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5523_emscripten_compute_dom_pk_code615_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_285_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5523_emscripten_compute_dom_pk_code615_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5380_emscripten_compute_dom_pk_code543_q;
        end
        if (dupName_290_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5523_emscripten_compute_dom_pk_code615_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5376_emscripten_compute_dom_pk_code541_q;
        end
    end

    // dupName_321_comparator_x(LOGICAL,934)@36
    assign dupName_321_comparator_x_q = $unsigned(i_sel_bits5626_emscripten_compute_dom_pk_code665_vt_join_q == c_i32_6890_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5642_emscripten_compute_dom_pk_code673(SELECTOR,378)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5642_emscripten_compute_dom_pk_code673_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5642_emscripten_compute_dom_pk_code673_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_321_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5642_emscripten_compute_dom_pk_code673_q <= i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5523_emscripten_compute_dom_pk_code615_q;
            end
            if (dupName_323_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5642_emscripten_compute_dom_pk_code673_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5518_emscripten_compute_dom_pk_code613_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5744_emscripten_compute_dom_pk_code723(SELECTOR,388)@37
    always @(redist220_dupName_354_comparator_x_q_1_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5642_emscripten_compute_dom_pk_code673_q or redist219_dupName_355_comparator_x_q_1_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5646_emscripten_compute_dom_pk_code675_q or dupName_353_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5650_emscripten_compute_dom_pk_code677_q or redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q)
    begin
        i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5744_emscripten_compute_dom_pk_code723_q = redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q;
        if (dupName_353_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5744_emscripten_compute_dom_pk_code723_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5650_emscripten_compute_dom_pk_code677_q;
        end
        if (redist219_dupName_355_comparator_x_q_1_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5744_emscripten_compute_dom_pk_code723_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5646_emscripten_compute_dom_pk_code675_q;
        end
        if (redist220_dupName_354_comparator_x_q_1_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5744_emscripten_compute_dom_pk_code723_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5642_emscripten_compute_dom_pk_code673_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5637_emscripten_compute_dom_pk_code671(SELECTOR,332)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5637_emscripten_compute_dom_pk_code671_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5637_emscripten_compute_dom_pk_code671_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_324_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5637_emscripten_compute_dom_pk_code671_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5514_emscripten_compute_dom_pk_code611_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5738_emscripten_compute_dom_pk_code721(SELECTOR,351)@37
    always @(dupName_353_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5637_emscripten_compute_dom_pk_code671_q or redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5738_emscripten_compute_dom_pk_code721_q = redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q;
        if (dupName_353_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5738_emscripten_compute_dom_pk_code721_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5637_emscripten_compute_dom_pk_code671_q;
        end
    end

    // i_new_case_assign4381_emscripten_compute_dom_pk_code10(MUX,405)@35
    assign i_new_case_assign4381_emscripten_compute_dom_pk_code10_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4381_emscripten_compute_dom_pk_code10_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_11_tpl)
    begin
        unique case (i_new_case_assign4381_emscripten_compute_dom_pk_code10_s)
            1'b0 : i_new_case_assign4381_emscripten_compute_dom_pk_code10_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4381_emscripten_compute_dom_pk_code10_q = in_c1_eni237_11_tpl;
            default : i_new_case_assign4381_emscripten_compute_dom_pk_code10_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4468_emscripten_compute_dom_pk_code62(SELECTOR,51)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4468_emscripten_compute_dom_pk_code62_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4468_emscripten_compute_dom_pk_code62_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_4_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4468_emscripten_compute_dom_pk_code62_q <= i_new_case_assign4381_emscripten_compute_dom_pk_code10_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4620_emscripten_compute_dom_pk_code163(SELECTOR,101)@36
    always @(dupName_53_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4468_emscripten_compute_dom_pk_code62_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4620_emscripten_compute_dom_pk_code163_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_53_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4620_emscripten_compute_dom_pk_code163_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4468_emscripten_compute_dom_pk_code62_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4820_emscripten_compute_dom_pk_code264(SELECTOR,151)@36
    always @(dupName_104_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4620_emscripten_compute_dom_pk_code163_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4820_emscripten_compute_dom_pk_code264_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_104_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4820_emscripten_compute_dom_pk_code264_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4620_emscripten_compute_dom_pk_code163_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5017_emscripten_compute_dom_pk_code363(SELECTOR,199)@36
    always @(dupName_154_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4820_emscripten_compute_dom_pk_code264_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5017_emscripten_compute_dom_pk_code363_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_154_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5017_emscripten_compute_dom_pk_code363_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4820_emscripten_compute_dom_pk_code264_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5204_emscripten_compute_dom_pk_code457(SELECTOR,242)@36
    always @(dupName_203_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5017_emscripten_compute_dom_pk_code363_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5204_emscripten_compute_dom_pk_code457_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_203_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5204_emscripten_compute_dom_pk_code457_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5017_emscripten_compute_dom_pk_code363_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5364_emscripten_compute_dom_pk_code535(SELECTOR,273)@36
    always @(dupName_248_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5204_emscripten_compute_dom_pk_code457_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5364_emscripten_compute_dom_pk_code535_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_248_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5364_emscripten_compute_dom_pk_code535_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5204_emscripten_compute_dom_pk_code457_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5510_emscripten_compute_dom_pk_code609(SELECTOR,307)@36
    always @(dupName_287_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5364_emscripten_compute_dom_pk_code535_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5510_emscripten_compute_dom_pk_code609_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_287_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5510_emscripten_compute_dom_pk_code609_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5364_emscripten_compute_dom_pk_code535_q;
        end
    end

    // i_new_case_assign4383_emscripten_compute_dom_pk_code12(MUX,407)@35
    assign i_new_case_assign4383_emscripten_compute_dom_pk_code12_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4383_emscripten_compute_dom_pk_code12_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_13_tpl)
    begin
        unique case (i_new_case_assign4383_emscripten_compute_dom_pk_code12_s)
            1'b0 : i_new_case_assign4383_emscripten_compute_dom_pk_code12_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4383_emscripten_compute_dom_pk_code12_q = in_c1_eni237_13_tpl;
            default : i_new_case_assign4383_emscripten_compute_dom_pk_code12_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4465_emscripten_compute_dom_pk_code60(SELECTOR,50)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4465_emscripten_compute_dom_pk_code60_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4465_emscripten_compute_dom_pk_code60_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_3_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4465_emscripten_compute_dom_pk_code60_q <= i_new_case_assign4383_emscripten_compute_dom_pk_code12_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4616_emscripten_compute_dom_pk_code161(SELECTOR,100)@36
    always @(dupName_53_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4465_emscripten_compute_dom_pk_code60_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4616_emscripten_compute_dom_pk_code161_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_53_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4616_emscripten_compute_dom_pk_code161_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4465_emscripten_compute_dom_pk_code60_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4816_emscripten_compute_dom_pk_code262(SELECTOR,150)@36
    always @(dupName_103_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4616_emscripten_compute_dom_pk_code161_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4816_emscripten_compute_dom_pk_code262_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_103_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4816_emscripten_compute_dom_pk_code262_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4616_emscripten_compute_dom_pk_code161_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5013_emscripten_compute_dom_pk_code361(SELECTOR,198)@36
    always @(dupName_153_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4816_emscripten_compute_dom_pk_code262_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5013_emscripten_compute_dom_pk_code361_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_153_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5013_emscripten_compute_dom_pk_code361_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4816_emscripten_compute_dom_pk_code262_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5200_emscripten_compute_dom_pk_code455(SELECTOR,241)@36
    always @(dupName_202_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5013_emscripten_compute_dom_pk_code361_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5200_emscripten_compute_dom_pk_code455_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_202_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5200_emscripten_compute_dom_pk_code455_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5013_emscripten_compute_dom_pk_code361_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5360_emscripten_compute_dom_pk_code533(SELECTOR,272)@36
    always @(dupName_248_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5200_emscripten_compute_dom_pk_code455_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5360_emscripten_compute_dom_pk_code533_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_248_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5360_emscripten_compute_dom_pk_code533_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5200_emscripten_compute_dom_pk_code455_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5506_emscripten_compute_dom_pk_code607(SELECTOR,306)@36
    always @(dupName_285_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5360_emscripten_compute_dom_pk_code533_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5506_emscripten_compute_dom_pk_code607_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_285_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5506_emscripten_compute_dom_pk_code607_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5360_emscripten_compute_dom_pk_code533_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5633_emscripten_compute_dom_pk_code669(SELECTOR,377)@36
    always @(dupName_322_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5506_emscripten_compute_dom_pk_code607_q or dupName_323_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5510_emscripten_compute_dom_pk_code609_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5633_emscripten_compute_dom_pk_code669_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_323_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5633_emscripten_compute_dom_pk_code669_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5510_emscripten_compute_dom_pk_code609_q;
        end
        if (dupName_322_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5633_emscripten_compute_dom_pk_code669_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5506_emscripten_compute_dom_pk_code607_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5734_emscripten_compute_dom_pk_code719(SELECTOR,350)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5734_emscripten_compute_dom_pk_code719_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5734_emscripten_compute_dom_pk_code719_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_352_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5734_emscripten_compute_dom_pk_code719_q <= i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5633_emscripten_compute_dom_pk_code669_q;
            end
        end
    end

    // i_new_case_assign4422_emscripten_compute_dom_pk_code48(MUX,443)@35
    assign i_new_case_assign4422_emscripten_compute_dom_pk_code48_s = in_c1_eni237_3_tpl;
    always @(i_new_case_assign4422_emscripten_compute_dom_pk_code48_s or i_select661_emscripten_compute_dom_pk_code8_q or in_c1_eni237_49_tpl)
    begin
        unique case (i_new_case_assign4422_emscripten_compute_dom_pk_code48_s)
            1'b0 : i_new_case_assign4422_emscripten_compute_dom_pk_code48_q = i_select661_emscripten_compute_dom_pk_code8_q;
            1'b1 : i_new_case_assign4422_emscripten_compute_dom_pk_code48_q = in_c1_eni237_49_tpl;
            default : i_new_case_assign4422_emscripten_compute_dom_pk_code48_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4462_emscripten_compute_dom_pk_code58(SELECTOR,49)@35 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4462_emscripten_compute_dom_pk_code58_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4462_emscripten_compute_dom_pk_code58_q <= i_select661_emscripten_compute_dom_pk_code8_q;
            if (dupName_2_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4462_emscripten_compute_dom_pk_code58_q <= i_new_case_assign4422_emscripten_compute_dom_pk_code48_q;
            end
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4612_emscripten_compute_dom_pk_code159(SELECTOR,99)@36
    always @(dupName_52_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4462_emscripten_compute_dom_pk_code58_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4612_emscripten_compute_dom_pk_code159_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_52_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4612_emscripten_compute_dom_pk_code159_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4462_emscripten_compute_dom_pk_code58_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4812_emscripten_compute_dom_pk_code260(SELECTOR,149)@36
    always @(dupName_102_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4612_emscripten_compute_dom_pk_code159_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4812_emscripten_compute_dom_pk_code260_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_102_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4812_emscripten_compute_dom_pk_code260_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4612_emscripten_compute_dom_pk_code159_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5009_emscripten_compute_dom_pk_code359(SELECTOR,197)@36
    always @(dupName_152_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4812_emscripten_compute_dom_pk_code260_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5009_emscripten_compute_dom_pk_code359_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_152_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5009_emscripten_compute_dom_pk_code359_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt4812_emscripten_compute_dom_pk_code260_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5196_emscripten_compute_dom_pk_code453(SELECTOR,240)@36
    always @(dupName_201_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5009_emscripten_compute_dom_pk_code359_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5196_emscripten_compute_dom_pk_code453_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_201_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5196_emscripten_compute_dom_pk_code453_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5009_emscripten_compute_dom_pk_code359_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5356_emscripten_compute_dom_pk_code531(SELECTOR,271)@36
    always @(dupName_247_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5196_emscripten_compute_dom_pk_code453_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5356_emscripten_compute_dom_pk_code531_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_247_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5356_emscripten_compute_dom_pk_code531_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5196_emscripten_compute_dom_pk_code453_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5502_emscripten_compute_dom_pk_code605(SELECTOR,305)@36
    always @(dupName_285_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5356_emscripten_compute_dom_pk_code531_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5502_emscripten_compute_dom_pk_code605_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_285_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5502_emscripten_compute_dom_pk_code605_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5356_emscripten_compute_dom_pk_code531_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5628_emscripten_compute_dom_pk_code667(SELECTOR,331)@36
    always @(dupName_321_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5502_emscripten_compute_dom_pk_code605_q or redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q)
    begin
        i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5628_emscripten_compute_dom_pk_code667_q = redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
        if (dupName_321_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5628_emscripten_compute_dom_pk_code667_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5502_emscripten_compute_dom_pk_code605_q;
        end
    end

    // i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5730_emscripten_compute_dom_pk_code717(SELECTOR,349)@36 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5730_emscripten_compute_dom_pk_code717_q <= 32'b0;
        end
        else
        begin
            i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5730_emscripten_compute_dom_pk_code717_q <= redist221_i_select661_emscripten_compute_dom_pk_code8_q_1_q;
            if (dupName_351_comparator_x_q == 1'b1)
            begin
                i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5730_emscripten_compute_dom_pk_code717_q <= i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5628_emscripten_compute_dom_pk_code667_q;
            end
        end
    end

    // dupName_375_comparator_x(LOGICAL,988)@37
    assign dupName_375_comparator_x_q = $unsigned(i_sel_bits5806_emscripten_compute_dom_pk_code752_vt_join_q == c_i32_0880_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5813_emscripten_compute_dom_pk_code754(SELECTOR,399)@37
    always @(dupName_375_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5730_emscripten_compute_dom_pk_code717_q or dupName_376_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5734_emscripten_compute_dom_pk_code719_q or dupName_377_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5738_emscripten_compute_dom_pk_code721_q or dupName_378_comparator_x_q or i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5744_emscripten_compute_dom_pk_code723_q or dupName_379_comparator_x_q or i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5748_emscripten_compute_dom_pk_code725_q or dupName_380_comparator_x_q or i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5753_emscripten_compute_dom_pk_code727_q or redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q)
    begin
        i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5813_emscripten_compute_dom_pk_code754_q = redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q;
        if (dupName_380_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5813_emscripten_compute_dom_pk_code754_q = i_llvm_fpga_case_i32_i32_v2i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_131s_case_stmt5753_emscripten_compute_dom_pk_code727_q;
        end
        if (dupName_379_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5813_emscripten_compute_dom_pk_code754_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5748_emscripten_compute_dom_pk_code725_q;
        end
        if (dupName_378_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5813_emscripten_compute_dom_pk_code754_q = i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5744_emscripten_compute_dom_pk_code723_q;
        end
        if (dupName_377_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5813_emscripten_compute_dom_pk_code754_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5738_emscripten_compute_dom_pk_code721_q;
        end
        if (dupName_376_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5813_emscripten_compute_dom_pk_code754_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5734_emscripten_compute_dom_pk_code719_q;
        end
        if (dupName_375_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5813_emscripten_compute_dom_pk_code754_q = i_llvm_fpga_case_i32_i32_v1i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_1s_case_stmt5730_emscripten_compute_dom_pk_code717_q;
        end
    end

    // dupName_393_comparator_x(LOGICAL,1006)@35 + 1
    assign dupName_393_comparator_x_qi = $unsigned(in_c1_eni237_61_tpl == c_i32_0880_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_393_comparator_x_delay ( .xin(dupName_393_comparator_x_qi), .xout(dupName_393_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist217_dupName_393_comparator_x_q_2(DELAY,1373)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist217_dupName_393_comparator_x_q_2_q <= '0;
        end
        else
        begin
            redist217_dupName_393_comparator_x_q_2_q <= $unsigned(dupName_393_comparator_x_q);
        end
    end

    // i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5840_emscripten_compute_dom_pk_code762(SELECTOR,395)@37
    always @(redist217_dupName_393_comparator_x_q_2_q or i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5813_emscripten_compute_dom_pk_code754_q or redist216_dupName_394_comparator_x_q_2_q or i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5821_emscripten_compute_dom_pk_code756_q or redist215_dupName_395_comparator_x_q_2_q or i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5827_emscripten_compute_dom_pk_code758_q or redist214_dupName_396_comparator_x_q_2_q or i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5834_emscripten_compute_dom_pk_code760_q or redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q)
    begin
        i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5840_emscripten_compute_dom_pk_code762_q = redist222_i_select661_emscripten_compute_dom_pk_code8_q_2_q;
        if (redist214_dupName_396_comparator_x_q_2_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5840_emscripten_compute_dom_pk_code762_q = i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5834_emscripten_compute_dom_pk_code760_q;
        end
        if (redist215_dupName_395_comparator_x_q_2_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5840_emscripten_compute_dom_pk_code762_q = i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5827_emscripten_compute_dom_pk_code758_q;
        end
        if (redist216_dupName_394_comparator_x_q_2_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5840_emscripten_compute_dom_pk_code762_q = i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5821_emscripten_compute_dom_pk_code756_q;
        end
        if (redist217_dupName_393_comparator_x_q_2_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5840_emscripten_compute_dom_pk_code762_q = i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5813_emscripten_compute_dom_pk_code754_q;
        end
    end

    // redist8_sync_together933_aunroll_x_in_c1_eni237_62_tpl_2(DELAY,1164)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_sync_together933_aunroll_x_in_c1_eni237_62_tpl_2_delay_0 <= '0;
            redist8_sync_together933_aunroll_x_in_c1_eni237_62_tpl_2_q <= '0;
        end
        else
        begin
            redist8_sync_together933_aunroll_x_in_c1_eni237_62_tpl_2_delay_0 <= $unsigned(in_c1_eni237_62_tpl);
            redist8_sync_together933_aunroll_x_in_c1_eni237_62_tpl_2_q <= redist8_sync_together933_aunroll_x_in_c1_eni237_62_tpl_2_delay_0;
        end
    end

    // i_select1241_emscripten_compute_dom_pk_code763(MUX,536)@37 + 1
    assign i_select1241_emscripten_compute_dom_pk_code763_s = redist8_sync_together933_aunroll_x_in_c1_eni237_62_tpl_2_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_select1241_emscripten_compute_dom_pk_code763_q <= 32'b0;
        end
        else
        begin
            unique case (i_select1241_emscripten_compute_dom_pk_code763_s)
                1'b0 : i_select1241_emscripten_compute_dom_pk_code763_q <= i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5840_emscripten_compute_dom_pk_code762_q;
                1'b1 : i_select1241_emscripten_compute_dom_pk_code763_q <= redist9_sync_together933_aunroll_x_in_c1_eni237_63_tpl_2_q;
                default : i_select1241_emscripten_compute_dom_pk_code763_q <= 32'b0;
            endcase
        end
    end

    // redist10_sync_together933_aunroll_x_in_c1_eni237_64_tpl_3(DELAY,1166)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_sync_together933_aunroll_x_in_c1_eni237_64_tpl_3_delay_0 <= '0;
            redist10_sync_together933_aunroll_x_in_c1_eni237_64_tpl_3_delay_1 <= '0;
            redist10_sync_together933_aunroll_x_in_c1_eni237_64_tpl_3_q <= '0;
        end
        else
        begin
            redist10_sync_together933_aunroll_x_in_c1_eni237_64_tpl_3_delay_0 <= $unsigned(in_c1_eni237_64_tpl);
            redist10_sync_together933_aunroll_x_in_c1_eni237_64_tpl_3_delay_1 <= redist10_sync_together933_aunroll_x_in_c1_eni237_64_tpl_3_delay_0;
            redist10_sync_together933_aunroll_x_in_c1_eni237_64_tpl_3_q <= redist10_sync_together933_aunroll_x_in_c1_eni237_64_tpl_3_delay_1;
        end
    end

    // i_select1253_emscripten_compute_dom_pk_code764(MUX,537)@38
    assign i_select1253_emscripten_compute_dom_pk_code764_s = redist10_sync_together933_aunroll_x_in_c1_eni237_64_tpl_3_q;
    always @(i_select1253_emscripten_compute_dom_pk_code764_s or i_select1241_emscripten_compute_dom_pk_code763_q or redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_q)
    begin
        unique case (i_select1253_emscripten_compute_dom_pk_code764_s)
            1'b0 : i_select1253_emscripten_compute_dom_pk_code764_q = i_select1241_emscripten_compute_dom_pk_code763_q;
            1'b1 : i_select1253_emscripten_compute_dom_pk_code764_q = redist11_sync_together933_aunroll_x_in_c1_eni237_65_tpl_3_mem_q;
            default : i_select1253_emscripten_compute_dom_pk_code764_q = 32'b0;
        endcase
    end

    // redist12_sync_together933_aunroll_x_in_c1_eni237_66_tpl_3(DELAY,1168)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_sync_together933_aunroll_x_in_c1_eni237_66_tpl_3_delay_0 <= '0;
            redist12_sync_together933_aunroll_x_in_c1_eni237_66_tpl_3_delay_1 <= '0;
            redist12_sync_together933_aunroll_x_in_c1_eni237_66_tpl_3_q <= '0;
        end
        else
        begin
            redist12_sync_together933_aunroll_x_in_c1_eni237_66_tpl_3_delay_0 <= $unsigned(in_c1_eni237_66_tpl);
            redist12_sync_together933_aunroll_x_in_c1_eni237_66_tpl_3_delay_1 <= redist12_sync_together933_aunroll_x_in_c1_eni237_66_tpl_3_delay_0;
            redist12_sync_together933_aunroll_x_in_c1_eni237_66_tpl_3_q <= redist12_sync_together933_aunroll_x_in_c1_eni237_66_tpl_3_delay_1;
        end
    end

    // i_select1264_emscripten_compute_dom_pk_code765(MUX,538)@38
    assign i_select1264_emscripten_compute_dom_pk_code765_s = redist12_sync_together933_aunroll_x_in_c1_eni237_66_tpl_3_q;
    always @(i_select1264_emscripten_compute_dom_pk_code765_s or i_select1253_emscripten_compute_dom_pk_code764_q or redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_q)
    begin
        unique case (i_select1264_emscripten_compute_dom_pk_code765_s)
            1'b0 : i_select1264_emscripten_compute_dom_pk_code765_q = i_select1253_emscripten_compute_dom_pk_code764_q;
            1'b1 : i_select1264_emscripten_compute_dom_pk_code765_q = redist13_sync_together933_aunroll_x_in_c1_eni237_67_tpl_3_mem_q;
            default : i_select1264_emscripten_compute_dom_pk_code765_q = 32'b0;
        endcase
    end

    // redist14_sync_together933_aunroll_x_in_c1_eni237_68_tpl_3(DELAY,1170)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together933_aunroll_x_in_c1_eni237_68_tpl_3_delay_0 <= '0;
            redist14_sync_together933_aunroll_x_in_c1_eni237_68_tpl_3_delay_1 <= '0;
            redist14_sync_together933_aunroll_x_in_c1_eni237_68_tpl_3_q <= '0;
        end
        else
        begin
            redist14_sync_together933_aunroll_x_in_c1_eni237_68_tpl_3_delay_0 <= $unsigned(in_c1_eni237_68_tpl);
            redist14_sync_together933_aunroll_x_in_c1_eni237_68_tpl_3_delay_1 <= redist14_sync_together933_aunroll_x_in_c1_eni237_68_tpl_3_delay_0;
            redist14_sync_together933_aunroll_x_in_c1_eni237_68_tpl_3_q <= redist14_sync_together933_aunroll_x_in_c1_eni237_68_tpl_3_delay_1;
        end
    end

    // i_select1275_emscripten_compute_dom_pk_code766(MUX,539)@38
    assign i_select1275_emscripten_compute_dom_pk_code766_s = redist14_sync_together933_aunroll_x_in_c1_eni237_68_tpl_3_q;
    always @(i_select1275_emscripten_compute_dom_pk_code766_s or i_select1264_emscripten_compute_dom_pk_code765_q or redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_q)
    begin
        unique case (i_select1275_emscripten_compute_dom_pk_code766_s)
            1'b0 : i_select1275_emscripten_compute_dom_pk_code766_q = i_select1264_emscripten_compute_dom_pk_code765_q;
            1'b1 : i_select1275_emscripten_compute_dom_pk_code766_q = redist15_sync_together933_aunroll_x_in_c1_eni237_69_tpl_3_mem_q;
            default : i_select1275_emscripten_compute_dom_pk_code766_q = 32'b0;
        endcase
    end

    // redist16_sync_together933_aunroll_x_in_c1_eni237_70_tpl_3(DELAY,1172)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_sync_together933_aunroll_x_in_c1_eni237_70_tpl_3_delay_0 <= '0;
            redist16_sync_together933_aunroll_x_in_c1_eni237_70_tpl_3_delay_1 <= '0;
            redist16_sync_together933_aunroll_x_in_c1_eni237_70_tpl_3_q <= '0;
        end
        else
        begin
            redist16_sync_together933_aunroll_x_in_c1_eni237_70_tpl_3_delay_0 <= $unsigned(in_c1_eni237_70_tpl);
            redist16_sync_together933_aunroll_x_in_c1_eni237_70_tpl_3_delay_1 <= redist16_sync_together933_aunroll_x_in_c1_eni237_70_tpl_3_delay_0;
            redist16_sync_together933_aunroll_x_in_c1_eni237_70_tpl_3_q <= redist16_sync_together933_aunroll_x_in_c1_eni237_70_tpl_3_delay_1;
        end
    end

    // i_select1285_emscripten_compute_dom_pk_code767(MUX,540)@38
    assign i_select1285_emscripten_compute_dom_pk_code767_s = redist16_sync_together933_aunroll_x_in_c1_eni237_70_tpl_3_q;
    always @(i_select1285_emscripten_compute_dom_pk_code767_s or i_select1275_emscripten_compute_dom_pk_code766_q or redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_q)
    begin
        unique case (i_select1285_emscripten_compute_dom_pk_code767_s)
            1'b0 : i_select1285_emscripten_compute_dom_pk_code767_q = i_select1275_emscripten_compute_dom_pk_code766_q;
            1'b1 : i_select1285_emscripten_compute_dom_pk_code767_q = redist17_sync_together933_aunroll_x_in_c1_eni237_71_tpl_3_mem_q;
            default : i_select1285_emscripten_compute_dom_pk_code767_q = 32'b0;
        endcase
    end

    // redist18_sync_together933_aunroll_x_in_c1_eni237_72_tpl_3(DELAY,1174)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_sync_together933_aunroll_x_in_c1_eni237_72_tpl_3_delay_0 <= '0;
            redist18_sync_together933_aunroll_x_in_c1_eni237_72_tpl_3_delay_1 <= '0;
            redist18_sync_together933_aunroll_x_in_c1_eni237_72_tpl_3_q <= '0;
        end
        else
        begin
            redist18_sync_together933_aunroll_x_in_c1_eni237_72_tpl_3_delay_0 <= $unsigned(in_c1_eni237_72_tpl);
            redist18_sync_together933_aunroll_x_in_c1_eni237_72_tpl_3_delay_1 <= redist18_sync_together933_aunroll_x_in_c1_eni237_72_tpl_3_delay_0;
            redist18_sync_together933_aunroll_x_in_c1_eni237_72_tpl_3_q <= redist18_sync_together933_aunroll_x_in_c1_eni237_72_tpl_3_delay_1;
        end
    end

    // i_select1295_emscripten_compute_dom_pk_code768(MUX,541)@38
    assign i_select1295_emscripten_compute_dom_pk_code768_s = redist18_sync_together933_aunroll_x_in_c1_eni237_72_tpl_3_q;
    always @(i_select1295_emscripten_compute_dom_pk_code768_s or i_select1285_emscripten_compute_dom_pk_code767_q or redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_q)
    begin
        unique case (i_select1295_emscripten_compute_dom_pk_code768_s)
            1'b0 : i_select1295_emscripten_compute_dom_pk_code768_q = i_select1285_emscripten_compute_dom_pk_code767_q;
            1'b1 : i_select1295_emscripten_compute_dom_pk_code768_q = redist19_sync_together933_aunroll_x_in_c1_eni237_73_tpl_3_mem_q;
            default : i_select1295_emscripten_compute_dom_pk_code768_q = 32'b0;
        endcase
    end

    // redist20_sync_together933_aunroll_x_in_c1_eni237_74_tpl_3(DELAY,1176)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist20_sync_together933_aunroll_x_in_c1_eni237_74_tpl_3_delay_0 <= '0;
            redist20_sync_together933_aunroll_x_in_c1_eni237_74_tpl_3_delay_1 <= '0;
            redist20_sync_together933_aunroll_x_in_c1_eni237_74_tpl_3_q <= '0;
        end
        else
        begin
            redist20_sync_together933_aunroll_x_in_c1_eni237_74_tpl_3_delay_0 <= $unsigned(in_c1_eni237_74_tpl);
            redist20_sync_together933_aunroll_x_in_c1_eni237_74_tpl_3_delay_1 <= redist20_sync_together933_aunroll_x_in_c1_eni237_74_tpl_3_delay_0;
            redist20_sync_together933_aunroll_x_in_c1_eni237_74_tpl_3_q <= redist20_sync_together933_aunroll_x_in_c1_eni237_74_tpl_3_delay_1;
        end
    end

    // i_select1305_emscripten_compute_dom_pk_code769(MUX,542)@38
    assign i_select1305_emscripten_compute_dom_pk_code769_s = redist20_sync_together933_aunroll_x_in_c1_eni237_74_tpl_3_q;
    always @(i_select1305_emscripten_compute_dom_pk_code769_s or i_select1295_emscripten_compute_dom_pk_code768_q or redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_q)
    begin
        unique case (i_select1305_emscripten_compute_dom_pk_code769_s)
            1'b0 : i_select1305_emscripten_compute_dom_pk_code769_q = i_select1295_emscripten_compute_dom_pk_code768_q;
            1'b1 : i_select1305_emscripten_compute_dom_pk_code769_q = redist21_sync_together933_aunroll_x_in_c1_eni237_75_tpl_3_mem_q;
            default : i_select1305_emscripten_compute_dom_pk_code769_q = 32'b0;
        endcase
    end

    // redist22_sync_together933_aunroll_x_in_c1_eni237_76_tpl_3(DELAY,1178)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_sync_together933_aunroll_x_in_c1_eni237_76_tpl_3_delay_0 <= '0;
            redist22_sync_together933_aunroll_x_in_c1_eni237_76_tpl_3_delay_1 <= '0;
            redist22_sync_together933_aunroll_x_in_c1_eni237_76_tpl_3_q <= '0;
        end
        else
        begin
            redist22_sync_together933_aunroll_x_in_c1_eni237_76_tpl_3_delay_0 <= $unsigned(in_c1_eni237_76_tpl);
            redist22_sync_together933_aunroll_x_in_c1_eni237_76_tpl_3_delay_1 <= redist22_sync_together933_aunroll_x_in_c1_eni237_76_tpl_3_delay_0;
            redist22_sync_together933_aunroll_x_in_c1_eni237_76_tpl_3_q <= redist22_sync_together933_aunroll_x_in_c1_eni237_76_tpl_3_delay_1;
        end
    end

    // i_select1317_emscripten_compute_dom_pk_code770(MUX,543)@38 + 1
    assign i_select1317_emscripten_compute_dom_pk_code770_s = redist22_sync_together933_aunroll_x_in_c1_eni237_76_tpl_3_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_select1317_emscripten_compute_dom_pk_code770_q <= 32'b0;
        end
        else
        begin
            unique case (i_select1317_emscripten_compute_dom_pk_code770_s)
                1'b0 : i_select1317_emscripten_compute_dom_pk_code770_q <= i_select1305_emscripten_compute_dom_pk_code769_q;
                1'b1 : i_select1317_emscripten_compute_dom_pk_code770_q <= redist23_sync_together933_aunroll_x_in_c1_eni237_77_tpl_3_mem_q;
                default : i_select1317_emscripten_compute_dom_pk_code770_q <= 32'b0;
            endcase
        end
    end

    // redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4(DELAY,1180)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_delay_0 <= '0;
            redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_delay_1 <= '0;
            redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_delay_2 <= '0;
            redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_q <= '0;
        end
        else
        begin
            redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_delay_0 <= $unsigned(in_c1_eni237_78_tpl);
            redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_delay_1 <= redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_delay_0;
            redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_delay_2 <= redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_delay_1;
            redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_q <= redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_delay_2;
        end
    end

    // i_select1328_emscripten_compute_dom_pk_code771(MUX,544)@39
    assign i_select1328_emscripten_compute_dom_pk_code771_s = redist24_sync_together933_aunroll_x_in_c1_eni237_78_tpl_4_q;
    always @(i_select1328_emscripten_compute_dom_pk_code771_s or i_select1317_emscripten_compute_dom_pk_code770_q or redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_outputreg0_q)
    begin
        unique case (i_select1328_emscripten_compute_dom_pk_code771_s)
            1'b0 : i_select1328_emscripten_compute_dom_pk_code771_q = i_select1317_emscripten_compute_dom_pk_code770_q;
            1'b1 : i_select1328_emscripten_compute_dom_pk_code771_q = redist25_sync_together933_aunroll_x_in_c1_eni237_79_tpl_4_outputreg0_q;
            default : i_select1328_emscripten_compute_dom_pk_code771_q = 32'b0;
        endcase
    end

    // redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4(DELAY,1182)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_delay_0 <= '0;
            redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_delay_1 <= '0;
            redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_delay_2 <= '0;
            redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_q <= '0;
        end
        else
        begin
            redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_delay_0 <= $unsigned(in_c1_eni237_80_tpl);
            redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_delay_1 <= redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_delay_0;
            redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_delay_2 <= redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_delay_1;
            redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_q <= redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_delay_2;
        end
    end

    // i_select1338_emscripten_compute_dom_pk_code772(MUX,545)@39
    assign i_select1338_emscripten_compute_dom_pk_code772_s = redist26_sync_together933_aunroll_x_in_c1_eni237_80_tpl_4_q;
    always @(i_select1338_emscripten_compute_dom_pk_code772_s or i_select1328_emscripten_compute_dom_pk_code771_q or redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_outputreg0_q)
    begin
        unique case (i_select1338_emscripten_compute_dom_pk_code772_s)
            1'b0 : i_select1338_emscripten_compute_dom_pk_code772_q = i_select1328_emscripten_compute_dom_pk_code771_q;
            1'b1 : i_select1338_emscripten_compute_dom_pk_code772_q = redist27_sync_together933_aunroll_x_in_c1_eni237_81_tpl_4_outputreg0_q;
            default : i_select1338_emscripten_compute_dom_pk_code772_q = 32'b0;
        endcase
    end

    // redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4(DELAY,1184)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_delay_0 <= '0;
            redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_delay_1 <= '0;
            redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_delay_2 <= '0;
            redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_q <= '0;
        end
        else
        begin
            redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_delay_0 <= $unsigned(in_c1_eni237_82_tpl);
            redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_delay_1 <= redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_delay_0;
            redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_delay_2 <= redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_delay_1;
            redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_q <= redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_delay_2;
        end
    end

    // i_select1348_emscripten_compute_dom_pk_code773(MUX,546)@39
    assign i_select1348_emscripten_compute_dom_pk_code773_s = redist28_sync_together933_aunroll_x_in_c1_eni237_82_tpl_4_q;
    always @(i_select1348_emscripten_compute_dom_pk_code773_s or i_select1338_emscripten_compute_dom_pk_code772_q or redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_outputreg0_q)
    begin
        unique case (i_select1348_emscripten_compute_dom_pk_code773_s)
            1'b0 : i_select1348_emscripten_compute_dom_pk_code773_q = i_select1338_emscripten_compute_dom_pk_code772_q;
            1'b1 : i_select1348_emscripten_compute_dom_pk_code773_q = redist29_sync_together933_aunroll_x_in_c1_eni237_83_tpl_4_outputreg0_q;
            default : i_select1348_emscripten_compute_dom_pk_code773_q = 32'b0;
        endcase
    end

    // redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4(DELAY,1186)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_delay_0 <= '0;
            redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_delay_1 <= '0;
            redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_delay_2 <= '0;
            redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_q <= '0;
        end
        else
        begin
            redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_delay_0 <= $unsigned(in_c1_eni237_84_tpl);
            redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_delay_1 <= redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_delay_0;
            redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_delay_2 <= redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_delay_1;
            redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_q <= redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_delay_2;
        end
    end

    // i_select1358_emscripten_compute_dom_pk_code774(MUX,547)@39
    assign i_select1358_emscripten_compute_dom_pk_code774_s = redist30_sync_together933_aunroll_x_in_c1_eni237_84_tpl_4_q;
    always @(i_select1358_emscripten_compute_dom_pk_code774_s or i_select1348_emscripten_compute_dom_pk_code773_q or redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_outputreg0_q)
    begin
        unique case (i_select1358_emscripten_compute_dom_pk_code774_s)
            1'b0 : i_select1358_emscripten_compute_dom_pk_code774_q = i_select1348_emscripten_compute_dom_pk_code773_q;
            1'b1 : i_select1358_emscripten_compute_dom_pk_code774_q = redist31_sync_together933_aunroll_x_in_c1_eni237_85_tpl_4_outputreg0_q;
            default : i_select1358_emscripten_compute_dom_pk_code774_q = 32'b0;
        endcase
    end

    // redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4(DELAY,1188)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_delay_0 <= '0;
            redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_delay_1 <= '0;
            redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_delay_2 <= '0;
            redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_q <= '0;
        end
        else
        begin
            redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_delay_0 <= $unsigned(in_c1_eni237_86_tpl);
            redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_delay_1 <= redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_delay_0;
            redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_delay_2 <= redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_delay_1;
            redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_q <= redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_delay_2;
        end
    end

    // i_select1369_emscripten_compute_dom_pk_code775(MUX,548)@39
    assign i_select1369_emscripten_compute_dom_pk_code775_s = redist32_sync_together933_aunroll_x_in_c1_eni237_86_tpl_4_q;
    always @(i_select1369_emscripten_compute_dom_pk_code775_s or i_select1358_emscripten_compute_dom_pk_code774_q or redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_q)
    begin
        unique case (i_select1369_emscripten_compute_dom_pk_code775_s)
            1'b0 : i_select1369_emscripten_compute_dom_pk_code775_q = i_select1358_emscripten_compute_dom_pk_code774_q;
            1'b1 : i_select1369_emscripten_compute_dom_pk_code775_q = redist33_sync_together933_aunroll_x_in_c1_eni237_87_tpl_4_mem_q;
            default : i_select1369_emscripten_compute_dom_pk_code775_q = 32'b0;
        endcase
    end

    // redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4(DELAY,1190)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_delay_0 <= '0;
            redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_delay_1 <= '0;
            redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_delay_2 <= '0;
            redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_q <= '0;
        end
        else
        begin
            redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_delay_0 <= $unsigned(in_c1_eni237_88_tpl);
            redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_delay_1 <= redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_delay_0;
            redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_delay_2 <= redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_delay_1;
            redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_q <= redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_delay_2;
        end
    end

    // i_select1380_emscripten_compute_dom_pk_code776(MUX,549)@39
    assign i_select1380_emscripten_compute_dom_pk_code776_s = redist34_sync_together933_aunroll_x_in_c1_eni237_88_tpl_4_q;
    always @(i_select1380_emscripten_compute_dom_pk_code776_s or i_select1369_emscripten_compute_dom_pk_code775_q or redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_q)
    begin
        unique case (i_select1380_emscripten_compute_dom_pk_code776_s)
            1'b0 : i_select1380_emscripten_compute_dom_pk_code776_q = i_select1369_emscripten_compute_dom_pk_code775_q;
            1'b1 : i_select1380_emscripten_compute_dom_pk_code776_q = redist35_sync_together933_aunroll_x_in_c1_eni237_89_tpl_4_mem_q;
            default : i_select1380_emscripten_compute_dom_pk_code776_q = 32'b0;
        endcase
    end

    // redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4(DELAY,1192)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_delay_0 <= '0;
            redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_delay_1 <= '0;
            redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_delay_2 <= '0;
            redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_q <= '0;
        end
        else
        begin
            redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_delay_0 <= $unsigned(in_c1_eni237_90_tpl);
            redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_delay_1 <= redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_delay_0;
            redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_delay_2 <= redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_delay_1;
            redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_q <= redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_delay_2;
        end
    end

    // i_select1391_emscripten_compute_dom_pk_code777(MUX,550)@39 + 1
    assign i_select1391_emscripten_compute_dom_pk_code777_s = redist36_sync_together933_aunroll_x_in_c1_eni237_90_tpl_4_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_select1391_emscripten_compute_dom_pk_code777_q <= 32'b0;
        end
        else
        begin
            unique case (i_select1391_emscripten_compute_dom_pk_code777_s)
                1'b0 : i_select1391_emscripten_compute_dom_pk_code777_q <= i_select1380_emscripten_compute_dom_pk_code776_q;
                1'b1 : i_select1391_emscripten_compute_dom_pk_code777_q <= redist37_sync_together933_aunroll_x_in_c1_eni237_91_tpl_4_mem_q;
                default : i_select1391_emscripten_compute_dom_pk_code777_q <= 32'b0;
            endcase
        end
    end

    // redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5(DELAY,1194)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_0 <= '0;
            redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_1 <= '0;
            redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_2 <= '0;
            redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_3 <= '0;
            redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_q <= '0;
        end
        else
        begin
            redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_0 <= $unsigned(in_c1_eni237_92_tpl);
            redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_1 <= redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_0;
            redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_2 <= redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_1;
            redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_3 <= redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_2;
            redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_q <= redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_delay_3;
        end
    end

    // i_select1401_emscripten_compute_dom_pk_code778(MUX,551)@40
    assign i_select1401_emscripten_compute_dom_pk_code778_s = redist38_sync_together933_aunroll_x_in_c1_eni237_92_tpl_5_q;
    always @(i_select1401_emscripten_compute_dom_pk_code778_s or i_select1391_emscripten_compute_dom_pk_code777_q or redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_outputreg0_q)
    begin
        unique case (i_select1401_emscripten_compute_dom_pk_code778_s)
            1'b0 : i_select1401_emscripten_compute_dom_pk_code778_q = i_select1391_emscripten_compute_dom_pk_code777_q;
            1'b1 : i_select1401_emscripten_compute_dom_pk_code778_q = redist39_sync_together933_aunroll_x_in_c1_eni237_93_tpl_5_outputreg0_q;
            default : i_select1401_emscripten_compute_dom_pk_code778_q = 32'b0;
        endcase
    end

    // redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5(DELAY,1196)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_0 <= '0;
            redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_1 <= '0;
            redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_2 <= '0;
            redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_3 <= '0;
            redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_q <= '0;
        end
        else
        begin
            redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_0 <= $unsigned(in_c1_eni237_94_tpl);
            redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_1 <= redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_0;
            redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_2 <= redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_1;
            redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_3 <= redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_2;
            redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_q <= redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_delay_3;
        end
    end

    // i_select1411_emscripten_compute_dom_pk_code779(MUX,552)@40
    assign i_select1411_emscripten_compute_dom_pk_code779_s = redist40_sync_together933_aunroll_x_in_c1_eni237_94_tpl_5_q;
    always @(i_select1411_emscripten_compute_dom_pk_code779_s or i_select1401_emscripten_compute_dom_pk_code778_q or redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_outputreg0_q)
    begin
        unique case (i_select1411_emscripten_compute_dom_pk_code779_s)
            1'b0 : i_select1411_emscripten_compute_dom_pk_code779_q = i_select1401_emscripten_compute_dom_pk_code778_q;
            1'b1 : i_select1411_emscripten_compute_dom_pk_code779_q = redist41_sync_together933_aunroll_x_in_c1_eni237_95_tpl_5_outputreg0_q;
            default : i_select1411_emscripten_compute_dom_pk_code779_q = 32'b0;
        endcase
    end

    // redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_notEnable(LOGICAL,1542)
    assign redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_nor(LOGICAL,1543)
    assign redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_nor_q = ~ (redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_notEnable_q | redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_sticky_ena_q);

    // redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_last(CONSTANT,1539)
    assign redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_last_q = $unsigned(2'b01);

    // redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_cmp(LOGICAL,1540)
    assign redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_cmp_q = $unsigned(redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_last_q == redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_q ? 1'b1 : 1'b0);

    // redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_cmpReg(REG,1541)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_cmpReg_q <= $unsigned(redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_cmp_q);
        end
    end

    // redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_sticky_ena(REG,1544)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_nor_q == 1'b1)
        begin
            redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_sticky_ena_q <= $unsigned(redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_cmpReg_q);
        end
    end

    // redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_enaAnd(LOGICAL,1545)
    assign redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_enaAnd_q = redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_sticky_ena_q & VCC_q;

    // redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt(COUNTER,1537)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_i <= 2'd0;
            redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_i == 2'd1)
            begin
                redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_eq <= 1'b0;
            end
            if (redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_eq == 1'b1)
            begin
                redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_i <= $unsigned(redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_i <= $unsigned(redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_q = redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_i[1:0];

    // redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_wraddr(REG,1538)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_wraddr_q <= $unsigned(redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_q);
        end
    end

    // redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem(DUALMEM,1536)
    assign redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_ia = $unsigned(in_c1_eni237_96_tpl);
    assign redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_aa = redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_wraddr_q;
    assign redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_ab = redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_rdcnt_q;
    assign redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_dmem (
        .clocken1(redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_aa),
        .data_a(redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_ab),
        .q_b(redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_q = redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_iq[31:0];

    // redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_outputreg0(DELAY,1535)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_outputreg0_q <= '0;
        end
        else
        begin
            redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_outputreg0_q <= $unsigned(redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_mem_q);
        end
    end

    // redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5(DELAY,1157)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_0 <= '0;
            redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_1 <= '0;
            redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_2 <= '0;
            redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_3 <= '0;
            redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_q <= '0;
        end
        else
        begin
            redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_0 <= $unsigned(in_c1_eni237_3_tpl);
            redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_1 <= redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_0;
            redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_2 <= redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_1;
            redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_3 <= redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_2;
            redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_q <= redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_delay_3;
        end
    end

    // i_new_case_assign4430_emscripten_compute_dom_pk_code780(MUX,451)@40
    assign i_new_case_assign4430_emscripten_compute_dom_pk_code780_s = redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_q;
    always @(i_new_case_assign4430_emscripten_compute_dom_pk_code780_s or i_select1411_emscripten_compute_dom_pk_code779_q or redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_outputreg0_q)
    begin
        unique case (i_new_case_assign4430_emscripten_compute_dom_pk_code780_s)
            1'b0 : i_new_case_assign4430_emscripten_compute_dom_pk_code780_q = i_select1411_emscripten_compute_dom_pk_code779_q;
            1'b1 : i_new_case_assign4430_emscripten_compute_dom_pk_code780_q = redist42_sync_together933_aunroll_x_in_c1_eni237_96_tpl_5_outputreg0_q;
            default : i_new_case_assign4430_emscripten_compute_dom_pk_code780_q = 32'b0;
        endcase
    end

    // c_i32_381625400904(CONSTANT,26)
    assign c_i32_381625400904_q = $unsigned(32'b00010110101111110010010000111000);

    // dupName_399_comparator_x(LOGICAL,1012)@36 + 1
    assign dupName_399_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_381625400904_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_399_comparator_x_delay ( .xin(dupName_399_comparator_x_qi), .xout(dupName_399_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist211_dupName_399_comparator_x_q_4(DELAY,1367)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist211_dupName_399_comparator_x_q_4_delay_0 <= '0;
            redist211_dupName_399_comparator_x_q_4_delay_1 <= '0;
            redist211_dupName_399_comparator_x_q_4_q <= '0;
        end
        else
        begin
            redist211_dupName_399_comparator_x_q_4_delay_0 <= $unsigned(dupName_399_comparator_x_q);
            redist211_dupName_399_comparator_x_q_4_delay_1 <= redist211_dupName_399_comparator_x_q_4_delay_0;
            redist211_dupName_399_comparator_x_q_4_q <= redist211_dupName_399_comparator_x_q_4_delay_1;
        end
    end

    // redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_notEnable(LOGICAL,1553)
    assign redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_nor(LOGICAL,1554)
    assign redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_nor_q = ~ (redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_notEnable_q | redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_sticky_ena_q);

    // redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_last(CONSTANT,1550)
    assign redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_last_q = $unsigned(2'b01);

    // redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_cmp(LOGICAL,1551)
    assign redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_cmp_q = $unsigned(redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_last_q == redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_q ? 1'b1 : 1'b0);

    // redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_cmpReg(REG,1552)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_cmpReg_q <= $unsigned(redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_cmp_q);
        end
    end

    // redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_sticky_ena(REG,1555)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_nor_q == 1'b1)
        begin
            redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_sticky_ena_q <= $unsigned(redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_cmpReg_q);
        end
    end

    // redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_enaAnd(LOGICAL,1556)
    assign redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_enaAnd_q = redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_sticky_ena_q & VCC_q;

    // redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt(COUNTER,1548)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_i <= 2'd0;
            redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_i == 2'd1)
            begin
                redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_eq <= 1'b0;
            end
            if (redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_eq == 1'b1)
            begin
                redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_i <= $unsigned(redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_i <= $unsigned(redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_q = redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_i[1:0];

    // redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_wraddr(REG,1549)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_wraddr_q <= $unsigned(redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_q);
        end
    end

    // redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem(DUALMEM,1547)
    assign redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_ia = $unsigned(in_c1_eni237_97_tpl);
    assign redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_aa = redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_wraddr_q;
    assign redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_ab = redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_rdcnt_q;
    assign redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_dmem (
        .clocken1(redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_aa),
        .data_a(redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_ab),
        .q_b(redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_q = redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_iq[31:0];

    // redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_outputreg0(DELAY,1546)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_outputreg0_q <= '0;
        end
        else
        begin
            redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_outputreg0_q <= $unsigned(redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_mem_q);
        end
    end

    // i_new_case_assign4431_emscripten_compute_dom_pk_code781(MUX,452)@40
    assign i_new_case_assign4431_emscripten_compute_dom_pk_code781_s = redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_q;
    always @(i_new_case_assign4431_emscripten_compute_dom_pk_code781_s or i_select1411_emscripten_compute_dom_pk_code779_q or redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_outputreg0_q)
    begin
        unique case (i_new_case_assign4431_emscripten_compute_dom_pk_code781_s)
            1'b0 : i_new_case_assign4431_emscripten_compute_dom_pk_code781_q = i_select1411_emscripten_compute_dom_pk_code779_q;
            1'b1 : i_new_case_assign4431_emscripten_compute_dom_pk_code781_q = redist43_sync_together933_aunroll_x_in_c1_eni237_97_tpl_5_outputreg0_q;
            default : i_new_case_assign4431_emscripten_compute_dom_pk_code781_q = 32'b0;
        endcase
    end

    // c_i32_870442610903(CONSTANT,38)
    assign c_i32_870442610903_q = $unsigned(32'b11001100000111100001100110001110);

    // dupName_398_comparator_x(LOGICAL,1011)@36 + 1
    assign dupName_398_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_870442610903_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_398_comparator_x_delay ( .xin(dupName_398_comparator_x_qi), .xout(dupName_398_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist212_dupName_398_comparator_x_q_4(DELAY,1368)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist212_dupName_398_comparator_x_q_4_delay_0 <= '0;
            redist212_dupName_398_comparator_x_q_4_delay_1 <= '0;
            redist212_dupName_398_comparator_x_q_4_q <= '0;
        end
        else
        begin
            redist212_dupName_398_comparator_x_q_4_delay_0 <= $unsigned(dupName_398_comparator_x_q);
            redist212_dupName_398_comparator_x_q_4_delay_1 <= redist212_dupName_398_comparator_x_q_4_delay_0;
            redist212_dupName_398_comparator_x_q_4_q <= redist212_dupName_398_comparator_x_q_4_delay_1;
        end
    end

    // redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_notEnable(LOGICAL,1563)
    assign redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_nor(LOGICAL,1564)
    assign redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_nor_q = ~ (redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_notEnable_q | redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_sticky_ena_q);

    // redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_last(CONSTANT,1560)
    assign redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_cmp(LOGICAL,1561)
    assign redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_cmp_b = {1'b0, redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_rdcnt_q};
    assign redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_cmp_q = $unsigned(redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_last_q == redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_cmpReg(REG,1562)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_cmpReg_q <= $unsigned(redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_cmp_q);
        end
    end

    // redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_sticky_ena(REG,1565)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_nor_q == 1'b1)
        begin
            redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_sticky_ena_q <= $unsigned(redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_cmpReg_q);
        end
    end

    // redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_enaAnd(LOGICAL,1566)
    assign redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_enaAnd_q = redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_sticky_ena_q & VCC_q;

    // redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_rdcnt(COUNTER,1558)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_rdcnt_i <= $unsigned(redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_rdcnt_q = redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_rdcnt_i[1:0];

    // redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_wraddr(REG,1559)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_wraddr_q <= $unsigned(redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_rdcnt_q);
        end
    end

    // redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem(DUALMEM,1557)
    assign redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_ia = $unsigned(in_c1_eni237_98_tpl);
    assign redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_aa = redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_wraddr_q;
    assign redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_ab = redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_rdcnt_q;
    assign redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_dmem (
        .clocken1(redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_aa),
        .data_a(redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_ab),
        .q_b(redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_q = redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_iq[31:0];

    // i_new_case_assign4432_emscripten_compute_dom_pk_code782(MUX,453)@40
    assign i_new_case_assign4432_emscripten_compute_dom_pk_code782_s = redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_q;
    always @(i_new_case_assign4432_emscripten_compute_dom_pk_code782_s or i_select1411_emscripten_compute_dom_pk_code779_q or redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_q)
    begin
        unique case (i_new_case_assign4432_emscripten_compute_dom_pk_code782_s)
            1'b0 : i_new_case_assign4432_emscripten_compute_dom_pk_code782_q = i_select1411_emscripten_compute_dom_pk_code779_q;
            1'b1 : i_new_case_assign4432_emscripten_compute_dom_pk_code782_q = redist44_sync_together933_aunroll_x_in_c1_eni237_98_tpl_5_mem_q;
            default : i_new_case_assign4432_emscripten_compute_dom_pk_code782_q = 32'b0;
        endcase
    end

    // c_i32_1786434132902(CONSTANT,11)
    assign c_i32_1786434132902_q = $unsigned(32'b10010101100001010010110110101100);

    // dupName_397_comparator_x(LOGICAL,1010)@36 + 1
    assign dupName_397_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_1786434132902_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_397_comparator_x_delay ( .xin(dupName_397_comparator_x_qi), .xout(dupName_397_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist213_dupName_397_comparator_x_q_4(DELAY,1369)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist213_dupName_397_comparator_x_q_4_delay_0 <= '0;
            redist213_dupName_397_comparator_x_q_4_delay_1 <= '0;
            redist213_dupName_397_comparator_x_q_4_q <= '0;
        end
        else
        begin
            redist213_dupName_397_comparator_x_q_4_delay_0 <= $unsigned(dupName_397_comparator_x_q);
            redist213_dupName_397_comparator_x_q_4_delay_1 <= redist213_dupName_397_comparator_x_q_4_delay_0;
            redist213_dupName_397_comparator_x_q_4_q <= redist213_dupName_397_comparator_x_q_4_delay_1;
        end
    end

    // i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5844_emscripten_compute_dom_pk_code784(SELECTOR,391)@40
    always @(redist213_dupName_397_comparator_x_q_4_q or i_new_case_assign4432_emscripten_compute_dom_pk_code782_q or redist212_dupName_398_comparator_x_q_4_q or i_new_case_assign4431_emscripten_compute_dom_pk_code781_q or redist211_dupName_399_comparator_x_q_4_q or i_new_case_assign4430_emscripten_compute_dom_pk_code780_q or i_select1411_emscripten_compute_dom_pk_code779_q)
    begin
        i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5844_emscripten_compute_dom_pk_code784_q = i_select1411_emscripten_compute_dom_pk_code779_q;
        if (redist211_dupName_399_comparator_x_q_4_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5844_emscripten_compute_dom_pk_code784_q = i_new_case_assign4430_emscripten_compute_dom_pk_code780_q;
        end
        if (redist212_dupName_398_comparator_x_q_4_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5844_emscripten_compute_dom_pk_code784_q = i_new_case_assign4431_emscripten_compute_dom_pk_code781_q;
        end
        if (redist213_dupName_397_comparator_x_q_4_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5844_emscripten_compute_dom_pk_code784_q = i_new_case_assign4432_emscripten_compute_dom_pk_code782_q;
        end
    end

    // redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5(DELAY,1201)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_0 <= '0;
            redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_1 <= '0;
            redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_2 <= '0;
            redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_3 <= '0;
            redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_q <= '0;
        end
        else
        begin
            redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_0 <= $unsigned(in_c1_eni237_99_tpl);
            redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_1 <= redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_0;
            redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_2 <= redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_1;
            redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_3 <= redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_2;
            redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_q <= redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_delay_3;
        end
    end

    // i_select1456_emscripten_compute_dom_pk_code785(MUX,553)@40
    assign i_select1456_emscripten_compute_dom_pk_code785_s = redist45_sync_together933_aunroll_x_in_c1_eni237_99_tpl_5_q;
    always @(i_select1456_emscripten_compute_dom_pk_code785_s or i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5844_emscripten_compute_dom_pk_code784_q or redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_q)
    begin
        unique case (i_select1456_emscripten_compute_dom_pk_code785_s)
            1'b0 : i_select1456_emscripten_compute_dom_pk_code785_q = i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5844_emscripten_compute_dom_pk_code784_q;
            1'b1 : i_select1456_emscripten_compute_dom_pk_code785_q = redist46_sync_together933_aunroll_x_in_c1_eni237_100_tpl_5_mem_q;
            default : i_select1456_emscripten_compute_dom_pk_code785_q = 32'b0;
        endcase
    end

    // redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5(DELAY,1203)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_0 <= '0;
            redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_1 <= '0;
            redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_2 <= '0;
            redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_3 <= '0;
            redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_q <= '0;
        end
        else
        begin
            redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_0 <= $unsigned(in_c1_eni237_101_tpl);
            redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_1 <= redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_0;
            redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_2 <= redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_1;
            redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_3 <= redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_2;
            redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_q <= redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_delay_3;
        end
    end

    // i_select1467_emscripten_compute_dom_pk_code786(MUX,554)@40 + 1
    assign i_select1467_emscripten_compute_dom_pk_code786_s = redist47_sync_together933_aunroll_x_in_c1_eni237_101_tpl_5_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_select1467_emscripten_compute_dom_pk_code786_q <= 32'b0;
        end
        else
        begin
            unique case (i_select1467_emscripten_compute_dom_pk_code786_s)
                1'b0 : i_select1467_emscripten_compute_dom_pk_code786_q <= i_select1456_emscripten_compute_dom_pk_code785_q;
                1'b1 : i_select1467_emscripten_compute_dom_pk_code786_q <= redist48_sync_together933_aunroll_x_in_c1_eni237_102_tpl_5_mem_q;
                default : i_select1467_emscripten_compute_dom_pk_code786_q <= 32'b0;
            endcase
        end
    end

    // redist49_sync_together933_aunroll_x_in_c1_eni237_103_tpl_6(DELAY,1205)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist49_sync_together933_aunroll_x_in_c1_eni237_103_tpl_6 ( .xin(in_c1_eni237_103_tpl), .xout(redist49_sync_together933_aunroll_x_in_c1_eni237_103_tpl_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1477_emscripten_compute_dom_pk_code787(MUX,555)@41
    assign i_select1477_emscripten_compute_dom_pk_code787_s = redist49_sync_together933_aunroll_x_in_c1_eni237_103_tpl_6_q;
    always @(i_select1477_emscripten_compute_dom_pk_code787_s or i_select1467_emscripten_compute_dom_pk_code786_q or redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_outputreg0_q)
    begin
        unique case (i_select1477_emscripten_compute_dom_pk_code787_s)
            1'b0 : i_select1477_emscripten_compute_dom_pk_code787_q = i_select1467_emscripten_compute_dom_pk_code786_q;
            1'b1 : i_select1477_emscripten_compute_dom_pk_code787_q = redist50_sync_together933_aunroll_x_in_c1_eni237_104_tpl_6_outputreg0_q;
            default : i_select1477_emscripten_compute_dom_pk_code787_q = 32'b0;
        endcase
    end

    // redist51_sync_together933_aunroll_x_in_c1_eni237_105_tpl_6(DELAY,1207)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist51_sync_together933_aunroll_x_in_c1_eni237_105_tpl_6 ( .xin(in_c1_eni237_105_tpl), .xout(redist51_sync_together933_aunroll_x_in_c1_eni237_105_tpl_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1487_emscripten_compute_dom_pk_code788(MUX,556)@41
    assign i_select1487_emscripten_compute_dom_pk_code788_s = redist51_sync_together933_aunroll_x_in_c1_eni237_105_tpl_6_q;
    always @(i_select1487_emscripten_compute_dom_pk_code788_s or i_select1477_emscripten_compute_dom_pk_code787_q or redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_outputreg0_q)
    begin
        unique case (i_select1487_emscripten_compute_dom_pk_code788_s)
            1'b0 : i_select1487_emscripten_compute_dom_pk_code788_q = i_select1477_emscripten_compute_dom_pk_code787_q;
            1'b1 : i_select1487_emscripten_compute_dom_pk_code788_q = redist52_sync_together933_aunroll_x_in_c1_eni237_106_tpl_6_outputreg0_q;
            default : i_select1487_emscripten_compute_dom_pk_code788_q = 32'b0;
        endcase
    end

    // redist53_sync_together933_aunroll_x_in_c1_eni237_107_tpl_6(DELAY,1209)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist53_sync_together933_aunroll_x_in_c1_eni237_107_tpl_6 ( .xin(in_c1_eni237_107_tpl), .xout(redist53_sync_together933_aunroll_x_in_c1_eni237_107_tpl_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1499_emscripten_compute_dom_pk_code789(MUX,557)@41
    assign i_select1499_emscripten_compute_dom_pk_code789_s = redist53_sync_together933_aunroll_x_in_c1_eni237_107_tpl_6_q;
    always @(i_select1499_emscripten_compute_dom_pk_code789_s or i_select1487_emscripten_compute_dom_pk_code788_q or redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_outputreg0_q)
    begin
        unique case (i_select1499_emscripten_compute_dom_pk_code789_s)
            1'b0 : i_select1499_emscripten_compute_dom_pk_code789_q = i_select1487_emscripten_compute_dom_pk_code788_q;
            1'b1 : i_select1499_emscripten_compute_dom_pk_code789_q = redist54_sync_together933_aunroll_x_in_c1_eni237_108_tpl_6_outputreg0_q;
            default : i_select1499_emscripten_compute_dom_pk_code789_q = 32'b0;
        endcase
    end

    // redist55_sync_together933_aunroll_x_in_c1_eni237_109_tpl_6(DELAY,1211)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist55_sync_together933_aunroll_x_in_c1_eni237_109_tpl_6 ( .xin(in_c1_eni237_109_tpl), .xout(redist55_sync_together933_aunroll_x_in_c1_eni237_109_tpl_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1509_emscripten_compute_dom_pk_code790(MUX,558)@41
    assign i_select1509_emscripten_compute_dom_pk_code790_s = redist55_sync_together933_aunroll_x_in_c1_eni237_109_tpl_6_q;
    always @(i_select1509_emscripten_compute_dom_pk_code790_s or i_select1499_emscripten_compute_dom_pk_code789_q or redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_outputreg0_q)
    begin
        unique case (i_select1509_emscripten_compute_dom_pk_code790_s)
            1'b0 : i_select1509_emscripten_compute_dom_pk_code790_q = i_select1499_emscripten_compute_dom_pk_code789_q;
            1'b1 : i_select1509_emscripten_compute_dom_pk_code790_q = redist56_sync_together933_aunroll_x_in_c1_eni237_110_tpl_6_outputreg0_q;
            default : i_select1509_emscripten_compute_dom_pk_code790_q = 32'b0;
        endcase
    end

    // redist57_sync_together933_aunroll_x_in_c1_eni237_111_tpl_6(DELAY,1213)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist57_sync_together933_aunroll_x_in_c1_eni237_111_tpl_6 ( .xin(in_c1_eni237_111_tpl), .xout(redist57_sync_together933_aunroll_x_in_c1_eni237_111_tpl_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1519_emscripten_compute_dom_pk_code791(MUX,559)@41
    assign i_select1519_emscripten_compute_dom_pk_code791_s = redist57_sync_together933_aunroll_x_in_c1_eni237_111_tpl_6_q;
    always @(i_select1519_emscripten_compute_dom_pk_code791_s or i_select1509_emscripten_compute_dom_pk_code790_q or redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_q)
    begin
        unique case (i_select1519_emscripten_compute_dom_pk_code791_s)
            1'b0 : i_select1519_emscripten_compute_dom_pk_code791_q = i_select1509_emscripten_compute_dom_pk_code790_q;
            1'b1 : i_select1519_emscripten_compute_dom_pk_code791_q = redist58_sync_together933_aunroll_x_in_c1_eni237_112_tpl_6_mem_q;
            default : i_select1519_emscripten_compute_dom_pk_code791_q = 32'b0;
        endcase
    end

    // redist59_sync_together933_aunroll_x_in_c1_eni237_113_tpl_6(DELAY,1215)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist59_sync_together933_aunroll_x_in_c1_eni237_113_tpl_6 ( .xin(in_c1_eni237_113_tpl), .xout(redist59_sync_together933_aunroll_x_in_c1_eni237_113_tpl_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1530_emscripten_compute_dom_pk_code792(MUX,560)@41
    assign i_select1530_emscripten_compute_dom_pk_code792_s = redist59_sync_together933_aunroll_x_in_c1_eni237_113_tpl_6_q;
    always @(i_select1530_emscripten_compute_dom_pk_code792_s or i_select1519_emscripten_compute_dom_pk_code791_q or redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_q)
    begin
        unique case (i_select1530_emscripten_compute_dom_pk_code792_s)
            1'b0 : i_select1530_emscripten_compute_dom_pk_code792_q = i_select1519_emscripten_compute_dom_pk_code791_q;
            1'b1 : i_select1530_emscripten_compute_dom_pk_code792_q = redist60_sync_together933_aunroll_x_in_c1_eni237_114_tpl_6_mem_q;
            default : i_select1530_emscripten_compute_dom_pk_code792_q = 32'b0;
        endcase
    end

    // redist61_sync_together933_aunroll_x_in_c1_eni237_115_tpl_6(DELAY,1217)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist61_sync_together933_aunroll_x_in_c1_eni237_115_tpl_6 ( .xin(in_c1_eni237_115_tpl), .xout(redist61_sync_together933_aunroll_x_in_c1_eni237_115_tpl_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1541_emscripten_compute_dom_pk_code793(MUX,561)@41 + 1
    assign i_select1541_emscripten_compute_dom_pk_code793_s = redist61_sync_together933_aunroll_x_in_c1_eni237_115_tpl_6_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_select1541_emscripten_compute_dom_pk_code793_q <= 32'b0;
        end
        else
        begin
            unique case (i_select1541_emscripten_compute_dom_pk_code793_s)
                1'b0 : i_select1541_emscripten_compute_dom_pk_code793_q <= i_select1530_emscripten_compute_dom_pk_code792_q;
                1'b1 : i_select1541_emscripten_compute_dom_pk_code793_q <= redist62_sync_together933_aunroll_x_in_c1_eni237_116_tpl_6_mem_q;
                default : i_select1541_emscripten_compute_dom_pk_code793_q <= 32'b0;
            endcase
        end
    end

    // redist63_sync_together933_aunroll_x_in_c1_eni237_117_tpl_7(DELAY,1219)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist63_sync_together933_aunroll_x_in_c1_eni237_117_tpl_7 ( .xin(in_c1_eni237_117_tpl), .xout(redist63_sync_together933_aunroll_x_in_c1_eni237_117_tpl_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1553_emscripten_compute_dom_pk_code794(MUX,562)@42
    assign i_select1553_emscripten_compute_dom_pk_code794_s = redist63_sync_together933_aunroll_x_in_c1_eni237_117_tpl_7_q;
    always @(i_select1553_emscripten_compute_dom_pk_code794_s or i_select1541_emscripten_compute_dom_pk_code793_q or redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_outputreg0_q)
    begin
        unique case (i_select1553_emscripten_compute_dom_pk_code794_s)
            1'b0 : i_select1553_emscripten_compute_dom_pk_code794_q = i_select1541_emscripten_compute_dom_pk_code793_q;
            1'b1 : i_select1553_emscripten_compute_dom_pk_code794_q = redist64_sync_together933_aunroll_x_in_c1_eni237_118_tpl_7_outputreg0_q;
            default : i_select1553_emscripten_compute_dom_pk_code794_q = 32'b0;
        endcase
    end

    // redist65_sync_together933_aunroll_x_in_c1_eni237_119_tpl_7(DELAY,1221)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist65_sync_together933_aunroll_x_in_c1_eni237_119_tpl_7 ( .xin(in_c1_eni237_119_tpl), .xout(redist65_sync_together933_aunroll_x_in_c1_eni237_119_tpl_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1564_emscripten_compute_dom_pk_code795(MUX,563)@42
    assign i_select1564_emscripten_compute_dom_pk_code795_s = redist65_sync_together933_aunroll_x_in_c1_eni237_119_tpl_7_q;
    always @(i_select1564_emscripten_compute_dom_pk_code795_s or i_select1553_emscripten_compute_dom_pk_code794_q or redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_outputreg0_q)
    begin
        unique case (i_select1564_emscripten_compute_dom_pk_code795_s)
            1'b0 : i_select1564_emscripten_compute_dom_pk_code795_q = i_select1553_emscripten_compute_dom_pk_code794_q;
            1'b1 : i_select1564_emscripten_compute_dom_pk_code795_q = redist66_sync_together933_aunroll_x_in_c1_eni237_120_tpl_7_outputreg0_q;
            default : i_select1564_emscripten_compute_dom_pk_code795_q = 32'b0;
        endcase
    end

    // redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_notEnable(LOGICAL,1701)
    assign redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_nor(LOGICAL,1702)
    assign redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_nor_q = ~ (redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_notEnable_q | redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_sticky_ena_q);

    // redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_last(CONSTANT,1698)
    assign redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_last_q = $unsigned(3'b011);

    // redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_cmp(LOGICAL,1699)
    assign redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_cmp_q = $unsigned(redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_last_q == redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_q ? 1'b1 : 1'b0);

    // redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_cmpReg(REG,1700)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_cmpReg_q <= $unsigned(redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_cmp_q);
        end
    end

    // redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_sticky_ena(REG,1703)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_nor_q == 1'b1)
        begin
            redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_sticky_ena_q <= $unsigned(redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_cmpReg_q);
        end
    end

    // redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_enaAnd(LOGICAL,1704)
    assign redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_enaAnd_q = redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_sticky_ena_q & VCC_q;

    // redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt(COUNTER,1696)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_i <= 3'd0;
            redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_i == 3'd3)
            begin
                redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_i <= $unsigned(redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_i <= $unsigned(redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_q = redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_i[2:0];

    // redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_wraddr(REG,1697)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_wraddr_q <= $unsigned(redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_q);
        end
    end

    // redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem(DUALMEM,1695)
    assign redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_ia = $unsigned(in_c1_eni237_122_tpl);
    assign redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_aa = redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_wraddr_q;
    assign redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_ab = redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_rdcnt_q;
    assign redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_dmem (
        .clocken1(redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_aa),
        .data_a(redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_ab),
        .q_b(redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_q = redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_iq[31:0];

    // redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_outputreg0(DELAY,1694)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_outputreg0_q <= '0;
        end
        else
        begin
            redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_outputreg0_q <= $unsigned(redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_mem_q);
        end
    end

    // redist2_sync_together933_aunroll_x_in_c1_eni237_3_tpl_7(DELAY,1158)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_sync_together933_aunroll_x_in_c1_eni237_3_tpl_7_delay_0 <= '0;
            redist2_sync_together933_aunroll_x_in_c1_eni237_3_tpl_7_q <= '0;
        end
        else
        begin
            redist2_sync_together933_aunroll_x_in_c1_eni237_3_tpl_7_delay_0 <= $unsigned(redist1_sync_together933_aunroll_x_in_c1_eni237_3_tpl_5_q);
            redist2_sync_together933_aunroll_x_in_c1_eni237_3_tpl_7_q <= redist2_sync_together933_aunroll_x_in_c1_eni237_3_tpl_7_delay_0;
        end
    end

    // i_new_case_assign4434_emscripten_compute_dom_pk_code797(MUX,455)@42
    assign i_new_case_assign4434_emscripten_compute_dom_pk_code797_s = redist2_sync_together933_aunroll_x_in_c1_eni237_3_tpl_7_q;
    always @(i_new_case_assign4434_emscripten_compute_dom_pk_code797_s or i_select1564_emscripten_compute_dom_pk_code795_q or redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_outputreg0_q)
    begin
        unique case (i_new_case_assign4434_emscripten_compute_dom_pk_code797_s)
            1'b0 : i_new_case_assign4434_emscripten_compute_dom_pk_code797_q = i_select1564_emscripten_compute_dom_pk_code795_q;
            1'b1 : i_new_case_assign4434_emscripten_compute_dom_pk_code797_q = redist68_sync_together933_aunroll_x_in_c1_eni237_122_tpl_7_outputreg0_q;
            default : i_new_case_assign4434_emscripten_compute_dom_pk_code797_q = 32'b0;
        endcase
    end

    // c_i32_840100037907(CONSTANT,37)
    assign c_i32_840100037907_q = $unsigned(32'b11001101111011010001011100111011);

    // dupName_402_comparator_x(LOGICAL,1015)@36 + 1
    assign dupName_402_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_840100037907_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_402_comparator_x_delay ( .xin(dupName_402_comparator_x_qi), .xout(dupName_402_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist208_dupName_402_comparator_x_q_6(DELAY,1364)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist208_dupName_402_comparator_x_q_6_delay_0 <= '0;
            redist208_dupName_402_comparator_x_q_6_delay_1 <= '0;
            redist208_dupName_402_comparator_x_q_6_delay_2 <= '0;
            redist208_dupName_402_comparator_x_q_6_delay_3 <= '0;
            redist208_dupName_402_comparator_x_q_6_q <= '0;
        end
        else
        begin
            redist208_dupName_402_comparator_x_q_6_delay_0 <= $unsigned(dupName_402_comparator_x_q);
            redist208_dupName_402_comparator_x_q_6_delay_1 <= redist208_dupName_402_comparator_x_q_6_delay_0;
            redist208_dupName_402_comparator_x_q_6_delay_2 <= redist208_dupName_402_comparator_x_q_6_delay_1;
            redist208_dupName_402_comparator_x_q_6_delay_3 <= redist208_dupName_402_comparator_x_q_6_delay_2;
            redist208_dupName_402_comparator_x_q_6_q <= redist208_dupName_402_comparator_x_q_6_delay_3;
        end
    end

    // redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_notEnable(LOGICAL,1690)
    assign redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_nor(LOGICAL,1691)
    assign redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_nor_q = ~ (redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_notEnable_q | redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_sticky_ena_q);

    // redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_last(CONSTANT,1687)
    assign redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_last_q = $unsigned(3'b011);

    // redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_cmp(LOGICAL,1688)
    assign redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_cmp_q = $unsigned(redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_last_q == redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_q ? 1'b1 : 1'b0);

    // redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_cmpReg(REG,1689)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_cmpReg_q <= $unsigned(redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_cmp_q);
        end
    end

    // redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_sticky_ena(REG,1692)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_nor_q == 1'b1)
        begin
            redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_sticky_ena_q <= $unsigned(redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_cmpReg_q);
        end
    end

    // redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_enaAnd(LOGICAL,1693)
    assign redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_enaAnd_q = redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_sticky_ena_q & VCC_q;

    // redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt(COUNTER,1685)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_i <= 3'd0;
            redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_i == 3'd3)
            begin
                redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_i <= $unsigned(redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_i <= $unsigned(redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_q = redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_i[2:0];

    // redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_wraddr(REG,1686)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_wraddr_q <= $unsigned(redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_q);
        end
    end

    // redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem(DUALMEM,1684)
    assign redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_ia = $unsigned(in_c1_eni237_121_tpl);
    assign redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_aa = redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_wraddr_q;
    assign redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_ab = redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_rdcnt_q;
    assign redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_dmem (
        .clocken1(redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_aa),
        .data_a(redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_ab),
        .q_b(redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_q = redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_iq[31:0];

    // redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_outputreg0(DELAY,1683)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_outputreg0_q <= '0;
        end
        else
        begin
            redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_outputreg0_q <= $unsigned(redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_mem_q);
        end
    end

    // i_new_case_assign4433_emscripten_compute_dom_pk_code796(MUX,454)@42
    assign i_new_case_assign4433_emscripten_compute_dom_pk_code796_s = redist2_sync_together933_aunroll_x_in_c1_eni237_3_tpl_7_q;
    always @(i_new_case_assign4433_emscripten_compute_dom_pk_code796_s or i_select1564_emscripten_compute_dom_pk_code795_q or redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_outputreg0_q)
    begin
        unique case (i_new_case_assign4433_emscripten_compute_dom_pk_code796_s)
            1'b0 : i_new_case_assign4433_emscripten_compute_dom_pk_code796_q = i_select1564_emscripten_compute_dom_pk_code795_q;
            1'b1 : i_new_case_assign4433_emscripten_compute_dom_pk_code796_q = redist67_sync_together933_aunroll_x_in_c1_eni237_121_tpl_7_outputreg0_q;
            default : i_new_case_assign4433_emscripten_compute_dom_pk_code796_q = 32'b0;
        endcase
    end

    // c_i32_920257313906(CONSTANT,42)
    assign c_i32_920257313906_q = $unsigned(32'b11001001001001011111110011011111);

    // dupName_401_comparator_x(LOGICAL,1014)@36 + 1
    assign dupName_401_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_920257313906_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_401_comparator_x_delay ( .xin(dupName_401_comparator_x_qi), .xout(dupName_401_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist209_dupName_401_comparator_x_q_6(DELAY,1365)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist209_dupName_401_comparator_x_q_6_delay_0 <= '0;
            redist209_dupName_401_comparator_x_q_6_delay_1 <= '0;
            redist209_dupName_401_comparator_x_q_6_delay_2 <= '0;
            redist209_dupName_401_comparator_x_q_6_delay_3 <= '0;
            redist209_dupName_401_comparator_x_q_6_q <= '0;
        end
        else
        begin
            redist209_dupName_401_comparator_x_q_6_delay_0 <= $unsigned(dupName_401_comparator_x_q);
            redist209_dupName_401_comparator_x_q_6_delay_1 <= redist209_dupName_401_comparator_x_q_6_delay_0;
            redist209_dupName_401_comparator_x_q_6_delay_2 <= redist209_dupName_401_comparator_x_q_6_delay_1;
            redist209_dupName_401_comparator_x_q_6_delay_3 <= redist209_dupName_401_comparator_x_q_6_delay_2;
            redist209_dupName_401_comparator_x_q_6_q <= redist209_dupName_401_comparator_x_q_6_delay_3;
        end
    end

    // redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_notEnable(LOGICAL,1711)
    assign redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_nor(LOGICAL,1712)
    assign redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_nor_q = ~ (redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_notEnable_q | redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_sticky_ena_q);

    // redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_last(CONSTANT,1708)
    assign redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_cmp(LOGICAL,1709)
    assign redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_cmp_b = {1'b0, redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_q};
    assign redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_cmp_q = $unsigned(redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_last_q == redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_cmpReg(REG,1710)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_cmpReg_q <= $unsigned(redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_cmp_q);
        end
    end

    // redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_sticky_ena(REG,1713)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_nor_q == 1'b1)
        begin
            redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_sticky_ena_q <= $unsigned(redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_cmpReg_q);
        end
    end

    // redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_enaAnd(LOGICAL,1714)
    assign redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_enaAnd_q = redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_sticky_ena_q & VCC_q;

    // redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt(COUNTER,1706)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_i <= 3'd0;
            redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_i == 3'd4)
            begin
                redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_i <= $unsigned(redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_i <= $unsigned(redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_q = redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_i[2:0];

    // redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_wraddr(REG,1707)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_wraddr_q <= $unsigned(redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_q);
        end
    end

    // redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem(DUALMEM,1705)
    assign redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_ia = $unsigned(in_c1_eni237_123_tpl);
    assign redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_aa = redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_wraddr_q;
    assign redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_ab = redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_rdcnt_q;
    assign redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_dmem (
        .clocken1(redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_aa),
        .data_a(redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_ab),
        .q_b(redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_q = redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_iq[31:0];

    // i_new_case_assign4435_emscripten_compute_dom_pk_code798(MUX,456)@42
    assign i_new_case_assign4435_emscripten_compute_dom_pk_code798_s = redist2_sync_together933_aunroll_x_in_c1_eni237_3_tpl_7_q;
    always @(i_new_case_assign4435_emscripten_compute_dom_pk_code798_s or i_select1564_emscripten_compute_dom_pk_code795_q or redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_q)
    begin
        unique case (i_new_case_assign4435_emscripten_compute_dom_pk_code798_s)
            1'b0 : i_new_case_assign4435_emscripten_compute_dom_pk_code798_q = i_select1564_emscripten_compute_dom_pk_code795_q;
            1'b1 : i_new_case_assign4435_emscripten_compute_dom_pk_code798_q = redist69_sync_together933_aunroll_x_in_c1_eni237_123_tpl_7_mem_q;
            default : i_new_case_assign4435_emscripten_compute_dom_pk_code798_q = 32'b0;
        endcase
    end

    // c_i32_1830778059905(CONSTANT,19)
    assign c_i32_1830778059905_q = $unsigned(32'b10010010111000001000101100110101);

    // dupName_400_comparator_x(LOGICAL,1013)@36 + 1
    assign dupName_400_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_1830778059905_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_400_comparator_x_delay ( .xin(dupName_400_comparator_x_qi), .xout(dupName_400_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist210_dupName_400_comparator_x_q_6(DELAY,1366)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist210_dupName_400_comparator_x_q_6_delay_0 <= '0;
            redist210_dupName_400_comparator_x_q_6_delay_1 <= '0;
            redist210_dupName_400_comparator_x_q_6_delay_2 <= '0;
            redist210_dupName_400_comparator_x_q_6_delay_3 <= '0;
            redist210_dupName_400_comparator_x_q_6_q <= '0;
        end
        else
        begin
            redist210_dupName_400_comparator_x_q_6_delay_0 <= $unsigned(dupName_400_comparator_x_q);
            redist210_dupName_400_comparator_x_q_6_delay_1 <= redist210_dupName_400_comparator_x_q_6_delay_0;
            redist210_dupName_400_comparator_x_q_6_delay_2 <= redist210_dupName_400_comparator_x_q_6_delay_1;
            redist210_dupName_400_comparator_x_q_6_delay_3 <= redist210_dupName_400_comparator_x_q_6_delay_2;
            redist210_dupName_400_comparator_x_q_6_q <= redist210_dupName_400_comparator_x_q_6_delay_3;
        end
    end

    // i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5848_emscripten_compute_dom_pk_code800(SELECTOR,392)@42
    always @(redist210_dupName_400_comparator_x_q_6_q or i_new_case_assign4435_emscripten_compute_dom_pk_code798_q or redist209_dupName_401_comparator_x_q_6_q or i_new_case_assign4433_emscripten_compute_dom_pk_code796_q or redist208_dupName_402_comparator_x_q_6_q or i_new_case_assign4434_emscripten_compute_dom_pk_code797_q or i_select1564_emscripten_compute_dom_pk_code795_q)
    begin
        i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5848_emscripten_compute_dom_pk_code800_q = i_select1564_emscripten_compute_dom_pk_code795_q;
        if (redist208_dupName_402_comparator_x_q_6_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5848_emscripten_compute_dom_pk_code800_q = i_new_case_assign4434_emscripten_compute_dom_pk_code797_q;
        end
        if (redist209_dupName_401_comparator_x_q_6_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5848_emscripten_compute_dom_pk_code800_q = i_new_case_assign4433_emscripten_compute_dom_pk_code796_q;
        end
        if (redist210_dupName_400_comparator_x_q_6_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5848_emscripten_compute_dom_pk_code800_q = i_new_case_assign4435_emscripten_compute_dom_pk_code798_q;
        end
    end

    // redist70_sync_together933_aunroll_x_in_c1_eni237_124_tpl_7(DELAY,1226)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist70_sync_together933_aunroll_x_in_c1_eni237_124_tpl_7 ( .xin(in_c1_eni237_124_tpl), .xout(redist70_sync_together933_aunroll_x_in_c1_eni237_124_tpl_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1607_emscripten_compute_dom_pk_code801(MUX,564)@42
    assign i_select1607_emscripten_compute_dom_pk_code801_s = redist70_sync_together933_aunroll_x_in_c1_eni237_124_tpl_7_q;
    always @(i_select1607_emscripten_compute_dom_pk_code801_s or i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5848_emscripten_compute_dom_pk_code800_q or redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_q)
    begin
        unique case (i_select1607_emscripten_compute_dom_pk_code801_s)
            1'b0 : i_select1607_emscripten_compute_dom_pk_code801_q = i_llvm_fpga_case_i32_i32_v3i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_0s_case_stmt5848_emscripten_compute_dom_pk_code800_q;
            1'b1 : i_select1607_emscripten_compute_dom_pk_code801_q = redist71_sync_together933_aunroll_x_in_c1_eni237_125_tpl_7_mem_q;
            default : i_select1607_emscripten_compute_dom_pk_code801_q = 32'b0;
        endcase
    end

    // redist72_sync_together933_aunroll_x_in_c1_eni237_126_tpl_7(DELAY,1228)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist72_sync_together933_aunroll_x_in_c1_eni237_126_tpl_7 ( .xin(in_c1_eni237_126_tpl), .xout(redist72_sync_together933_aunroll_x_in_c1_eni237_126_tpl_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1618_emscripten_compute_dom_pk_code802(MUX,565)@42 + 1
    assign i_select1618_emscripten_compute_dom_pk_code802_s = redist72_sync_together933_aunroll_x_in_c1_eni237_126_tpl_7_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_select1618_emscripten_compute_dom_pk_code802_q <= 32'b0;
        end
        else
        begin
            unique case (i_select1618_emscripten_compute_dom_pk_code802_s)
                1'b0 : i_select1618_emscripten_compute_dom_pk_code802_q <= i_select1607_emscripten_compute_dom_pk_code801_q;
                1'b1 : i_select1618_emscripten_compute_dom_pk_code802_q <= redist73_sync_together933_aunroll_x_in_c1_eni237_127_tpl_7_mem_q;
                default : i_select1618_emscripten_compute_dom_pk_code802_q <= 32'b0;
            endcase
        end
    end

    // redist74_sync_together933_aunroll_x_in_c1_eni237_128_tpl_8(DELAY,1230)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist74_sync_together933_aunroll_x_in_c1_eni237_128_tpl_8 ( .xin(in_c1_eni237_128_tpl), .xout(redist74_sync_together933_aunroll_x_in_c1_eni237_128_tpl_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1628_emscripten_compute_dom_pk_code803(MUX,566)@43
    assign i_select1628_emscripten_compute_dom_pk_code803_s = redist74_sync_together933_aunroll_x_in_c1_eni237_128_tpl_8_q;
    always @(i_select1628_emscripten_compute_dom_pk_code803_s or i_select1618_emscripten_compute_dom_pk_code802_q or redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_outputreg0_q)
    begin
        unique case (i_select1628_emscripten_compute_dom_pk_code803_s)
            1'b0 : i_select1628_emscripten_compute_dom_pk_code803_q = i_select1618_emscripten_compute_dom_pk_code802_q;
            1'b1 : i_select1628_emscripten_compute_dom_pk_code803_q = redist75_sync_together933_aunroll_x_in_c1_eni237_129_tpl_8_outputreg0_q;
            default : i_select1628_emscripten_compute_dom_pk_code803_q = 32'b0;
        endcase
    end

    // redist76_sync_together933_aunroll_x_in_c1_eni237_130_tpl_8(DELAY,1232)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist76_sync_together933_aunroll_x_in_c1_eni237_130_tpl_8 ( .xin(in_c1_eni237_130_tpl), .xout(redist76_sync_together933_aunroll_x_in_c1_eni237_130_tpl_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1640_emscripten_compute_dom_pk_code804(MUX,567)@43
    assign i_select1640_emscripten_compute_dom_pk_code804_s = redist76_sync_together933_aunroll_x_in_c1_eni237_130_tpl_8_q;
    always @(i_select1640_emscripten_compute_dom_pk_code804_s or i_select1628_emscripten_compute_dom_pk_code803_q or redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_outputreg0_q)
    begin
        unique case (i_select1640_emscripten_compute_dom_pk_code804_s)
            1'b0 : i_select1640_emscripten_compute_dom_pk_code804_q = i_select1628_emscripten_compute_dom_pk_code803_q;
            1'b1 : i_select1640_emscripten_compute_dom_pk_code804_q = redist77_sync_together933_aunroll_x_in_c1_eni237_131_tpl_8_outputreg0_q;
            default : i_select1640_emscripten_compute_dom_pk_code804_q = 32'b0;
        endcase
    end

    // redist78_sync_together933_aunroll_x_in_c1_eni237_132_tpl_8(DELAY,1234)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist78_sync_together933_aunroll_x_in_c1_eni237_132_tpl_8 ( .xin(in_c1_eni237_132_tpl), .xout(redist78_sync_together933_aunroll_x_in_c1_eni237_132_tpl_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1650_emscripten_compute_dom_pk_code805(MUX,568)@43
    assign i_select1650_emscripten_compute_dom_pk_code805_s = redist78_sync_together933_aunroll_x_in_c1_eni237_132_tpl_8_q;
    always @(i_select1650_emscripten_compute_dom_pk_code805_s or i_select1640_emscripten_compute_dom_pk_code804_q or redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_outputreg0_q)
    begin
        unique case (i_select1650_emscripten_compute_dom_pk_code805_s)
            1'b0 : i_select1650_emscripten_compute_dom_pk_code805_q = i_select1640_emscripten_compute_dom_pk_code804_q;
            1'b1 : i_select1650_emscripten_compute_dom_pk_code805_q = redist79_sync_together933_aunroll_x_in_c1_eni237_133_tpl_8_outputreg0_q;
            default : i_select1650_emscripten_compute_dom_pk_code805_q = 32'b0;
        endcase
    end

    // redist80_sync_together933_aunroll_x_in_c1_eni237_134_tpl_8(DELAY,1236)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist80_sync_together933_aunroll_x_in_c1_eni237_134_tpl_8 ( .xin(in_c1_eni237_134_tpl), .xout(redist80_sync_together933_aunroll_x_in_c1_eni237_134_tpl_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1660_emscripten_compute_dom_pk_code806(MUX,569)@43
    assign i_select1660_emscripten_compute_dom_pk_code806_s = redist80_sync_together933_aunroll_x_in_c1_eni237_134_tpl_8_q;
    always @(i_select1660_emscripten_compute_dom_pk_code806_s or i_select1650_emscripten_compute_dom_pk_code805_q or redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_q)
    begin
        unique case (i_select1660_emscripten_compute_dom_pk_code806_s)
            1'b0 : i_select1660_emscripten_compute_dom_pk_code806_q = i_select1650_emscripten_compute_dom_pk_code805_q;
            1'b1 : i_select1660_emscripten_compute_dom_pk_code806_q = redist81_sync_together933_aunroll_x_in_c1_eni237_135_tpl_8_mem_q;
            default : i_select1660_emscripten_compute_dom_pk_code806_q = 32'b0;
        endcase
    end

    // redist82_sync_together933_aunroll_x_in_c1_eni237_136_tpl_8(DELAY,1238)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist82_sync_together933_aunroll_x_in_c1_eni237_136_tpl_8 ( .xin(in_c1_eni237_136_tpl), .xout(redist82_sync_together933_aunroll_x_in_c1_eni237_136_tpl_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1670_emscripten_compute_dom_pk_code807(MUX,570)@43
    assign i_select1670_emscripten_compute_dom_pk_code807_s = redist82_sync_together933_aunroll_x_in_c1_eni237_136_tpl_8_q;
    always @(i_select1670_emscripten_compute_dom_pk_code807_s or i_select1660_emscripten_compute_dom_pk_code806_q or redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_q)
    begin
        unique case (i_select1670_emscripten_compute_dom_pk_code807_s)
            1'b0 : i_select1670_emscripten_compute_dom_pk_code807_q = i_select1660_emscripten_compute_dom_pk_code806_q;
            1'b1 : i_select1670_emscripten_compute_dom_pk_code807_q = redist83_sync_together933_aunroll_x_in_c1_eni237_137_tpl_8_mem_q;
            default : i_select1670_emscripten_compute_dom_pk_code807_q = 32'b0;
        endcase
    end

    // redist84_sync_together933_aunroll_x_in_c1_eni237_138_tpl_8(DELAY,1240)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist84_sync_together933_aunroll_x_in_c1_eni237_138_tpl_8 ( .xin(in_c1_eni237_138_tpl), .xout(redist84_sync_together933_aunroll_x_in_c1_eni237_138_tpl_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1681_emscripten_compute_dom_pk_code808(MUX,571)@43
    assign i_select1681_emscripten_compute_dom_pk_code808_s = redist84_sync_together933_aunroll_x_in_c1_eni237_138_tpl_8_q;
    always @(i_select1681_emscripten_compute_dom_pk_code808_s or i_select1670_emscripten_compute_dom_pk_code807_q or redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_q)
    begin
        unique case (i_select1681_emscripten_compute_dom_pk_code808_s)
            1'b0 : i_select1681_emscripten_compute_dom_pk_code808_q = i_select1670_emscripten_compute_dom_pk_code807_q;
            1'b1 : i_select1681_emscripten_compute_dom_pk_code808_q = redist85_sync_together933_aunroll_x_in_c1_eni237_139_tpl_8_mem_q;
            default : i_select1681_emscripten_compute_dom_pk_code808_q = 32'b0;
        endcase
    end

    // redist86_sync_together933_aunroll_x_in_c1_eni237_140_tpl_8(DELAY,1242)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist86_sync_together933_aunroll_x_in_c1_eni237_140_tpl_8 ( .xin(in_c1_eni237_140_tpl), .xout(redist86_sync_together933_aunroll_x_in_c1_eni237_140_tpl_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1692_emscripten_compute_dom_pk_code809(MUX,572)@43 + 1
    assign i_select1692_emscripten_compute_dom_pk_code809_s = redist86_sync_together933_aunroll_x_in_c1_eni237_140_tpl_8_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_select1692_emscripten_compute_dom_pk_code809_q <= 32'b0;
        end
        else
        begin
            unique case (i_select1692_emscripten_compute_dom_pk_code809_s)
                1'b0 : i_select1692_emscripten_compute_dom_pk_code809_q <= i_select1681_emscripten_compute_dom_pk_code808_q;
                1'b1 : i_select1692_emscripten_compute_dom_pk_code809_q <= redist87_sync_together933_aunroll_x_in_c1_eni237_141_tpl_8_mem_q;
                default : i_select1692_emscripten_compute_dom_pk_code809_q <= 32'b0;
            endcase
        end
    end

    // redist88_sync_together933_aunroll_x_in_c1_eni237_142_tpl_9(DELAY,1244)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist88_sync_together933_aunroll_x_in_c1_eni237_142_tpl_9 ( .xin(in_c1_eni237_142_tpl), .xout(redist88_sync_together933_aunroll_x_in_c1_eni237_142_tpl_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1702_emscripten_compute_dom_pk_code810(MUX,573)@44
    assign i_select1702_emscripten_compute_dom_pk_code810_s = redist88_sync_together933_aunroll_x_in_c1_eni237_142_tpl_9_q;
    always @(i_select1702_emscripten_compute_dom_pk_code810_s or i_select1692_emscripten_compute_dom_pk_code809_q or redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_outputreg0_q)
    begin
        unique case (i_select1702_emscripten_compute_dom_pk_code810_s)
            1'b0 : i_select1702_emscripten_compute_dom_pk_code810_q = i_select1692_emscripten_compute_dom_pk_code809_q;
            1'b1 : i_select1702_emscripten_compute_dom_pk_code810_q = redist89_sync_together933_aunroll_x_in_c1_eni237_143_tpl_9_outputreg0_q;
            default : i_select1702_emscripten_compute_dom_pk_code810_q = 32'b0;
        endcase
    end

    // redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_notEnable(LOGICAL,1892)
    assign redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_nor(LOGICAL,1893)
    assign redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_nor_q = ~ (redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_notEnable_q | redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_sticky_ena_q);

    // redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_last(CONSTANT,1889)
    assign redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_cmp(LOGICAL,1890)
    assign redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_cmp_b = {1'b0, redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_q};
    assign redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_cmp_q = $unsigned(redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_last_q == redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_cmpReg(REG,1891)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_cmpReg_q <= $unsigned(redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_cmp_q);
        end
    end

    // redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_sticky_ena(REG,1894)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_nor_q == 1'b1)
        begin
            redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_sticky_ena_q <= $unsigned(redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_cmpReg_q);
        end
    end

    // redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_enaAnd(LOGICAL,1895)
    assign redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_enaAnd_q = redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_sticky_ena_q & VCC_q;

    // redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt(COUNTER,1887)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_i <= 3'd0;
            redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_i == 3'd5)
            begin
                redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_i <= $unsigned(redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_i <= $unsigned(redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_q = redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_i[2:0];

    // redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_wraddr(REG,1888)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_wraddr_q <= $unsigned(redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_q);
        end
    end

    // redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem(DUALMEM,1886)
    assign redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_ia = $unsigned(in_c1_eni237_150_tpl);
    assign redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_aa = redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_wraddr_q;
    assign redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_ab = redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_rdcnt_q;
    assign redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_dmem (
        .clocken1(redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_aa),
        .data_a(redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_ab),
        .q_b(redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_q = redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_iq[31:0];

    // redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_outputreg0(DELAY,1885)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_outputreg0_q <= $unsigned(redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_mem_q);
        end
    end

    // redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9(DELAY,1159)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_delay_0 <= '0;
            redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_q <= '0;
        end
        else
        begin
            redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_delay_0 <= $unsigned(redist2_sync_together933_aunroll_x_in_c1_eni237_3_tpl_7_q);
            redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_q <= redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_delay_0;
        end
    end

    // i_new_case_assign4442_emscripten_compute_dom_pk_code817(MUX,463)@44
    assign i_new_case_assign4442_emscripten_compute_dom_pk_code817_s = redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_q;
    always @(i_new_case_assign4442_emscripten_compute_dom_pk_code817_s or i_select1702_emscripten_compute_dom_pk_code810_q or redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_outputreg0_q)
    begin
        unique case (i_new_case_assign4442_emscripten_compute_dom_pk_code817_s)
            1'b0 : i_new_case_assign4442_emscripten_compute_dom_pk_code817_q = i_select1702_emscripten_compute_dom_pk_code810_q;
            1'b1 : i_new_case_assign4442_emscripten_compute_dom_pk_code817_q = redist96_sync_together933_aunroll_x_in_c1_eni237_150_tpl_9_outputreg0_q;
            default : i_new_case_assign4442_emscripten_compute_dom_pk_code817_q = 32'b0;
        endcase
    end

    // c_i32_1731197652916(CONSTANT,10)
    assign c_i32_1731197652916_q = $unsigned(32'b01100111001011111111101011010100);

    // dupName_410_comparator_x(LOGICAL,1023)@36 + 1
    assign dupName_410_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_1731197652916_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_410_comparator_x_delay ( .xin(dupName_410_comparator_x_qi), .xout(dupName_410_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist200_dupName_410_comparator_x_q_8(DELAY,1356)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist200_dupName_410_comparator_x_q_8 ( .xin(dupName_410_comparator_x_q), .xout(redist200_dupName_410_comparator_x_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_notEnable(LOGICAL,1859)
    assign redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_nor(LOGICAL,1860)
    assign redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_nor_q = ~ (redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_notEnable_q | redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_sticky_ena_q);

    // redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_last(CONSTANT,1856)
    assign redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_cmp(LOGICAL,1857)
    assign redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_cmp_b = {1'b0, redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_q};
    assign redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_cmp_q = $unsigned(redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_last_q == redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_cmpReg(REG,1858)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_cmpReg_q <= $unsigned(redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_cmp_q);
        end
    end

    // redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_sticky_ena(REG,1861)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_nor_q == 1'b1)
        begin
            redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_sticky_ena_q <= $unsigned(redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_cmpReg_q);
        end
    end

    // redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_enaAnd(LOGICAL,1862)
    assign redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_enaAnd_q = redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_sticky_ena_q & VCC_q;

    // redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt(COUNTER,1854)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_i <= 3'd0;
            redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_i == 3'd5)
            begin
                redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_i <= $unsigned(redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_i <= $unsigned(redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_q = redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_i[2:0];

    // redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_wraddr(REG,1855)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_wraddr_q <= $unsigned(redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_q);
        end
    end

    // redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem(DUALMEM,1853)
    assign redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_ia = $unsigned(in_c1_eni237_147_tpl);
    assign redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_aa = redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_wraddr_q;
    assign redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_ab = redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_rdcnt_q;
    assign redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_dmem (
        .clocken1(redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_aa),
        .data_a(redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_ab),
        .q_b(redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_q = redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_iq[31:0];

    // redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_outputreg0(DELAY,1852)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_outputreg0_q <= $unsigned(redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_mem_q);
        end
    end

    // i_new_case_assign4439_emscripten_compute_dom_pk_code814(MUX,460)@44
    assign i_new_case_assign4439_emscripten_compute_dom_pk_code814_s = redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_q;
    always @(i_new_case_assign4439_emscripten_compute_dom_pk_code814_s or i_select1702_emscripten_compute_dom_pk_code810_q or redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_outputreg0_q)
    begin
        unique case (i_new_case_assign4439_emscripten_compute_dom_pk_code814_s)
            1'b0 : i_new_case_assign4439_emscripten_compute_dom_pk_code814_q = i_select1702_emscripten_compute_dom_pk_code810_q;
            1'b1 : i_new_case_assign4439_emscripten_compute_dom_pk_code814_q = redist93_sync_together933_aunroll_x_in_c1_eni237_147_tpl_9_outputreg0_q;
            default : i_new_case_assign4439_emscripten_compute_dom_pk_code814_q = 32'b0;
        endcase
    end

    // c_i32_1566890641915(CONSTANT,7)
    assign c_i32_1566890641915_q = $unsigned(32'b01011101011001001101101010010001);

    // dupName_409_comparator_x(LOGICAL,1022)@36 + 1
    assign dupName_409_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_1566890641915_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_409_comparator_x_delay ( .xin(dupName_409_comparator_x_qi), .xout(dupName_409_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist201_dupName_409_comparator_x_q_8(DELAY,1357)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist201_dupName_409_comparator_x_q_8 ( .xin(dupName_409_comparator_x_q), .xout(redist201_dupName_409_comparator_x_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_notEnable(LOGICAL,1848)
    assign redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_nor(LOGICAL,1849)
    assign redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_nor_q = ~ (redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_notEnable_q | redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_sticky_ena_q);

    // redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_last(CONSTANT,1845)
    assign redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_cmp(LOGICAL,1846)
    assign redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_cmp_b = {1'b0, redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_q};
    assign redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_cmp_q = $unsigned(redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_last_q == redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_cmpReg(REG,1847)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_cmpReg_q <= $unsigned(redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_cmp_q);
        end
    end

    // redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_sticky_ena(REG,1850)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_nor_q == 1'b1)
        begin
            redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_sticky_ena_q <= $unsigned(redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_cmpReg_q);
        end
    end

    // redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_enaAnd(LOGICAL,1851)
    assign redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_enaAnd_q = redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_sticky_ena_q & VCC_q;

    // redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt(COUNTER,1843)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_i <= 3'd0;
            redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_i == 3'd5)
            begin
                redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_i <= $unsigned(redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_i <= $unsigned(redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_q = redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_i[2:0];

    // redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_wraddr(REG,1844)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_wraddr_q <= $unsigned(redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_q);
        end
    end

    // redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem(DUALMEM,1842)
    assign redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_ia = $unsigned(in_c1_eni237_146_tpl);
    assign redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_aa = redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_wraddr_q;
    assign redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_ab = redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_rdcnt_q;
    assign redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_dmem (
        .clocken1(redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_aa),
        .data_a(redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_ab),
        .q_b(redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_q = redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_iq[31:0];

    // redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_outputreg0(DELAY,1841)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_outputreg0_q <= $unsigned(redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_mem_q);
        end
    end

    // i_new_case_assign4438_emscripten_compute_dom_pk_code813(MUX,459)@44
    assign i_new_case_assign4438_emscripten_compute_dom_pk_code813_s = redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_q;
    always @(i_new_case_assign4438_emscripten_compute_dom_pk_code813_s or i_select1702_emscripten_compute_dom_pk_code810_q or redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_outputreg0_q)
    begin
        unique case (i_new_case_assign4438_emscripten_compute_dom_pk_code813_s)
            1'b0 : i_new_case_assign4438_emscripten_compute_dom_pk_code813_q = i_select1702_emscripten_compute_dom_pk_code810_q;
            1'b1 : i_new_case_assign4438_emscripten_compute_dom_pk_code813_q = redist92_sync_together933_aunroll_x_in_c1_eni237_146_tpl_9_outputreg0_q;
            default : i_new_case_assign4438_emscripten_compute_dom_pk_code813_q = 32'b0;
        endcase
    end

    // c_i32_921397876914(CONSTANT,43)
    assign c_i32_921397876914_q = $unsigned(32'b11001001000101001001010110001100);

    // dupName_408_comparator_x(LOGICAL,1021)@36 + 1
    assign dupName_408_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_921397876914_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_408_comparator_x_delay ( .xin(dupName_408_comparator_x_qi), .xout(dupName_408_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist202_dupName_408_comparator_x_q_8(DELAY,1358)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist202_dupName_408_comparator_x_q_8 ( .xin(dupName_408_comparator_x_q), .xout(redist202_dupName_408_comparator_x_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_notEnable(LOGICAL,1870)
    assign redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_nor(LOGICAL,1871)
    assign redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_nor_q = ~ (redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_notEnable_q | redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_sticky_ena_q);

    // redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_last(CONSTANT,1867)
    assign redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_cmp(LOGICAL,1868)
    assign redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_cmp_b = {1'b0, redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_q};
    assign redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_cmp_q = $unsigned(redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_last_q == redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_cmpReg(REG,1869)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_cmpReg_q <= $unsigned(redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_cmp_q);
        end
    end

    // redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_sticky_ena(REG,1872)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_nor_q == 1'b1)
        begin
            redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_sticky_ena_q <= $unsigned(redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_cmpReg_q);
        end
    end

    // redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_enaAnd(LOGICAL,1873)
    assign redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_enaAnd_q = redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_sticky_ena_q & VCC_q;

    // redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt(COUNTER,1865)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_i <= 3'd0;
            redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_i == 3'd5)
            begin
                redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_i <= $unsigned(redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_i <= $unsigned(redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_q = redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_i[2:0];

    // redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_wraddr(REG,1866)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_wraddr_q <= $unsigned(redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_q);
        end
    end

    // redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem(DUALMEM,1864)
    assign redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_ia = $unsigned(in_c1_eni237_148_tpl);
    assign redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_aa = redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_wraddr_q;
    assign redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_ab = redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_rdcnt_q;
    assign redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_dmem (
        .clocken1(redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_aa),
        .data_a(redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_ab),
        .q_b(redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_q = redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_iq[31:0];

    // redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_outputreg0(DELAY,1863)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_outputreg0_q <= $unsigned(redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_mem_q);
        end
    end

    // i_new_case_assign4440_emscripten_compute_dom_pk_code815(MUX,461)@44
    assign i_new_case_assign4440_emscripten_compute_dom_pk_code815_s = redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_q;
    always @(i_new_case_assign4440_emscripten_compute_dom_pk_code815_s or i_select1702_emscripten_compute_dom_pk_code810_q or redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_outputreg0_q)
    begin
        unique case (i_new_case_assign4440_emscripten_compute_dom_pk_code815_s)
            1'b0 : i_new_case_assign4440_emscripten_compute_dom_pk_code815_q = i_select1702_emscripten_compute_dom_pk_code810_q;
            1'b1 : i_new_case_assign4440_emscripten_compute_dom_pk_code815_q = redist94_sync_together933_aunroll_x_in_c1_eni237_148_tpl_9_outputreg0_q;
            default : i_new_case_assign4440_emscripten_compute_dom_pk_code815_q = 32'b0;
        endcase
    end

    // c_i32_978927748913(CONSTANT,47)
    assign c_i32_978927748913_q = $unsigned(32'b11000101101001101011111101111100);

    // dupName_407_comparator_x(LOGICAL,1020)@36 + 1
    assign dupName_407_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_978927748913_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_407_comparator_x_delay ( .xin(dupName_407_comparator_x_qi), .xout(dupName_407_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist203_dupName_407_comparator_x_q_8(DELAY,1359)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist203_dupName_407_comparator_x_q_8 ( .xin(dupName_407_comparator_x_q), .xout(redist203_dupName_407_comparator_x_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_notEnable(LOGICAL,1826)
    assign redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_nor(LOGICAL,1827)
    assign redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_nor_q = ~ (redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_notEnable_q | redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_sticky_ena_q);

    // redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_last(CONSTANT,1823)
    assign redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_cmp(LOGICAL,1824)
    assign redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_cmp_b = {1'b0, redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_q};
    assign redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_cmp_q = $unsigned(redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_last_q == redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_cmpReg(REG,1825)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_cmpReg_q <= $unsigned(redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_cmp_q);
        end
    end

    // redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_sticky_ena(REG,1828)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_nor_q == 1'b1)
        begin
            redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_sticky_ena_q <= $unsigned(redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_cmpReg_q);
        end
    end

    // redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_enaAnd(LOGICAL,1829)
    assign redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_enaAnd_q = redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_sticky_ena_q & VCC_q;

    // redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt(COUNTER,1821)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_i <= 3'd0;
            redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_i == 3'd5)
            begin
                redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_i <= $unsigned(redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_i <= $unsigned(redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_q = redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_i[2:0];

    // redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_wraddr(REG,1822)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_wraddr_q <= $unsigned(redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_q);
        end
    end

    // redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem(DUALMEM,1820)
    assign redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_ia = $unsigned(in_c1_eni237_144_tpl);
    assign redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_aa = redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_wraddr_q;
    assign redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_ab = redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_rdcnt_q;
    assign redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_dmem (
        .clocken1(redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_aa),
        .data_a(redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_ab),
        .q_b(redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_q = redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_iq[31:0];

    // redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_outputreg0(DELAY,1819)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_outputreg0_q <= $unsigned(redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_mem_q);
        end
    end

    // i_new_case_assign4436_emscripten_compute_dom_pk_code811(MUX,457)@44
    assign i_new_case_assign4436_emscripten_compute_dom_pk_code811_s = redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_q;
    always @(i_new_case_assign4436_emscripten_compute_dom_pk_code811_s or i_select1702_emscripten_compute_dom_pk_code810_q or redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_outputreg0_q)
    begin
        unique case (i_new_case_assign4436_emscripten_compute_dom_pk_code811_s)
            1'b0 : i_new_case_assign4436_emscripten_compute_dom_pk_code811_q = i_select1702_emscripten_compute_dom_pk_code810_q;
            1'b1 : i_new_case_assign4436_emscripten_compute_dom_pk_code811_q = redist90_sync_together933_aunroll_x_in_c1_eni237_144_tpl_9_outputreg0_q;
            default : i_new_case_assign4436_emscripten_compute_dom_pk_code811_q = 32'b0;
        endcase
    end

    // c_i32_1191516357912(CONSTANT,5)
    assign c_i32_1191516357912_q = $unsigned(32'b10111000111110101110011100111011);

    // dupName_406_comparator_x(LOGICAL,1019)@36 + 1
    assign dupName_406_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_1191516357912_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_406_comparator_x_delay ( .xin(dupName_406_comparator_x_qi), .xout(dupName_406_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist204_dupName_406_comparator_x_q_8(DELAY,1360)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist204_dupName_406_comparator_x_q_8 ( .xin(dupName_406_comparator_x_q), .xout(redist204_dupName_406_comparator_x_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_notEnable(LOGICAL,1903)
    assign redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_nor(LOGICAL,1904)
    assign redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_nor_q = ~ (redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_notEnable_q | redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_sticky_ena_q);

    // redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_last(CONSTANT,1900)
    assign redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_cmp(LOGICAL,1901)
    assign redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_cmp_b = {1'b0, redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_q};
    assign redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_cmp_q = $unsigned(redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_last_q == redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_cmpReg(REG,1902)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_cmpReg_q <= $unsigned(redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_cmp_q);
        end
    end

    // redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_sticky_ena(REG,1905)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_nor_q == 1'b1)
        begin
            redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_sticky_ena_q <= $unsigned(redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_cmpReg_q);
        end
    end

    // redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_enaAnd(LOGICAL,1906)
    assign redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_enaAnd_q = redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_sticky_ena_q & VCC_q;

    // redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt(COUNTER,1898)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_i <= 3'd0;
            redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_i == 3'd5)
            begin
                redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_i <= $unsigned(redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_i <= $unsigned(redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_q = redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_i[2:0];

    // redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_wraddr(REG,1899)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_wraddr_q <= $unsigned(redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_q);
        end
    end

    // redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem(DUALMEM,1897)
    assign redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_ia = $unsigned(in_c1_eni237_151_tpl);
    assign redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_aa = redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_wraddr_q;
    assign redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_ab = redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_rdcnt_q;
    assign redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_dmem (
        .clocken1(redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_aa),
        .data_a(redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_ab),
        .q_b(redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_q = redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_iq[31:0];

    // redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_outputreg0(DELAY,1896)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_outputreg0_q <= $unsigned(redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_mem_q);
        end
    end

    // i_new_case_assign4443_emscripten_compute_dom_pk_code818(MUX,464)@44
    assign i_new_case_assign4443_emscripten_compute_dom_pk_code818_s = redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_q;
    always @(i_new_case_assign4443_emscripten_compute_dom_pk_code818_s or i_select1702_emscripten_compute_dom_pk_code810_q or redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_outputreg0_q)
    begin
        unique case (i_new_case_assign4443_emscripten_compute_dom_pk_code818_s)
            1'b0 : i_new_case_assign4443_emscripten_compute_dom_pk_code818_q = i_select1702_emscripten_compute_dom_pk_code810_q;
            1'b1 : i_new_case_assign4443_emscripten_compute_dom_pk_code818_q = redist97_sync_together933_aunroll_x_in_c1_eni237_151_tpl_9_outputreg0_q;
            default : i_new_case_assign4443_emscripten_compute_dom_pk_code818_q = 32'b0;
        endcase
    end

    // c_i32_1830706751911(CONSTANT,14)
    assign c_i32_1830706751911_q = $unsigned(32'b10010010111000011010000111000001);

    // dupName_405_comparator_x(LOGICAL,1018)@36 + 1
    assign dupName_405_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_1830706751911_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_405_comparator_x_delay ( .xin(dupName_405_comparator_x_qi), .xout(dupName_405_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist205_dupName_405_comparator_x_q_8(DELAY,1361)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist205_dupName_405_comparator_x_q_8 ( .xin(dupName_405_comparator_x_q), .xout(redist205_dupName_405_comparator_x_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_notEnable(LOGICAL,1881)
    assign redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_nor(LOGICAL,1882)
    assign redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_nor_q = ~ (redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_notEnable_q | redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_sticky_ena_q);

    // redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_last(CONSTANT,1878)
    assign redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_cmp(LOGICAL,1879)
    assign redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_cmp_b = {1'b0, redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_q};
    assign redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_cmp_q = $unsigned(redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_last_q == redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_cmpReg(REG,1880)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_cmpReg_q <= $unsigned(redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_cmp_q);
        end
    end

    // redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_sticky_ena(REG,1883)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_nor_q == 1'b1)
        begin
            redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_sticky_ena_q <= $unsigned(redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_cmpReg_q);
        end
    end

    // redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_enaAnd(LOGICAL,1884)
    assign redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_enaAnd_q = redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_sticky_ena_q & VCC_q;

    // redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt(COUNTER,1876)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_i <= 3'd0;
            redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_i == 3'd5)
            begin
                redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_i <= $unsigned(redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_i <= $unsigned(redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_q = redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_i[2:0];

    // redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_wraddr(REG,1877)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_wraddr_q <= $unsigned(redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_q);
        end
    end

    // redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem(DUALMEM,1875)
    assign redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_ia = $unsigned(in_c1_eni237_149_tpl);
    assign redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_aa = redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_wraddr_q;
    assign redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_ab = redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_rdcnt_q;
    assign redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_dmem (
        .clocken1(redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_aa),
        .data_a(redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_ab),
        .q_b(redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_q = redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_iq[31:0];

    // redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_outputreg0(DELAY,1874)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_outputreg0_q <= $unsigned(redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_mem_q);
        end
    end

    // i_new_case_assign4441_emscripten_compute_dom_pk_code816(MUX,462)@44
    assign i_new_case_assign4441_emscripten_compute_dom_pk_code816_s = redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_q;
    always @(i_new_case_assign4441_emscripten_compute_dom_pk_code816_s or i_select1702_emscripten_compute_dom_pk_code810_q or redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_outputreg0_q)
    begin
        unique case (i_new_case_assign4441_emscripten_compute_dom_pk_code816_s)
            1'b0 : i_new_case_assign4441_emscripten_compute_dom_pk_code816_q = i_select1702_emscripten_compute_dom_pk_code810_q;
            1'b1 : i_new_case_assign4441_emscripten_compute_dom_pk_code816_q = redist95_sync_together933_aunroll_x_in_c1_eni237_149_tpl_9_outputreg0_q;
            default : i_new_case_assign4441_emscripten_compute_dom_pk_code816_q = 32'b0;
        endcase
    end

    // c_i32_1830771656910(CONSTANT,17)
    assign c_i32_1830771656910_q = $unsigned(32'b10010010111000001010010000111000);

    // dupName_404_comparator_x(LOGICAL,1017)@36 + 1
    assign dupName_404_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_1830771656910_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_404_comparator_x_delay ( .xin(dupName_404_comparator_x_qi), .xout(dupName_404_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist206_dupName_404_comparator_x_q_8(DELAY,1362)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist206_dupName_404_comparator_x_q_8 ( .xin(dupName_404_comparator_x_q), .xout(redist206_dupName_404_comparator_x_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_notEnable(LOGICAL,1837)
    assign redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_nor(LOGICAL,1838)
    assign redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_nor_q = ~ (redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_notEnable_q | redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_sticky_ena_q);

    // redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_last(CONSTANT,1834)
    assign redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_cmp(LOGICAL,1835)
    assign redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_cmp_b = {1'b0, redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_q};
    assign redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_cmp_q = $unsigned(redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_last_q == redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_cmpReg(REG,1836)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_cmpReg_q <= $unsigned(redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_cmp_q);
        end
    end

    // redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_sticky_ena(REG,1839)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_nor_q == 1'b1)
        begin
            redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_sticky_ena_q <= $unsigned(redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_cmpReg_q);
        end
    end

    // redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_enaAnd(LOGICAL,1840)
    assign redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_enaAnd_q = redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_sticky_ena_q & VCC_q;

    // redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt(COUNTER,1832)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_i <= 3'd0;
            redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_i == 3'd5)
            begin
                redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_i <= $unsigned(redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_i <= $unsigned(redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_q = redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_i[2:0];

    // redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_wraddr(REG,1833)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_wraddr_q <= $unsigned(redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_q);
        end
    end

    // redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem(DUALMEM,1831)
    assign redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_ia = $unsigned(in_c1_eni237_145_tpl);
    assign redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_aa = redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_wraddr_q;
    assign redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_ab = redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_rdcnt_q;
    assign redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_dmem (
        .clocken1(redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_aa),
        .data_a(redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_ab),
        .q_b(redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_q = redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_iq[31:0];

    // redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_outputreg0(DELAY,1830)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_outputreg0_q <= $unsigned(redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_mem_q);
        end
    end

    // i_new_case_assign4437_emscripten_compute_dom_pk_code812(MUX,458)@44
    assign i_new_case_assign4437_emscripten_compute_dom_pk_code812_s = redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_q;
    always @(i_new_case_assign4437_emscripten_compute_dom_pk_code812_s or i_select1702_emscripten_compute_dom_pk_code810_q or redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_outputreg0_q)
    begin
        unique case (i_new_case_assign4437_emscripten_compute_dom_pk_code812_s)
            1'b0 : i_new_case_assign4437_emscripten_compute_dom_pk_code812_q = i_select1702_emscripten_compute_dom_pk_code810_q;
            1'b1 : i_new_case_assign4437_emscripten_compute_dom_pk_code812_q = redist91_sync_together933_aunroll_x_in_c1_eni237_145_tpl_9_outputreg0_q;
            default : i_new_case_assign4437_emscripten_compute_dom_pk_code812_q = 32'b0;
        endcase
    end

    // c_i32_1830773579909(CONSTANT,18)
    assign c_i32_1830773579909_q = $unsigned(32'b10010010111000001001110010110101);

    // dupName_403_comparator_x(LOGICAL,1016)@36 + 1
    assign dupName_403_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_1830773579909_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_403_comparator_x_delay ( .xin(dupName_403_comparator_x_qi), .xout(dupName_403_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist207_dupName_403_comparator_x_q_8(DELAY,1363)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist207_dupName_403_comparator_x_q_8 ( .xin(dupName_403_comparator_x_q), .xout(redist207_dupName_403_comparator_x_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v8i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_349s_case_stmt5857_emscripten_compute_dom_pk_code820(SELECTOR,401)@44
    always @(redist207_dupName_403_comparator_x_q_8_q or i_new_case_assign4437_emscripten_compute_dom_pk_code812_q or redist206_dupName_404_comparator_x_q_8_q or i_new_case_assign4441_emscripten_compute_dom_pk_code816_q or redist205_dupName_405_comparator_x_q_8_q or i_new_case_assign4443_emscripten_compute_dom_pk_code818_q or redist204_dupName_406_comparator_x_q_8_q or i_new_case_assign4436_emscripten_compute_dom_pk_code811_q or redist203_dupName_407_comparator_x_q_8_q or i_new_case_assign4440_emscripten_compute_dom_pk_code815_q or redist202_dupName_408_comparator_x_q_8_q or i_new_case_assign4438_emscripten_compute_dom_pk_code813_q or redist201_dupName_409_comparator_x_q_8_q or i_new_case_assign4439_emscripten_compute_dom_pk_code814_q or redist200_dupName_410_comparator_x_q_8_q or i_new_case_assign4442_emscripten_compute_dom_pk_code817_q or i_select1702_emscripten_compute_dom_pk_code810_q)
    begin
        i_llvm_fpga_case_i32_i32_v8i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_349s_case_stmt5857_emscripten_compute_dom_pk_code820_q = i_select1702_emscripten_compute_dom_pk_code810_q;
        if (redist200_dupName_410_comparator_x_q_8_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v8i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_349s_case_stmt5857_emscripten_compute_dom_pk_code820_q = i_new_case_assign4442_emscripten_compute_dom_pk_code817_q;
        end
        if (redist201_dupName_409_comparator_x_q_8_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v8i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_349s_case_stmt5857_emscripten_compute_dom_pk_code820_q = i_new_case_assign4439_emscripten_compute_dom_pk_code814_q;
        end
        if (redist202_dupName_408_comparator_x_q_8_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v8i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_349s_case_stmt5857_emscripten_compute_dom_pk_code820_q = i_new_case_assign4438_emscripten_compute_dom_pk_code813_q;
        end
        if (redist203_dupName_407_comparator_x_q_8_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v8i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_349s_case_stmt5857_emscripten_compute_dom_pk_code820_q = i_new_case_assign4440_emscripten_compute_dom_pk_code815_q;
        end
        if (redist204_dupName_406_comparator_x_q_8_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v8i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_349s_case_stmt5857_emscripten_compute_dom_pk_code820_q = i_new_case_assign4436_emscripten_compute_dom_pk_code811_q;
        end
        if (redist205_dupName_405_comparator_x_q_8_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v8i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_349s_case_stmt5857_emscripten_compute_dom_pk_code820_q = i_new_case_assign4443_emscripten_compute_dom_pk_code818_q;
        end
        if (redist206_dupName_404_comparator_x_q_8_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v8i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_349s_case_stmt5857_emscripten_compute_dom_pk_code820_q = i_new_case_assign4441_emscripten_compute_dom_pk_code816_q;
        end
        if (redist207_dupName_403_comparator_x_q_8_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v8i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_349s_case_stmt5857_emscripten_compute_dom_pk_code820_q = i_new_case_assign4437_emscripten_compute_dom_pk_code812_q;
        end
    end

    // redist98_sync_together933_aunroll_x_in_c1_eni237_152_tpl_9(DELAY,1254)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist98_sync_together933_aunroll_x_in_c1_eni237_152_tpl_9 ( .xin(in_c1_eni237_152_tpl), .xout(redist98_sync_together933_aunroll_x_in_c1_eni237_152_tpl_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1805_emscripten_compute_dom_pk_code821(MUX,574)@44
    assign i_select1805_emscripten_compute_dom_pk_code821_s = redist98_sync_together933_aunroll_x_in_c1_eni237_152_tpl_9_q;
    always @(i_select1805_emscripten_compute_dom_pk_code821_s or i_llvm_fpga_case_i32_i32_v8i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_349s_case_stmt5857_emscripten_compute_dom_pk_code820_q or redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_outputreg0_q)
    begin
        unique case (i_select1805_emscripten_compute_dom_pk_code821_s)
            1'b0 : i_select1805_emscripten_compute_dom_pk_code821_q = i_llvm_fpga_case_i32_i32_v8i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_349s_case_stmt5857_emscripten_compute_dom_pk_code820_q;
            1'b1 : i_select1805_emscripten_compute_dom_pk_code821_q = redist99_sync_together933_aunroll_x_in_c1_eni237_153_tpl_9_outputreg0_q;
            default : i_select1805_emscripten_compute_dom_pk_code821_q = 32'b0;
        endcase
    end

    // redist100_sync_together933_aunroll_x_in_c1_eni237_154_tpl_9(DELAY,1256)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist100_sync_together933_aunroll_x_in_c1_eni237_154_tpl_9 ( .xin(in_c1_eni237_154_tpl), .xout(redist100_sync_together933_aunroll_x_in_c1_eni237_154_tpl_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1816_emscripten_compute_dom_pk_code822(MUX,575)@44
    assign i_select1816_emscripten_compute_dom_pk_code822_s = redist100_sync_together933_aunroll_x_in_c1_eni237_154_tpl_9_q;
    always @(i_select1816_emscripten_compute_dom_pk_code822_s or i_select1805_emscripten_compute_dom_pk_code821_q or redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_q)
    begin
        unique case (i_select1816_emscripten_compute_dom_pk_code822_s)
            1'b0 : i_select1816_emscripten_compute_dom_pk_code822_q = i_select1805_emscripten_compute_dom_pk_code821_q;
            1'b1 : i_select1816_emscripten_compute_dom_pk_code822_q = redist101_sync_together933_aunroll_x_in_c1_eni237_155_tpl_9_mem_q;
            default : i_select1816_emscripten_compute_dom_pk_code822_q = 32'b0;
        endcase
    end

    // redist102_sync_together933_aunroll_x_in_c1_eni237_156_tpl_9(DELAY,1258)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist102_sync_together933_aunroll_x_in_c1_eni237_156_tpl_9 ( .xin(in_c1_eni237_156_tpl), .xout(redist102_sync_together933_aunroll_x_in_c1_eni237_156_tpl_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1826_emscripten_compute_dom_pk_code823(MUX,576)@44 + 1
    assign i_select1826_emscripten_compute_dom_pk_code823_s = redist102_sync_together933_aunroll_x_in_c1_eni237_156_tpl_9_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_select1826_emscripten_compute_dom_pk_code823_q <= 32'b0;
        end
        else
        begin
            unique case (i_select1826_emscripten_compute_dom_pk_code823_s)
                1'b0 : i_select1826_emscripten_compute_dom_pk_code823_q <= i_select1816_emscripten_compute_dom_pk_code822_q;
                1'b1 : i_select1826_emscripten_compute_dom_pk_code823_q <= redist103_sync_together933_aunroll_x_in_c1_eni237_157_tpl_9_mem_q;
                default : i_select1826_emscripten_compute_dom_pk_code823_q <= 32'b0;
            endcase
        end
    end

    // redist104_sync_together933_aunroll_x_in_c1_eni237_158_tpl_10(DELAY,1260)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist104_sync_together933_aunroll_x_in_c1_eni237_158_tpl_10 ( .xin(in_c1_eni237_158_tpl), .xout(redist104_sync_together933_aunroll_x_in_c1_eni237_158_tpl_10_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1836_emscripten_compute_dom_pk_code824(MUX,577)@45
    assign i_select1836_emscripten_compute_dom_pk_code824_s = redist104_sync_together933_aunroll_x_in_c1_eni237_158_tpl_10_q;
    always @(i_select1836_emscripten_compute_dom_pk_code824_s or i_select1826_emscripten_compute_dom_pk_code823_q or redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_outputreg0_q)
    begin
        unique case (i_select1836_emscripten_compute_dom_pk_code824_s)
            1'b0 : i_select1836_emscripten_compute_dom_pk_code824_q = i_select1826_emscripten_compute_dom_pk_code823_q;
            1'b1 : i_select1836_emscripten_compute_dom_pk_code824_q = redist105_sync_together933_aunroll_x_in_c1_eni237_159_tpl_10_outputreg0_q;
            default : i_select1836_emscripten_compute_dom_pk_code824_q = 32'b0;
        endcase
    end

    // redist106_sync_together933_aunroll_x_in_c1_eni237_160_tpl_10(DELAY,1262)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist106_sync_together933_aunroll_x_in_c1_eni237_160_tpl_10 ( .xin(in_c1_eni237_160_tpl), .xout(redist106_sync_together933_aunroll_x_in_c1_eni237_160_tpl_10_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1847_emscripten_compute_dom_pk_code825(MUX,578)@45
    assign i_select1847_emscripten_compute_dom_pk_code825_s = redist106_sync_together933_aunroll_x_in_c1_eni237_160_tpl_10_q;
    always @(i_select1847_emscripten_compute_dom_pk_code825_s or i_select1836_emscripten_compute_dom_pk_code824_q or redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_outputreg0_q)
    begin
        unique case (i_select1847_emscripten_compute_dom_pk_code825_s)
            1'b0 : i_select1847_emscripten_compute_dom_pk_code825_q = i_select1836_emscripten_compute_dom_pk_code824_q;
            1'b1 : i_select1847_emscripten_compute_dom_pk_code825_q = redist107_sync_together933_aunroll_x_in_c1_eni237_161_tpl_10_outputreg0_q;
            default : i_select1847_emscripten_compute_dom_pk_code825_q = 32'b0;
        endcase
    end

    // redist108_sync_together933_aunroll_x_in_c1_eni237_162_tpl_10(DELAY,1264)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist108_sync_together933_aunroll_x_in_c1_eni237_162_tpl_10 ( .xin(in_c1_eni237_162_tpl), .xout(redist108_sync_together933_aunroll_x_in_c1_eni237_162_tpl_10_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1857_emscripten_compute_dom_pk_code826(MUX,579)@45
    assign i_select1857_emscripten_compute_dom_pk_code826_s = redist108_sync_together933_aunroll_x_in_c1_eni237_162_tpl_10_q;
    always @(i_select1857_emscripten_compute_dom_pk_code826_s or i_select1847_emscripten_compute_dom_pk_code825_q or redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_outputreg0_q)
    begin
        unique case (i_select1857_emscripten_compute_dom_pk_code826_s)
            1'b0 : i_select1857_emscripten_compute_dom_pk_code826_q = i_select1847_emscripten_compute_dom_pk_code825_q;
            1'b1 : i_select1857_emscripten_compute_dom_pk_code826_q = redist109_sync_together933_aunroll_x_in_c1_eni237_163_tpl_10_outputreg0_q;
            default : i_select1857_emscripten_compute_dom_pk_code826_q = 32'b0;
        endcase
    end

    // redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_notEnable(LOGICAL,2011)
    assign redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_nor(LOGICAL,2012)
    assign redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_nor_q = ~ (redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_notEnable_q | redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_sticky_ena_q);

    // redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_last(CONSTANT,2008)
    assign redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_last_q = $unsigned(4'b0110);

    // redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_cmp(LOGICAL,2009)
    assign redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_cmp_b = {1'b0, redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_rdcnt_q};
    assign redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_cmp_q = $unsigned(redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_last_q == redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_cmp_b ? 1'b1 : 1'b0);

    // redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_cmpReg(REG,2010)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_cmpReg_q <= $unsigned(redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_cmp_q);
        end
    end

    // redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_sticky_ena(REG,2013)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_nor_q == 1'b1)
        begin
            redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_sticky_ena_q <= $unsigned(redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_cmpReg_q);
        end
    end

    // redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_enaAnd(LOGICAL,2014)
    assign redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_enaAnd_q = redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_sticky_ena_q & VCC_q;

    // redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_rdcnt(COUNTER,2006)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_rdcnt_i <= $unsigned(redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_rdcnt_q = redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_rdcnt_i[2:0];

    // redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_wraddr(REG,2007)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_wraddr_q <= $unsigned(redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_rdcnt_q);
        end
    end

    // redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem(DUALMEM,2005)
    assign redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_ia = $unsigned(in_c1_eni237_167_tpl);
    assign redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_aa = redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_wraddr_q;
    assign redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_ab = redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_rdcnt_q;
    assign redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_dmem (
        .clocken1(redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_aa),
        .data_a(redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_ab),
        .q_b(redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_q = redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_iq[31:0];

    // redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_outputreg0(DELAY,2004)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_outputreg0_q <= '0;
        end
        else
        begin
            redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_outputreg0_q <= $unsigned(redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_mem_q);
        end
    end

    // redist4_sync_together933_aunroll_x_in_c1_eni237_3_tpl_10(DELAY,1160)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_sync_together933_aunroll_x_in_c1_eni237_3_tpl_10_q <= '0;
        end
        else
        begin
            redist4_sync_together933_aunroll_x_in_c1_eni237_3_tpl_10_q <= $unsigned(redist3_sync_together933_aunroll_x_in_c1_eni237_3_tpl_9_q);
        end
    end

    // i_new_case_assign4447_emscripten_compute_dom_pk_code830(MUX,468)@45
    assign i_new_case_assign4447_emscripten_compute_dom_pk_code830_s = redist4_sync_together933_aunroll_x_in_c1_eni237_3_tpl_10_q;
    always @(i_new_case_assign4447_emscripten_compute_dom_pk_code830_s or i_select1857_emscripten_compute_dom_pk_code826_q or redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_outputreg0_q)
    begin
        unique case (i_new_case_assign4447_emscripten_compute_dom_pk_code830_s)
            1'b0 : i_new_case_assign4447_emscripten_compute_dom_pk_code830_q = i_select1857_emscripten_compute_dom_pk_code826_q;
            1'b1 : i_new_case_assign4447_emscripten_compute_dom_pk_code830_q = redist113_sync_together933_aunroll_x_in_c1_eni237_167_tpl_10_outputreg0_q;
            default : i_new_case_assign4447_emscripten_compute_dom_pk_code830_q = 32'b0;
        endcase
    end

    // c_i32_918500749922(CONSTANT,41)
    assign c_i32_918500749922_q = $unsigned(32'b00110110101111110011010110001101);

    // dupName_416_comparator_x(LOGICAL,1029)@36 + 1
    assign dupName_416_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_918500749922_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_416_comparator_x_delay ( .xin(dupName_416_comparator_x_qi), .xout(dupName_416_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist194_dupName_416_comparator_x_q_9(DELAY,1350)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist194_dupName_416_comparator_x_q_9 ( .xin(dupName_416_comparator_x_q), .xout(redist194_dupName_416_comparator_x_q_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_notEnable(LOGICAL,1989)
    assign redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_nor(LOGICAL,1990)
    assign redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_nor_q = ~ (redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_notEnable_q | redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_sticky_ena_q);

    // redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_last(CONSTANT,1986)
    assign redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_last_q = $unsigned(4'b0110);

    // redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_cmp(LOGICAL,1987)
    assign redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_cmp_b = {1'b0, redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_rdcnt_q};
    assign redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_cmp_q = $unsigned(redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_last_q == redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_cmp_b ? 1'b1 : 1'b0);

    // redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_cmpReg(REG,1988)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_cmpReg_q <= $unsigned(redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_cmp_q);
        end
    end

    // redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_sticky_ena(REG,1991)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_nor_q == 1'b1)
        begin
            redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_sticky_ena_q <= $unsigned(redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_cmpReg_q);
        end
    end

    // redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_enaAnd(LOGICAL,1992)
    assign redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_enaAnd_q = redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_sticky_ena_q & VCC_q;

    // redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_rdcnt(COUNTER,1984)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_rdcnt_i <= $unsigned(redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_rdcnt_q = redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_rdcnt_i[2:0];

    // redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_wraddr(REG,1985)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_wraddr_q <= $unsigned(redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_rdcnt_q);
        end
    end

    // redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem(DUALMEM,1983)
    assign redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_ia = $unsigned(in_c1_eni237_165_tpl);
    assign redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_aa = redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_wraddr_q;
    assign redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_ab = redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_rdcnt_q;
    assign redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_dmem (
        .clocken1(redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_aa),
        .data_a(redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_ab),
        .q_b(redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_q = redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_iq[31:0];

    // redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_outputreg0(DELAY,1982)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_outputreg0_q <= '0;
        end
        else
        begin
            redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_outputreg0_q <= $unsigned(redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_mem_q);
        end
    end

    // i_new_case_assign4445_emscripten_compute_dom_pk_code828(MUX,466)@45
    assign i_new_case_assign4445_emscripten_compute_dom_pk_code828_s = redist4_sync_together933_aunroll_x_in_c1_eni237_3_tpl_10_q;
    always @(i_new_case_assign4445_emscripten_compute_dom_pk_code828_s or i_select1857_emscripten_compute_dom_pk_code826_q or redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_outputreg0_q)
    begin
        unique case (i_new_case_assign4445_emscripten_compute_dom_pk_code828_s)
            1'b0 : i_new_case_assign4445_emscripten_compute_dom_pk_code828_q = i_select1857_emscripten_compute_dom_pk_code826_q;
            1'b1 : i_new_case_assign4445_emscripten_compute_dom_pk_code828_q = redist111_sync_together933_aunroll_x_in_c1_eni237_165_tpl_10_outputreg0_q;
            default : i_new_case_assign4445_emscripten_compute_dom_pk_code828_q = 32'b0;
        endcase
    end

    // c_i32_918496312921(CONSTANT,40)
    assign c_i32_918496312921_q = $unsigned(32'b00110110101111110010010000111000);

    // dupName_415_comparator_x(LOGICAL,1028)@36 + 1
    assign dupName_415_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_918496312921_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_415_comparator_x_delay ( .xin(dupName_415_comparator_x_qi), .xout(dupName_415_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist195_dupName_415_comparator_x_q_9(DELAY,1351)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist195_dupName_415_comparator_x_q_9 ( .xin(dupName_415_comparator_x_q), .xout(redist195_dupName_415_comparator_x_q_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_notEnable(LOGICAL,1978)
    assign redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_nor(LOGICAL,1979)
    assign redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_nor_q = ~ (redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_notEnable_q | redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_sticky_ena_q);

    // redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_last(CONSTANT,1975)
    assign redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_last_q = $unsigned(4'b0110);

    // redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_cmp(LOGICAL,1976)
    assign redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_cmp_b = {1'b0, redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_rdcnt_q};
    assign redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_cmp_q = $unsigned(redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_last_q == redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_cmp_b ? 1'b1 : 1'b0);

    // redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_cmpReg(REG,1977)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_cmpReg_q <= $unsigned(redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_cmp_q);
        end
    end

    // redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_sticky_ena(REG,1980)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_nor_q == 1'b1)
        begin
            redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_sticky_ena_q <= $unsigned(redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_cmpReg_q);
        end
    end

    // redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_enaAnd(LOGICAL,1981)
    assign redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_enaAnd_q = redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_sticky_ena_q & VCC_q;

    // redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_rdcnt(COUNTER,1973)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_rdcnt_i <= $unsigned(redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_rdcnt_q = redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_rdcnt_i[2:0];

    // redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_wraddr(REG,1974)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_wraddr_q <= $unsigned(redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_rdcnt_q);
        end
    end

    // redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem(DUALMEM,1972)
    assign redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_ia = $unsigned(in_c1_eni237_164_tpl);
    assign redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_aa = redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_wraddr_q;
    assign redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_ab = redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_rdcnt_q;
    assign redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_dmem (
        .clocken1(redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_aa),
        .data_a(redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_ab),
        .q_b(redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_q = redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_iq[31:0];

    // redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_outputreg0(DELAY,1971)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_outputreg0_q <= '0;
        end
        else
        begin
            redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_outputreg0_q <= $unsigned(redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_mem_q);
        end
    end

    // i_new_case_assign4444_emscripten_compute_dom_pk_code827(MUX,465)@45
    assign i_new_case_assign4444_emscripten_compute_dom_pk_code827_s = redist4_sync_together933_aunroll_x_in_c1_eni237_3_tpl_10_q;
    always @(i_new_case_assign4444_emscripten_compute_dom_pk_code827_s or i_select1857_emscripten_compute_dom_pk_code826_q or redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_outputreg0_q)
    begin
        unique case (i_new_case_assign4444_emscripten_compute_dom_pk_code827_s)
            1'b0 : i_new_case_assign4444_emscripten_compute_dom_pk_code827_q = i_select1857_emscripten_compute_dom_pk_code826_q;
            1'b1 : i_new_case_assign4444_emscripten_compute_dom_pk_code827_q = redist110_sync_together933_aunroll_x_in_c1_eni237_164_tpl_10_outputreg0_q;
            default : i_new_case_assign4444_emscripten_compute_dom_pk_code827_q = 32'b0;
        endcase
    end

    // c_i32_744053594920(CONSTANT,35)
    assign c_i32_744053594920_q = $unsigned(32'b00101100010110010101101101011010);

    // dupName_414_comparator_x(LOGICAL,1027)@36 + 1
    assign dupName_414_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_744053594920_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_414_comparator_x_delay ( .xin(dupName_414_comparator_x_qi), .xout(dupName_414_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist196_dupName_414_comparator_x_q_9(DELAY,1352)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist196_dupName_414_comparator_x_q_9 ( .xin(dupName_414_comparator_x_q), .xout(redist196_dupName_414_comparator_x_q_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_notEnable(LOGICAL,2032)
    assign redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_nor(LOGICAL,2033)
    assign redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_nor_q = ~ (redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_notEnable_q | redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_sticky_ena_q);

    // redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_last(CONSTANT,2029)
    assign redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_cmp(LOGICAL,2030)
    assign redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_cmp_q = $unsigned(redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_last_q == redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_cmpReg(REG,2031)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_cmpReg_q <= $unsigned(redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_cmp_q);
        end
    end

    // redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_sticky_ena(REG,2034)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_nor_q == 1'b1)
        begin
            redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_sticky_ena_q <= $unsigned(redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_cmpReg_q);
        end
    end

    // redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_enaAnd(LOGICAL,2035)
    assign redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_enaAnd_q = redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_sticky_ena_q & VCC_q;

    // redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt(COUNTER,2027)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_i <= 4'd0;
            redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_i == 4'd7)
            begin
                redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_i <= $unsigned(redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_i <= $unsigned(redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_q = redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_i[3:0];

    // redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_wraddr(REG,2028)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_wraddr_q <= $unsigned(redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_q);
        end
    end

    // redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem(DUALMEM,2026)
    assign redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_ia = $unsigned(in_c1_eni237_169_tpl);
    assign redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_aa = redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_wraddr_q;
    assign redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_ab = redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_rdcnt_q;
    assign redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_dmem (
        .clocken1(redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_aa),
        .data_a(redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_ab),
        .q_b(redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_q = redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_iq[31:0];

    // i_new_case_assign4449_emscripten_compute_dom_pk_code832(MUX,470)@45
    assign i_new_case_assign4449_emscripten_compute_dom_pk_code832_s = redist4_sync_together933_aunroll_x_in_c1_eni237_3_tpl_10_q;
    always @(i_new_case_assign4449_emscripten_compute_dom_pk_code832_s or i_select1857_emscripten_compute_dom_pk_code826_q or redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_q)
    begin
        unique case (i_new_case_assign4449_emscripten_compute_dom_pk_code832_s)
            1'b0 : i_new_case_assign4449_emscripten_compute_dom_pk_code832_q = i_select1857_emscripten_compute_dom_pk_code826_q;
            1'b1 : i_new_case_assign4449_emscripten_compute_dom_pk_code832_q = redist115_sync_together933_aunroll_x_in_c1_eni237_169_tpl_10_mem_q;
            default : i_new_case_assign4449_emscripten_compute_dom_pk_code832_q = 32'b0;
        endcase
    end

    // c_i32_654778782919(CONSTANT,33)
    assign c_i32_654778782919_q = $unsigned(32'b00100111000001110010000110011110);

    // dupName_413_comparator_x(LOGICAL,1026)@36 + 1
    assign dupName_413_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_654778782919_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_413_comparator_x_delay ( .xin(dupName_413_comparator_x_qi), .xout(dupName_413_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist197_dupName_413_comparator_x_q_9(DELAY,1353)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist197_dupName_413_comparator_x_q_9 ( .xin(dupName_413_comparator_x_q), .xout(redist197_dupName_413_comparator_x_q_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_notEnable(LOGICAL,2000)
    assign redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_nor(LOGICAL,2001)
    assign redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_nor_q = ~ (redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_notEnable_q | redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_sticky_ena_q);

    // redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_last(CONSTANT,1997)
    assign redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_last_q = $unsigned(4'b0110);

    // redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_cmp(LOGICAL,1998)
    assign redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_cmp_b = {1'b0, redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_rdcnt_q};
    assign redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_cmp_q = $unsigned(redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_last_q == redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_cmp_b ? 1'b1 : 1'b0);

    // redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_cmpReg(REG,1999)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_cmpReg_q <= $unsigned(redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_cmp_q);
        end
    end

    // redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_sticky_ena(REG,2002)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_nor_q == 1'b1)
        begin
            redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_sticky_ena_q <= $unsigned(redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_cmpReg_q);
        end
    end

    // redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_enaAnd(LOGICAL,2003)
    assign redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_enaAnd_q = redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_sticky_ena_q & VCC_q;

    // redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_rdcnt(COUNTER,1995)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_rdcnt_i <= $unsigned(redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_rdcnt_q = redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_rdcnt_i[2:0];

    // redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_wraddr(REG,1996)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_wraddr_q <= $unsigned(redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_rdcnt_q);
        end
    end

    // redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem(DUALMEM,1994)
    assign redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_ia = $unsigned(in_c1_eni237_166_tpl);
    assign redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_aa = redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_wraddr_q;
    assign redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_ab = redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_rdcnt_q;
    assign redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_dmem (
        .clocken1(redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_aa),
        .data_a(redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_ab),
        .q_b(redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_q = redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_iq[31:0];

    // redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_outputreg0(DELAY,1993)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_outputreg0_q <= '0;
        end
        else
        begin
            redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_outputreg0_q <= $unsigned(redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_mem_q);
        end
    end

    // i_new_case_assign4446_emscripten_compute_dom_pk_code829(MUX,467)@45
    assign i_new_case_assign4446_emscripten_compute_dom_pk_code829_s = redist4_sync_together933_aunroll_x_in_c1_eni237_3_tpl_10_q;
    always @(i_new_case_assign4446_emscripten_compute_dom_pk_code829_s or i_select1857_emscripten_compute_dom_pk_code826_q or redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_outputreg0_q)
    begin
        unique case (i_new_case_assign4446_emscripten_compute_dom_pk_code829_s)
            1'b0 : i_new_case_assign4446_emscripten_compute_dom_pk_code829_q = i_select1857_emscripten_compute_dom_pk_code826_q;
            1'b1 : i_new_case_assign4446_emscripten_compute_dom_pk_code829_q = redist112_sync_together933_aunroll_x_in_c1_eni237_166_tpl_10_outputreg0_q;
            default : i_new_case_assign4446_emscripten_compute_dom_pk_code829_q = 32'b0;
        endcase
    end

    // c_i32_649172364918(CONSTANT,32)
    assign c_i32_649172364918_q = $unsigned(32'b00100110101100011001010110001100);

    // dupName_412_comparator_x(LOGICAL,1025)@36 + 1
    assign dupName_412_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_649172364918_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_412_comparator_x_delay ( .xin(dupName_412_comparator_x_qi), .xout(dupName_412_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist198_dupName_412_comparator_x_q_9(DELAY,1354)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist198_dupName_412_comparator_x_q_9 ( .xin(dupName_412_comparator_x_q), .xout(redist198_dupName_412_comparator_x_q_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_notEnable(LOGICAL,2022)
    assign redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_nor(LOGICAL,2023)
    assign redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_nor_q = ~ (redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_notEnable_q | redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_sticky_ena_q);

    // redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_last(CONSTANT,2019)
    assign redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_last_q = $unsigned(4'b0110);

    // redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_cmp(LOGICAL,2020)
    assign redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_cmp_b = {1'b0, redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_rdcnt_q};
    assign redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_cmp_q = $unsigned(redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_last_q == redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_cmp_b ? 1'b1 : 1'b0);

    // redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_cmpReg(REG,2021)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_cmpReg_q <= $unsigned(redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_cmp_q);
        end
    end

    // redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_sticky_ena(REG,2024)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_nor_q == 1'b1)
        begin
            redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_sticky_ena_q <= $unsigned(redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_cmpReg_q);
        end
    end

    // redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_enaAnd(LOGICAL,2025)
    assign redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_enaAnd_q = redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_sticky_ena_q & VCC_q;

    // redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_rdcnt(COUNTER,2017)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_rdcnt_i <= $unsigned(redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_rdcnt_q = redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_rdcnt_i[2:0];

    // redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_wraddr(REG,2018)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_wraddr_q <= $unsigned(redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_rdcnt_q);
        end
    end

    // redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem(DUALMEM,2016)
    assign redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_ia = $unsigned(in_c1_eni237_168_tpl);
    assign redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_aa = redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_wraddr_q;
    assign redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_ab = redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_rdcnt_q;
    assign redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_dmem (
        .clocken1(redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_aa),
        .data_a(redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_ab),
        .q_b(redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_q = redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_iq[31:0];

    // redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_outputreg0(DELAY,2015)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_outputreg0_q <= '0;
        end
        else
        begin
            redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_outputreg0_q <= $unsigned(redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_mem_q);
        end
    end

    // i_new_case_assign4448_emscripten_compute_dom_pk_code831(MUX,469)@45
    assign i_new_case_assign4448_emscripten_compute_dom_pk_code831_s = redist4_sync_together933_aunroll_x_in_c1_eni237_3_tpl_10_q;
    always @(i_new_case_assign4448_emscripten_compute_dom_pk_code831_s or i_select1857_emscripten_compute_dom_pk_code826_q or redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_outputreg0_q)
    begin
        unique case (i_new_case_assign4448_emscripten_compute_dom_pk_code831_s)
            1'b0 : i_new_case_assign4448_emscripten_compute_dom_pk_code831_q = i_select1857_emscripten_compute_dom_pk_code826_q;
            1'b1 : i_new_case_assign4448_emscripten_compute_dom_pk_code831_q = redist114_sync_together933_aunroll_x_in_c1_eni237_168_tpl_10_outputreg0_q;
            default : i_new_case_assign4448_emscripten_compute_dom_pk_code831_q = 32'b0;
        endcase
    end

    // c_i32_1830767219917(CONSTANT,16)
    assign c_i32_1830767219917_q = $unsigned(32'b10010010111000001011010110001101);

    // dupName_411_comparator_x(LOGICAL,1024)@36 + 1
    assign dupName_411_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_1830767219917_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_411_comparator_x_delay ( .xin(dupName_411_comparator_x_qi), .xout(dupName_411_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist199_dupName_411_comparator_x_q_9(DELAY,1355)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist199_dupName_411_comparator_x_q_9 ( .xin(dupName_411_comparator_x_q), .xout(redist199_dupName_411_comparator_x_q_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5864_emscripten_compute_dom_pk_code834(SELECTOR,400)@45
    always @(redist199_dupName_411_comparator_x_q_9_q or i_new_case_assign4448_emscripten_compute_dom_pk_code831_q or redist198_dupName_412_comparator_x_q_9_q or i_new_case_assign4446_emscripten_compute_dom_pk_code829_q or redist197_dupName_413_comparator_x_q_9_q or i_new_case_assign4449_emscripten_compute_dom_pk_code832_q or redist196_dupName_414_comparator_x_q_9_q or i_new_case_assign4444_emscripten_compute_dom_pk_code827_q or redist195_dupName_415_comparator_x_q_9_q or i_new_case_assign4445_emscripten_compute_dom_pk_code828_q or redist194_dupName_416_comparator_x_q_9_q or i_new_case_assign4447_emscripten_compute_dom_pk_code830_q or i_select1857_emscripten_compute_dom_pk_code826_q)
    begin
        i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5864_emscripten_compute_dom_pk_code834_q = i_select1857_emscripten_compute_dom_pk_code826_q;
        if (redist194_dupName_416_comparator_x_q_9_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5864_emscripten_compute_dom_pk_code834_q = i_new_case_assign4447_emscripten_compute_dom_pk_code830_q;
        end
        if (redist195_dupName_415_comparator_x_q_9_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5864_emscripten_compute_dom_pk_code834_q = i_new_case_assign4445_emscripten_compute_dom_pk_code828_q;
        end
        if (redist196_dupName_414_comparator_x_q_9_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5864_emscripten_compute_dom_pk_code834_q = i_new_case_assign4444_emscripten_compute_dom_pk_code827_q;
        end
        if (redist197_dupName_413_comparator_x_q_9_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5864_emscripten_compute_dom_pk_code834_q = i_new_case_assign4449_emscripten_compute_dom_pk_code832_q;
        end
        if (redist198_dupName_412_comparator_x_q_9_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5864_emscripten_compute_dom_pk_code834_q = i_new_case_assign4446_emscripten_compute_dom_pk_code829_q;
        end
        if (redist199_dupName_411_comparator_x_q_9_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5864_emscripten_compute_dom_pk_code834_q = i_new_case_assign4448_emscripten_compute_dom_pk_code831_q;
        end
    end

    // redist116_sync_together933_aunroll_x_in_c1_eni237_170_tpl_10(DELAY,1272)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist116_sync_together933_aunroll_x_in_c1_eni237_170_tpl_10 ( .xin(in_c1_eni237_170_tpl), .xout(redist116_sync_together933_aunroll_x_in_c1_eni237_170_tpl_10_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1935_emscripten_compute_dom_pk_code835(MUX,580)@45 + 1
    assign i_select1935_emscripten_compute_dom_pk_code835_s = redist116_sync_together933_aunroll_x_in_c1_eni237_170_tpl_10_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_select1935_emscripten_compute_dom_pk_code835_q <= 32'b0;
        end
        else
        begin
            unique case (i_select1935_emscripten_compute_dom_pk_code835_s)
                1'b0 : i_select1935_emscripten_compute_dom_pk_code835_q <= i_llvm_fpga_case_i32_i32_v6i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_342s_case_stmt5864_emscripten_compute_dom_pk_code834_q;
                1'b1 : i_select1935_emscripten_compute_dom_pk_code835_q <= redist117_sync_together933_aunroll_x_in_c1_eni237_171_tpl_10_mem_q;
                default : i_select1935_emscripten_compute_dom_pk_code835_q <= 32'b0;
            endcase
        end
    end

    // redist118_sync_together933_aunroll_x_in_c1_eni237_172_tpl_11(DELAY,1274)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist118_sync_together933_aunroll_x_in_c1_eni237_172_tpl_11 ( .xin(in_c1_eni237_172_tpl), .xout(redist118_sync_together933_aunroll_x_in_c1_eni237_172_tpl_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1945_emscripten_compute_dom_pk_code836(MUX,581)@46
    assign i_select1945_emscripten_compute_dom_pk_code836_s = redist118_sync_together933_aunroll_x_in_c1_eni237_172_tpl_11_q;
    always @(i_select1945_emscripten_compute_dom_pk_code836_s or i_select1935_emscripten_compute_dom_pk_code835_q or redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_outputreg0_q)
    begin
        unique case (i_select1945_emscripten_compute_dom_pk_code836_s)
            1'b0 : i_select1945_emscripten_compute_dom_pk_code836_q = i_select1935_emscripten_compute_dom_pk_code835_q;
            1'b1 : i_select1945_emscripten_compute_dom_pk_code836_q = redist119_sync_together933_aunroll_x_in_c1_eni237_173_tpl_11_outputreg0_q;
            default : i_select1945_emscripten_compute_dom_pk_code836_q = 32'b0;
        endcase
    end

    // redist120_sync_together933_aunroll_x_in_c1_eni237_174_tpl_11(DELAY,1276)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist120_sync_together933_aunroll_x_in_c1_eni237_174_tpl_11 ( .xin(in_c1_eni237_174_tpl), .xout(redist120_sync_together933_aunroll_x_in_c1_eni237_174_tpl_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1955_emscripten_compute_dom_pk_code837(MUX,582)@46
    assign i_select1955_emscripten_compute_dom_pk_code837_s = redist120_sync_together933_aunroll_x_in_c1_eni237_174_tpl_11_q;
    always @(i_select1955_emscripten_compute_dom_pk_code837_s or i_select1945_emscripten_compute_dom_pk_code836_q or redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_outputreg0_q)
    begin
        unique case (i_select1955_emscripten_compute_dom_pk_code837_s)
            1'b0 : i_select1955_emscripten_compute_dom_pk_code837_q = i_select1945_emscripten_compute_dom_pk_code836_q;
            1'b1 : i_select1955_emscripten_compute_dom_pk_code837_q = redist121_sync_together933_aunroll_x_in_c1_eni237_175_tpl_11_outputreg0_q;
            default : i_select1955_emscripten_compute_dom_pk_code837_q = 32'b0;
        endcase
    end

    // redist122_sync_together933_aunroll_x_in_c1_eni237_176_tpl_11(DELAY,1278)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist122_sync_together933_aunroll_x_in_c1_eni237_176_tpl_11 ( .xin(in_c1_eni237_176_tpl), .xout(redist122_sync_together933_aunroll_x_in_c1_eni237_176_tpl_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1966_emscripten_compute_dom_pk_code838(MUX,583)@46
    assign i_select1966_emscripten_compute_dom_pk_code838_s = redist122_sync_together933_aunroll_x_in_c1_eni237_176_tpl_11_q;
    always @(i_select1966_emscripten_compute_dom_pk_code838_s or i_select1955_emscripten_compute_dom_pk_code837_q or redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_outputreg0_q)
    begin
        unique case (i_select1966_emscripten_compute_dom_pk_code838_s)
            1'b0 : i_select1966_emscripten_compute_dom_pk_code838_q = i_select1955_emscripten_compute_dom_pk_code837_q;
            1'b1 : i_select1966_emscripten_compute_dom_pk_code838_q = redist123_sync_together933_aunroll_x_in_c1_eni237_177_tpl_11_outputreg0_q;
            default : i_select1966_emscripten_compute_dom_pk_code838_q = 32'b0;
        endcase
    end

    // redist124_sync_together933_aunroll_x_in_c1_eni237_178_tpl_11(DELAY,1280)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist124_sync_together933_aunroll_x_in_c1_eni237_178_tpl_11 ( .xin(in_c1_eni237_178_tpl), .xout(redist124_sync_together933_aunroll_x_in_c1_eni237_178_tpl_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1976_emscripten_compute_dom_pk_code839(MUX,584)@46
    assign i_select1976_emscripten_compute_dom_pk_code839_s = redist124_sync_together933_aunroll_x_in_c1_eni237_178_tpl_11_q;
    always @(i_select1976_emscripten_compute_dom_pk_code839_s or i_select1966_emscripten_compute_dom_pk_code838_q or redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_q)
    begin
        unique case (i_select1976_emscripten_compute_dom_pk_code839_s)
            1'b0 : i_select1976_emscripten_compute_dom_pk_code839_q = i_select1966_emscripten_compute_dom_pk_code838_q;
            1'b1 : i_select1976_emscripten_compute_dom_pk_code839_q = redist125_sync_together933_aunroll_x_in_c1_eni237_179_tpl_11_mem_q;
            default : i_select1976_emscripten_compute_dom_pk_code839_q = 32'b0;
        endcase
    end

    // redist126_sync_together933_aunroll_x_in_c1_eni237_180_tpl_11(DELAY,1282)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist126_sync_together933_aunroll_x_in_c1_eni237_180_tpl_11 ( .xin(in_c1_eni237_180_tpl), .xout(redist126_sync_together933_aunroll_x_in_c1_eni237_180_tpl_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1986_emscripten_compute_dom_pk_code840(MUX,585)@46
    assign i_select1986_emscripten_compute_dom_pk_code840_s = redist126_sync_together933_aunroll_x_in_c1_eni237_180_tpl_11_q;
    always @(i_select1986_emscripten_compute_dom_pk_code840_s or i_select1976_emscripten_compute_dom_pk_code839_q or redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_q)
    begin
        unique case (i_select1986_emscripten_compute_dom_pk_code840_s)
            1'b0 : i_select1986_emscripten_compute_dom_pk_code840_q = i_select1976_emscripten_compute_dom_pk_code839_q;
            1'b1 : i_select1986_emscripten_compute_dom_pk_code840_q = redist127_sync_together933_aunroll_x_in_c1_eni237_181_tpl_11_mem_q;
            default : i_select1986_emscripten_compute_dom_pk_code840_q = 32'b0;
        endcase
    end

    // redist128_sync_together933_aunroll_x_in_c1_eni237_182_tpl_11(DELAY,1284)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist128_sync_together933_aunroll_x_in_c1_eni237_182_tpl_11 ( .xin(in_c1_eni237_182_tpl), .xout(redist128_sync_together933_aunroll_x_in_c1_eni237_182_tpl_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select1997_emscripten_compute_dom_pk_code841(MUX,586)@46
    assign i_select1997_emscripten_compute_dom_pk_code841_s = redist128_sync_together933_aunroll_x_in_c1_eni237_182_tpl_11_q;
    always @(i_select1997_emscripten_compute_dom_pk_code841_s or i_select1986_emscripten_compute_dom_pk_code840_q or redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_q)
    begin
        unique case (i_select1997_emscripten_compute_dom_pk_code841_s)
            1'b0 : i_select1997_emscripten_compute_dom_pk_code841_q = i_select1986_emscripten_compute_dom_pk_code840_q;
            1'b1 : i_select1997_emscripten_compute_dom_pk_code841_q = redist129_sync_together933_aunroll_x_in_c1_eni237_183_tpl_11_mem_q;
            default : i_select1997_emscripten_compute_dom_pk_code841_q = 32'b0;
        endcase
    end

    // redist130_sync_together933_aunroll_x_in_c1_eni237_184_tpl_11(DELAY,1286)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist130_sync_together933_aunroll_x_in_c1_eni237_184_tpl_11 ( .xin(in_c1_eni237_184_tpl), .xout(redist130_sync_together933_aunroll_x_in_c1_eni237_184_tpl_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2008_emscripten_compute_dom_pk_code842(MUX,587)@46 + 1
    assign i_select2008_emscripten_compute_dom_pk_code842_s = redist130_sync_together933_aunroll_x_in_c1_eni237_184_tpl_11_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_select2008_emscripten_compute_dom_pk_code842_q <= 32'b0;
        end
        else
        begin
            unique case (i_select2008_emscripten_compute_dom_pk_code842_s)
                1'b0 : i_select2008_emscripten_compute_dom_pk_code842_q <= i_select1997_emscripten_compute_dom_pk_code841_q;
                1'b1 : i_select2008_emscripten_compute_dom_pk_code842_q <= redist131_sync_together933_aunroll_x_in_c1_eni237_185_tpl_11_mem_q;
                default : i_select2008_emscripten_compute_dom_pk_code842_q <= 32'b0;
            endcase
        end
    end

    // redist132_sync_together933_aunroll_x_in_c1_eni237_186_tpl_12(DELAY,1288)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist132_sync_together933_aunroll_x_in_c1_eni237_186_tpl_12 ( .xin(in_c1_eni237_186_tpl), .xout(redist132_sync_together933_aunroll_x_in_c1_eni237_186_tpl_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2018_emscripten_compute_dom_pk_code843(MUX,588)@47
    assign i_select2018_emscripten_compute_dom_pk_code843_s = redist132_sync_together933_aunroll_x_in_c1_eni237_186_tpl_12_q;
    always @(i_select2018_emscripten_compute_dom_pk_code843_s or i_select2008_emscripten_compute_dom_pk_code842_q or redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_outputreg0_q)
    begin
        unique case (i_select2018_emscripten_compute_dom_pk_code843_s)
            1'b0 : i_select2018_emscripten_compute_dom_pk_code843_q = i_select2008_emscripten_compute_dom_pk_code842_q;
            1'b1 : i_select2018_emscripten_compute_dom_pk_code843_q = redist133_sync_together933_aunroll_x_in_c1_eni237_187_tpl_12_outputreg0_q;
            default : i_select2018_emscripten_compute_dom_pk_code843_q = 32'b0;
        endcase
    end

    // redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_notEnable(LOGICAL,2169)
    assign redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_nor(LOGICAL,2170)
    assign redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_nor_q = ~ (redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_notEnable_q | redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_sticky_ena_q);

    // redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_last(CONSTANT,2166)
    assign redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_cmp(LOGICAL,2167)
    assign redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_cmp_b = {1'b0, redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_q};
    assign redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_cmp_q = $unsigned(redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_last_q == redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_cmpReg(REG,2168)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_cmpReg_q <= $unsigned(redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_cmp_q);
        end
    end

    // redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_sticky_ena(REG,2171)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_nor_q == 1'b1)
        begin
            redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_sticky_ena_q <= $unsigned(redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_cmpReg_q);
        end
    end

    // redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_enaAnd(LOGICAL,2172)
    assign redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_enaAnd_q = redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_sticky_ena_q & VCC_q;

    // redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt(COUNTER,2164)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_i <= 4'd0;
            redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_i == 4'd9)
            begin
                redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_i <= $unsigned(redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_i <= $unsigned(redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_q = redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_i[3:0];

    // redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_wraddr(REG,2165)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_wraddr_q <= $unsigned(redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_q);
        end
    end

    // redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem(DUALMEM,2163)
    assign redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_ia = $unsigned(in_c1_eni237_191_tpl);
    assign redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_aa = redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_wraddr_q;
    assign redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_ab = redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_rdcnt_q;
    assign redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_dmem (
        .clocken1(redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_aa),
        .data_a(redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_ab),
        .q_b(redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_q = redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_iq[31:0];

    // redist5_sync_together933_aunroll_x_in_c1_eni237_3_tpl_12(DELAY,1161)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_sync_together933_aunroll_x_in_c1_eni237_3_tpl_12_delay_0 <= '0;
            redist5_sync_together933_aunroll_x_in_c1_eni237_3_tpl_12_q <= '0;
        end
        else
        begin
            redist5_sync_together933_aunroll_x_in_c1_eni237_3_tpl_12_delay_0 <= $unsigned(redist4_sync_together933_aunroll_x_in_c1_eni237_3_tpl_10_q);
            redist5_sync_together933_aunroll_x_in_c1_eni237_3_tpl_12_q <= redist5_sync_together933_aunroll_x_in_c1_eni237_3_tpl_12_delay_0;
        end
    end

    // i_new_case_assign4453_emscripten_compute_dom_pk_code847(MUX,474)@47
    assign i_new_case_assign4453_emscripten_compute_dom_pk_code847_s = redist5_sync_together933_aunroll_x_in_c1_eni237_3_tpl_12_q;
    always @(i_new_case_assign4453_emscripten_compute_dom_pk_code847_s or i_select2018_emscripten_compute_dom_pk_code843_q or redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_q)
    begin
        unique case (i_new_case_assign4453_emscripten_compute_dom_pk_code847_s)
            1'b0 : i_new_case_assign4453_emscripten_compute_dom_pk_code847_q = i_select2018_emscripten_compute_dom_pk_code843_q;
            1'b1 : i_new_case_assign4453_emscripten_compute_dom_pk_code847_q = redist137_sync_together933_aunroll_x_in_c1_eni237_191_tpl_12_mem_q;
            default : i_new_case_assign4453_emscripten_compute_dom_pk_code847_q = 32'b0;
        endcase
    end

    // c_i32_1171789196926(CONSTANT,4)
    assign c_i32_1171789196926_q = $unsigned(32'b01000101110110000001010110001100);

    // dupName_420_comparator_x(LOGICAL,1033)@36 + 1
    assign dupName_420_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_1171789196926_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_420_comparator_x_delay ( .xin(dupName_420_comparator_x_qi), .xout(dupName_420_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist190_dupName_420_comparator_x_q_11(DELAY,1346)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist190_dupName_420_comparator_x_q_11 ( .xin(dupName_420_comparator_x_q), .xout(redist190_dupName_420_comparator_x_q_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_notEnable(LOGICAL,2137)
    assign redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_nor(LOGICAL,2138)
    assign redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_nor_q = ~ (redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_notEnable_q | redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_sticky_ena_q);

    // redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_last(CONSTANT,2134)
    assign redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_last_q = $unsigned(5'b01000);

    // redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_cmp(LOGICAL,2135)
    assign redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_cmp_b = {1'b0, redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_q};
    assign redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_cmp_q = $unsigned(redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_last_q == redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_cmpReg(REG,2136)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_cmpReg_q <= $unsigned(redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_cmp_q);
        end
    end

    // redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_sticky_ena(REG,2139)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_nor_q == 1'b1)
        begin
            redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_sticky_ena_q <= $unsigned(redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_cmpReg_q);
        end
    end

    // redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_enaAnd(LOGICAL,2140)
    assign redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_enaAnd_q = redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_sticky_ena_q & VCC_q;

    // redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt(COUNTER,2132)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_i <= 4'd0;
            redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_i == 4'd8)
            begin
                redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_i <= $unsigned(redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_i <= $unsigned(redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_q = redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_i[3:0];

    // redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_wraddr(REG,2133)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_wraddr_q <= $unsigned(redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_q);
        end
    end

    // redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem(DUALMEM,2131)
    assign redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_ia = $unsigned(in_c1_eni237_188_tpl);
    assign redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_aa = redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_wraddr_q;
    assign redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_ab = redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_rdcnt_q;
    assign redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_dmem (
        .clocken1(redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_aa),
        .data_a(redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_ab),
        .q_b(redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_q = redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_iq[31:0];

    // redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_outputreg0(DELAY,2130)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_outputreg0_q <= '0;
        end
        else
        begin
            redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_outputreg0_q <= $unsigned(redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_mem_q);
        end
    end

    // i_new_case_assign4450_emscripten_compute_dom_pk_code844(MUX,471)@47
    assign i_new_case_assign4450_emscripten_compute_dom_pk_code844_s = redist5_sync_together933_aunroll_x_in_c1_eni237_3_tpl_12_q;
    always @(i_new_case_assign4450_emscripten_compute_dom_pk_code844_s or i_select2018_emscripten_compute_dom_pk_code843_q or redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_outputreg0_q)
    begin
        unique case (i_new_case_assign4450_emscripten_compute_dom_pk_code844_s)
            1'b0 : i_new_case_assign4450_emscripten_compute_dom_pk_code844_q = i_select2018_emscripten_compute_dom_pk_code843_q;
            1'b1 : i_new_case_assign4450_emscripten_compute_dom_pk_code844_q = redist134_sync_together933_aunroll_x_in_c1_eni237_188_tpl_12_outputreg0_q;
            default : i_new_case_assign4450_emscripten_compute_dom_pk_code844_q = 32'b0;
        endcase
    end

    // c_i32_531065460925(CONSTANT,29)
    assign c_i32_531065460925_q = $unsigned(32'b11100000010110001001010110001100);

    // dupName_419_comparator_x(LOGICAL,1032)@36 + 1
    assign dupName_419_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_531065460925_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_419_comparator_x_delay ( .xin(dupName_419_comparator_x_qi), .xout(dupName_419_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist191_dupName_419_comparator_x_q_11(DELAY,1347)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist191_dupName_419_comparator_x_q_11 ( .xin(dupName_419_comparator_x_q), .xout(redist191_dupName_419_comparator_x_q_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_notEnable(LOGICAL,2159)
    assign redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_nor(LOGICAL,2160)
    assign redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_nor_q = ~ (redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_notEnable_q | redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_sticky_ena_q);

    // redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_last(CONSTANT,2156)
    assign redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_last_q = $unsigned(5'b01000);

    // redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_cmp(LOGICAL,2157)
    assign redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_cmp_b = {1'b0, redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_q};
    assign redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_cmp_q = $unsigned(redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_last_q == redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_cmpReg(REG,2158)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_cmpReg_q <= $unsigned(redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_cmp_q);
        end
    end

    // redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_sticky_ena(REG,2161)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_nor_q == 1'b1)
        begin
            redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_sticky_ena_q <= $unsigned(redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_cmpReg_q);
        end
    end

    // redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_enaAnd(LOGICAL,2162)
    assign redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_enaAnd_q = redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_sticky_ena_q & VCC_q;

    // redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt(COUNTER,2154)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_i <= 4'd0;
            redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_i == 4'd8)
            begin
                redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_i <= $unsigned(redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_i <= $unsigned(redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_q = redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_i[3:0];

    // redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_wraddr(REG,2155)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_wraddr_q <= $unsigned(redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_q);
        end
    end

    // redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem(DUALMEM,2153)
    assign redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_ia = $unsigned(in_c1_eni237_190_tpl);
    assign redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_aa = redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_wraddr_q;
    assign redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_ab = redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_rdcnt_q;
    assign redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_dmem (
        .clocken1(redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_aa),
        .data_a(redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_ab),
        .q_b(redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_q = redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_iq[31:0];

    // redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_outputreg0(DELAY,2152)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_outputreg0_q <= '0;
        end
        else
        begin
            redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_outputreg0_q <= $unsigned(redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_mem_q);
        end
    end

    // i_new_case_assign4452_emscripten_compute_dom_pk_code846(MUX,473)@47
    assign i_new_case_assign4452_emscripten_compute_dom_pk_code846_s = redist5_sync_together933_aunroll_x_in_c1_eni237_3_tpl_12_q;
    always @(i_new_case_assign4452_emscripten_compute_dom_pk_code846_s or i_select2018_emscripten_compute_dom_pk_code843_q or redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_outputreg0_q)
    begin
        unique case (i_new_case_assign4452_emscripten_compute_dom_pk_code846_s)
            1'b0 : i_new_case_assign4452_emscripten_compute_dom_pk_code846_q = i_select2018_emscripten_compute_dom_pk_code843_q;
            1'b1 : i_new_case_assign4452_emscripten_compute_dom_pk_code846_q = redist136_sync_together933_aunroll_x_in_c1_eni237_190_tpl_12_outputreg0_q;
            default : i_new_case_assign4452_emscripten_compute_dom_pk_code846_q = 32'b0;
        endcase
    end

    // c_i32_555040900924(CONSTANT,30)
    assign c_i32_555040900924_q = $unsigned(32'b11011110111010101011111101111100);

    // dupName_418_comparator_x(LOGICAL,1031)@36 + 1
    assign dupName_418_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_555040900924_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_418_comparator_x_delay ( .xin(dupName_418_comparator_x_qi), .xout(dupName_418_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist192_dupName_418_comparator_x_q_11(DELAY,1348)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist192_dupName_418_comparator_x_q_11 ( .xin(dupName_418_comparator_x_q), .xout(redist192_dupName_418_comparator_x_q_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_notEnable(LOGICAL,2148)
    assign redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_nor(LOGICAL,2149)
    assign redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_nor_q = ~ (redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_notEnable_q | redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_sticky_ena_q);

    // redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_last(CONSTANT,2145)
    assign redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_last_q = $unsigned(5'b01000);

    // redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_cmp(LOGICAL,2146)
    assign redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_cmp_b = {1'b0, redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_q};
    assign redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_cmp_q = $unsigned(redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_last_q == redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_cmpReg(REG,2147)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_cmpReg_q <= $unsigned(redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_cmp_q);
        end
    end

    // redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_sticky_ena(REG,2150)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_nor_q == 1'b1)
        begin
            redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_sticky_ena_q <= $unsigned(redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_cmpReg_q);
        end
    end

    // redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_enaAnd(LOGICAL,2151)
    assign redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_enaAnd_q = redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_sticky_ena_q & VCC_q;

    // redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt(COUNTER,2143)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_i <= 4'd0;
            redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_i == 4'd8)
            begin
                redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_i <= $unsigned(redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_i <= $unsigned(redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_q = redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_i[3:0];

    // redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_wraddr(REG,2144)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_wraddr_q <= $unsigned(redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_q);
        end
    end

    // redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem(DUALMEM,2142)
    assign redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_ia = $unsigned(in_c1_eni237_189_tpl);
    assign redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_aa = redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_wraddr_q;
    assign redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_ab = redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_rdcnt_q;
    assign redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_dmem (
        .clocken1(redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_aa),
        .data_a(redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_ab),
        .q_b(redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_q = redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_iq[31:0];

    // redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_outputreg0(DELAY,2141)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_outputreg0_q <= '0;
        end
        else
        begin
            redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_outputreg0_q <= $unsigned(redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_mem_q);
        end
    end

    // i_new_case_assign4451_emscripten_compute_dom_pk_code845(MUX,472)@47
    assign i_new_case_assign4451_emscripten_compute_dom_pk_code845_s = redist5_sync_together933_aunroll_x_in_c1_eni237_3_tpl_12_q;
    always @(i_new_case_assign4451_emscripten_compute_dom_pk_code845_s or i_select2018_emscripten_compute_dom_pk_code843_q or redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_outputreg0_q)
    begin
        unique case (i_new_case_assign4451_emscripten_compute_dom_pk_code845_s)
            1'b0 : i_new_case_assign4451_emscripten_compute_dom_pk_code845_q = i_select2018_emscripten_compute_dom_pk_code843_q;
            1'b1 : i_new_case_assign4451_emscripten_compute_dom_pk_code845_q = redist135_sync_together933_aunroll_x_in_c1_eni237_189_tpl_12_outputreg0_q;
            default : i_new_case_assign4451_emscripten_compute_dom_pk_code845_q = 32'b0;
        endcase
    end

    // c_i32_1830697518923(CONSTANT,13)
    assign c_i32_1830697518923_q = $unsigned(32'b10010010111000011100010111010010);

    // dupName_417_comparator_x(LOGICAL,1030)@36 + 1
    assign dupName_417_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_1830697518923_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_417_comparator_x_delay ( .xin(dupName_417_comparator_x_qi), .xout(dupName_417_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist193_dupName_417_comparator_x_q_11(DELAY,1349)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist193_dupName_417_comparator_x_q_11 ( .xin(dupName_417_comparator_x_q), .xout(redist193_dupName_417_comparator_x_q_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5869_emscripten_compute_dom_pk_code849(SELECTOR,396)@47
    always @(redist193_dupName_417_comparator_x_q_11_q or i_new_case_assign4451_emscripten_compute_dom_pk_code845_q or redist192_dupName_418_comparator_x_q_11_q or i_new_case_assign4452_emscripten_compute_dom_pk_code846_q or redist191_dupName_419_comparator_x_q_11_q or i_new_case_assign4450_emscripten_compute_dom_pk_code844_q or redist190_dupName_420_comparator_x_q_11_q or i_new_case_assign4453_emscripten_compute_dom_pk_code847_q or i_select2018_emscripten_compute_dom_pk_code843_q)
    begin
        i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5869_emscripten_compute_dom_pk_code849_q = i_select2018_emscripten_compute_dom_pk_code843_q;
        if (redist190_dupName_420_comparator_x_q_11_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5869_emscripten_compute_dom_pk_code849_q = i_new_case_assign4453_emscripten_compute_dom_pk_code847_q;
        end
        if (redist191_dupName_419_comparator_x_q_11_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5869_emscripten_compute_dom_pk_code849_q = i_new_case_assign4450_emscripten_compute_dom_pk_code844_q;
        end
        if (redist192_dupName_418_comparator_x_q_11_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5869_emscripten_compute_dom_pk_code849_q = i_new_case_assign4452_emscripten_compute_dom_pk_code846_q;
        end
        if (redist193_dupName_417_comparator_x_q_11_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5869_emscripten_compute_dom_pk_code849_q = i_new_case_assign4451_emscripten_compute_dom_pk_code845_q;
        end
    end

    // redist138_sync_together933_aunroll_x_in_c1_eni237_192_tpl_12(DELAY,1294)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist138_sync_together933_aunroll_x_in_c1_eni237_192_tpl_12 ( .xin(in_c1_eni237_192_tpl), .xout(redist138_sync_together933_aunroll_x_in_c1_eni237_192_tpl_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2072_emscripten_compute_dom_pk_code850(MUX,589)@47
    assign i_select2072_emscripten_compute_dom_pk_code850_s = redist138_sync_together933_aunroll_x_in_c1_eni237_192_tpl_12_q;
    always @(i_select2072_emscripten_compute_dom_pk_code850_s or i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5869_emscripten_compute_dom_pk_code849_q or redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_q)
    begin
        unique case (i_select2072_emscripten_compute_dom_pk_code850_s)
            1'b0 : i_select2072_emscripten_compute_dom_pk_code850_q = i_llvm_fpga_case_i32_i32_v4i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_345s_case_stmt5869_emscripten_compute_dom_pk_code849_q;
            1'b1 : i_select2072_emscripten_compute_dom_pk_code850_q = redist139_sync_together933_aunroll_x_in_c1_eni237_193_tpl_12_mem_q;
            default : i_select2072_emscripten_compute_dom_pk_code850_q = 32'b0;
        endcase
    end

    // redist140_sync_together933_aunroll_x_in_c1_eni237_194_tpl_12(DELAY,1296)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist140_sync_together933_aunroll_x_in_c1_eni237_194_tpl_12 ( .xin(in_c1_eni237_194_tpl), .xout(redist140_sync_together933_aunroll_x_in_c1_eni237_194_tpl_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2082_emscripten_compute_dom_pk_code851(MUX,590)@47
    assign i_select2082_emscripten_compute_dom_pk_code851_s = redist140_sync_together933_aunroll_x_in_c1_eni237_194_tpl_12_q;
    always @(i_select2082_emscripten_compute_dom_pk_code851_s or i_select2072_emscripten_compute_dom_pk_code850_q or redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_q)
    begin
        unique case (i_select2082_emscripten_compute_dom_pk_code851_s)
            1'b0 : i_select2082_emscripten_compute_dom_pk_code851_q = i_select2072_emscripten_compute_dom_pk_code850_q;
            1'b1 : i_select2082_emscripten_compute_dom_pk_code851_q = redist141_sync_together933_aunroll_x_in_c1_eni237_195_tpl_12_mem_q;
            default : i_select2082_emscripten_compute_dom_pk_code851_q = 32'b0;
        endcase
    end

    // redist142_sync_together933_aunroll_x_in_c1_eni237_196_tpl_12(DELAY,1298)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist142_sync_together933_aunroll_x_in_c1_eni237_196_tpl_12 ( .xin(in_c1_eni237_196_tpl), .xout(redist142_sync_together933_aunroll_x_in_c1_eni237_196_tpl_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2093_emscripten_compute_dom_pk_code852(MUX,591)@47 + 1
    assign i_select2093_emscripten_compute_dom_pk_code852_s = redist142_sync_together933_aunroll_x_in_c1_eni237_196_tpl_12_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_select2093_emscripten_compute_dom_pk_code852_q <= 32'b0;
        end
        else
        begin
            unique case (i_select2093_emscripten_compute_dom_pk_code852_s)
                1'b0 : i_select2093_emscripten_compute_dom_pk_code852_q <= i_select2082_emscripten_compute_dom_pk_code851_q;
                1'b1 : i_select2093_emscripten_compute_dom_pk_code852_q <= redist143_sync_together933_aunroll_x_in_c1_eni237_197_tpl_12_mem_q;
                default : i_select2093_emscripten_compute_dom_pk_code852_q <= 32'b0;
            endcase
        end
    end

    // redist144_sync_together933_aunroll_x_in_c1_eni237_198_tpl_13(DELAY,1300)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist144_sync_together933_aunroll_x_in_c1_eni237_198_tpl_13 ( .xin(in_c1_eni237_198_tpl), .xout(redist144_sync_together933_aunroll_x_in_c1_eni237_198_tpl_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2103_emscripten_compute_dom_pk_code853(MUX,592)@48
    assign i_select2103_emscripten_compute_dom_pk_code853_s = redist144_sync_together933_aunroll_x_in_c1_eni237_198_tpl_13_q;
    always @(i_select2103_emscripten_compute_dom_pk_code853_s or i_select2093_emscripten_compute_dom_pk_code852_q or redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_outputreg0_q)
    begin
        unique case (i_select2103_emscripten_compute_dom_pk_code853_s)
            1'b0 : i_select2103_emscripten_compute_dom_pk_code853_q = i_select2093_emscripten_compute_dom_pk_code852_q;
            1'b1 : i_select2103_emscripten_compute_dom_pk_code853_q = redist145_sync_together933_aunroll_x_in_c1_eni237_199_tpl_13_outputreg0_q;
            default : i_select2103_emscripten_compute_dom_pk_code853_q = 32'b0;
        endcase
    end

    // redist146_sync_together933_aunroll_x_in_c1_eni237_200_tpl_13(DELAY,1302)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist146_sync_together933_aunroll_x_in_c1_eni237_200_tpl_13 ( .xin(in_c1_eni237_200_tpl), .xout(redist146_sync_together933_aunroll_x_in_c1_eni237_200_tpl_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2113_emscripten_compute_dom_pk_code854(MUX,593)@48
    assign i_select2113_emscripten_compute_dom_pk_code854_s = redist146_sync_together933_aunroll_x_in_c1_eni237_200_tpl_13_q;
    always @(i_select2113_emscripten_compute_dom_pk_code854_s or i_select2103_emscripten_compute_dom_pk_code853_q or redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_outputreg0_q)
    begin
        unique case (i_select2113_emscripten_compute_dom_pk_code854_s)
            1'b0 : i_select2113_emscripten_compute_dom_pk_code854_q = i_select2103_emscripten_compute_dom_pk_code853_q;
            1'b1 : i_select2113_emscripten_compute_dom_pk_code854_q = redist147_sync_together933_aunroll_x_in_c1_eni237_201_tpl_13_outputreg0_q;
            default : i_select2113_emscripten_compute_dom_pk_code854_q = 32'b0;
        endcase
    end

    // redist148_sync_together933_aunroll_x_in_c1_eni237_202_tpl_13(DELAY,1304)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist148_sync_together933_aunroll_x_in_c1_eni237_202_tpl_13 ( .xin(in_c1_eni237_202_tpl), .xout(redist148_sync_together933_aunroll_x_in_c1_eni237_202_tpl_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2123_emscripten_compute_dom_pk_code855(MUX,594)@48
    assign i_select2123_emscripten_compute_dom_pk_code855_s = redist148_sync_together933_aunroll_x_in_c1_eni237_202_tpl_13_q;
    always @(i_select2123_emscripten_compute_dom_pk_code855_s or i_select2113_emscripten_compute_dom_pk_code854_q or redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_q)
    begin
        unique case (i_select2123_emscripten_compute_dom_pk_code855_s)
            1'b0 : i_select2123_emscripten_compute_dom_pk_code855_q = i_select2113_emscripten_compute_dom_pk_code854_q;
            1'b1 : i_select2123_emscripten_compute_dom_pk_code855_q = redist149_sync_together933_aunroll_x_in_c1_eni237_203_tpl_13_mem_q;
            default : i_select2123_emscripten_compute_dom_pk_code855_q = 32'b0;
        endcase
    end

    // redist150_sync_together933_aunroll_x_in_c1_eni237_204_tpl_13(DELAY,1306)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist150_sync_together933_aunroll_x_in_c1_eni237_204_tpl_13 ( .xin(in_c1_eni237_204_tpl), .xout(redist150_sync_together933_aunroll_x_in_c1_eni237_204_tpl_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2134_emscripten_compute_dom_pk_code856(MUX,595)@48
    assign i_select2134_emscripten_compute_dom_pk_code856_s = redist150_sync_together933_aunroll_x_in_c1_eni237_204_tpl_13_q;
    always @(i_select2134_emscripten_compute_dom_pk_code856_s or i_select2123_emscripten_compute_dom_pk_code855_q or redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_q)
    begin
        unique case (i_select2134_emscripten_compute_dom_pk_code856_s)
            1'b0 : i_select2134_emscripten_compute_dom_pk_code856_q = i_select2123_emscripten_compute_dom_pk_code855_q;
            1'b1 : i_select2134_emscripten_compute_dom_pk_code856_q = redist151_sync_together933_aunroll_x_in_c1_eni237_205_tpl_13_mem_q;
            default : i_select2134_emscripten_compute_dom_pk_code856_q = 32'b0;
        endcase
    end

    // redist152_sync_together933_aunroll_x_in_c1_eni237_206_tpl_13(DELAY,1308)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist152_sync_together933_aunroll_x_in_c1_eni237_206_tpl_13 ( .xin(in_c1_eni237_206_tpl), .xout(redist152_sync_together933_aunroll_x_in_c1_eni237_206_tpl_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2144_emscripten_compute_dom_pk_code857(MUX,596)@48
    assign i_select2144_emscripten_compute_dom_pk_code857_s = redist152_sync_together933_aunroll_x_in_c1_eni237_206_tpl_13_q;
    always @(i_select2144_emscripten_compute_dom_pk_code857_s or i_select2134_emscripten_compute_dom_pk_code856_q or redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_q)
    begin
        unique case (i_select2144_emscripten_compute_dom_pk_code857_s)
            1'b0 : i_select2144_emscripten_compute_dom_pk_code857_q = i_select2134_emscripten_compute_dom_pk_code856_q;
            1'b1 : i_select2144_emscripten_compute_dom_pk_code857_q = redist153_sync_together933_aunroll_x_in_c1_eni237_207_tpl_13_mem_q;
            default : i_select2144_emscripten_compute_dom_pk_code857_q = 32'b0;
        endcase
    end

    // redist154_sync_together933_aunroll_x_in_c1_eni237_208_tpl_13(DELAY,1310)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist154_sync_together933_aunroll_x_in_c1_eni237_208_tpl_13 ( .xin(in_c1_eni237_208_tpl), .xout(redist154_sync_together933_aunroll_x_in_c1_eni237_208_tpl_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2154_emscripten_compute_dom_pk_code858(MUX,597)@48
    assign i_select2154_emscripten_compute_dom_pk_code858_s = redist154_sync_together933_aunroll_x_in_c1_eni237_208_tpl_13_q;
    always @(i_select2154_emscripten_compute_dom_pk_code858_s or i_select2144_emscripten_compute_dom_pk_code857_q or redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_q)
    begin
        unique case (i_select2154_emscripten_compute_dom_pk_code858_s)
            1'b0 : i_select2154_emscripten_compute_dom_pk_code858_q = i_select2144_emscripten_compute_dom_pk_code857_q;
            1'b1 : i_select2154_emscripten_compute_dom_pk_code858_q = redist155_sync_together933_aunroll_x_in_c1_eni237_209_tpl_13_mem_q;
            default : i_select2154_emscripten_compute_dom_pk_code858_q = 32'b0;
        endcase
    end

    // redist156_sync_together933_aunroll_x_in_c1_eni237_210_tpl_13(DELAY,1312)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist156_sync_together933_aunroll_x_in_c1_eni237_210_tpl_13 ( .xin(in_c1_eni237_210_tpl), .xout(redist156_sync_together933_aunroll_x_in_c1_eni237_210_tpl_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2164_emscripten_compute_dom_pk_code859(MUX,598)@48 + 1
    assign i_select2164_emscripten_compute_dom_pk_code859_s = redist156_sync_together933_aunroll_x_in_c1_eni237_210_tpl_13_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_select2164_emscripten_compute_dom_pk_code859_q <= 32'b0;
        end
        else
        begin
            unique case (i_select2164_emscripten_compute_dom_pk_code859_s)
                1'b0 : i_select2164_emscripten_compute_dom_pk_code859_q <= i_select2154_emscripten_compute_dom_pk_code858_q;
                1'b1 : i_select2164_emscripten_compute_dom_pk_code859_q <= redist157_sync_together933_aunroll_x_in_c1_eni237_211_tpl_13_mem_q;
                default : i_select2164_emscripten_compute_dom_pk_code859_q <= 32'b0;
            endcase
        end
    end

    // redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_notEnable(LOGICAL,2282)
    assign redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_nor(LOGICAL,2283)
    assign redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_nor_q = ~ (redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_notEnable_q | redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_sticky_ena_q);

    // redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_last(CONSTANT,2279)
    assign redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_cmp(LOGICAL,2280)
    assign redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_cmp_b = {1'b0, redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_q};
    assign redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_cmp_q = $unsigned(redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_last_q == redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_cmpReg(REG,2281)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_cmpReg_q <= $unsigned(redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_cmp_q);
        end
    end

    // redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_sticky_ena(REG,2284)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_nor_q == 1'b1)
        begin
            redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_sticky_ena_q <= $unsigned(redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_cmpReg_q);
        end
    end

    // redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_enaAnd(LOGICAL,2285)
    assign redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_enaAnd_q = redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_sticky_ena_q & VCC_q;

    // redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt(COUNTER,2277)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_i <= 4'd0;
            redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_i == 4'd10)
            begin
                redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_i <= $unsigned(redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_i <= $unsigned(redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_q = redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_i[3:0];

    // redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_wraddr(REG,2278)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_wraddr_q <= $unsigned(redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_q);
        end
    end

    // redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem(DUALMEM,2276)
    assign redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_ia = $unsigned(in_c1_eni237_212_tpl);
    assign redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_aa = redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_wraddr_q;
    assign redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_ab = redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_rdcnt_q;
    assign redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_dmem (
        .clocken1(redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_aa),
        .data_a(redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_ab),
        .q_b(redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_q = redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_iq[31:0];

    // redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_outputreg0(DELAY,2275)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_outputreg0_q <= $unsigned(redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_mem_q);
        end
    end

    // redist6_sync_together933_aunroll_x_in_c1_eni237_3_tpl_14(DELAY,1162)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_sync_together933_aunroll_x_in_c1_eni237_3_tpl_14_delay_0 <= '0;
            redist6_sync_together933_aunroll_x_in_c1_eni237_3_tpl_14_q <= '0;
        end
        else
        begin
            redist6_sync_together933_aunroll_x_in_c1_eni237_3_tpl_14_delay_0 <= $unsigned(redist5_sync_together933_aunroll_x_in_c1_eni237_3_tpl_12_q);
            redist6_sync_together933_aunroll_x_in_c1_eni237_3_tpl_14_q <= redist6_sync_together933_aunroll_x_in_c1_eni237_3_tpl_14_delay_0;
        end
    end

    // i_new_case_assign4454_emscripten_compute_dom_pk_code860(MUX,475)@49
    assign i_new_case_assign4454_emscripten_compute_dom_pk_code860_s = redist6_sync_together933_aunroll_x_in_c1_eni237_3_tpl_14_q;
    always @(i_new_case_assign4454_emscripten_compute_dom_pk_code860_s or i_select2164_emscripten_compute_dom_pk_code859_q or redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_outputreg0_q)
    begin
        unique case (i_new_case_assign4454_emscripten_compute_dom_pk_code860_s)
            1'b0 : i_new_case_assign4454_emscripten_compute_dom_pk_code860_q = i_select2164_emscripten_compute_dom_pk_code859_q;
            1'b1 : i_new_case_assign4454_emscripten_compute_dom_pk_code860_q = redist158_sync_together933_aunroll_x_in_c1_eni237_212_tpl_14_outputreg0_q;
            default : i_new_case_assign4454_emscripten_compute_dom_pk_code860_q = 32'b0;
        endcase
    end

    // c_i32_2072924642931(CONSTANT,22)
    assign c_i32_2072924642931_q = $unsigned(32'b01111011100011100101000111100010);

    // dupName_425_comparator_x(LOGICAL,1038)@36 + 1
    assign dupName_425_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_2072924642931_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_425_comparator_x_delay ( .xin(dupName_425_comparator_x_qi), .xout(dupName_425_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist185_dupName_425_comparator_x_q_13(DELAY,1341)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist185_dupName_425_comparator_x_q_13 ( .xin(dupName_425_comparator_x_q), .xout(redist185_dupName_425_comparator_x_q_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_notEnable(LOGICAL,2326)
    assign redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_nor(LOGICAL,2327)
    assign redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_nor_q = ~ (redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_notEnable_q | redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_sticky_ena_q);

    // redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_last(CONSTANT,2323)
    assign redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_cmp(LOGICAL,2324)
    assign redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_cmp_b = {1'b0, redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_q};
    assign redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_cmp_q = $unsigned(redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_last_q == redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_cmpReg(REG,2325)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_cmpReg_q <= $unsigned(redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_cmp_q);
        end
    end

    // redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_sticky_ena(REG,2328)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_nor_q == 1'b1)
        begin
            redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_sticky_ena_q <= $unsigned(redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_cmpReg_q);
        end
    end

    // redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_enaAnd(LOGICAL,2329)
    assign redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_enaAnd_q = redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_sticky_ena_q & VCC_q;

    // redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt(COUNTER,2321)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_i <= 4'd0;
            redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_i == 4'd10)
            begin
                redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_i <= $unsigned(redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_i <= $unsigned(redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_q = redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_i[3:0];

    // redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_wraddr(REG,2322)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_wraddr_q <= $unsigned(redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_q);
        end
    end

    // redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem(DUALMEM,2320)
    assign redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_ia = $unsigned(in_c1_eni237_216_tpl);
    assign redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_aa = redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_wraddr_q;
    assign redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_ab = redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_rdcnt_q;
    assign redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_dmem (
        .clocken1(redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_aa),
        .data_a(redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_ab),
        .q_b(redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_q = redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_iq[31:0];

    // redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_outputreg0(DELAY,2319)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_outputreg0_q <= $unsigned(redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_mem_q);
        end
    end

    // i_new_case_assign4458_emscripten_compute_dom_pk_code864(MUX,479)@49
    assign i_new_case_assign4458_emscripten_compute_dom_pk_code864_s = redist6_sync_together933_aunroll_x_in_c1_eni237_3_tpl_14_q;
    always @(i_new_case_assign4458_emscripten_compute_dom_pk_code864_s or i_select2164_emscripten_compute_dom_pk_code859_q or redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_outputreg0_q)
    begin
        unique case (i_new_case_assign4458_emscripten_compute_dom_pk_code864_s)
            1'b0 : i_new_case_assign4458_emscripten_compute_dom_pk_code864_q = i_select2164_emscripten_compute_dom_pk_code859_q;
            1'b1 : i_new_case_assign4458_emscripten_compute_dom_pk_code864_q = redist162_sync_together933_aunroll_x_in_c1_eni237_216_tpl_14_outputreg0_q;
            default : i_new_case_assign4458_emscripten_compute_dom_pk_code864_q = 32'b0;
        endcase
    end

    // c_i32_1730482257930(CONSTANT,9)
    assign c_i32_1730482257930_q = $unsigned(32'b01100111001001010001000001010001);

    // dupName_424_comparator_x(LOGICAL,1037)@36 + 1
    assign dupName_424_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_1730482257930_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_424_comparator_x_delay ( .xin(dupName_424_comparator_x_qi), .xout(dupName_424_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist186_dupName_424_comparator_x_q_13(DELAY,1342)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist186_dupName_424_comparator_x_q_13 ( .xin(dupName_424_comparator_x_q), .xout(redist186_dupName_424_comparator_x_q_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_notEnable(LOGICAL,2293)
    assign redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_nor(LOGICAL,2294)
    assign redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_nor_q = ~ (redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_notEnable_q | redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_sticky_ena_q);

    // redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_last(CONSTANT,2290)
    assign redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_cmp(LOGICAL,2291)
    assign redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_cmp_b = {1'b0, redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_q};
    assign redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_cmp_q = $unsigned(redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_last_q == redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_cmpReg(REG,2292)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_cmpReg_q <= $unsigned(redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_cmp_q);
        end
    end

    // redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_sticky_ena(REG,2295)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_nor_q == 1'b1)
        begin
            redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_sticky_ena_q <= $unsigned(redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_cmpReg_q);
        end
    end

    // redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_enaAnd(LOGICAL,2296)
    assign redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_enaAnd_q = redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_sticky_ena_q & VCC_q;

    // redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt(COUNTER,2288)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_i <= 4'd0;
            redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_i == 4'd10)
            begin
                redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_i <= $unsigned(redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_i <= $unsigned(redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_q = redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_i[3:0];

    // redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_wraddr(REG,2289)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_wraddr_q <= $unsigned(redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_q);
        end
    end

    // redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem(DUALMEM,2287)
    assign redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_ia = $unsigned(in_c1_eni237_213_tpl);
    assign redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_aa = redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_wraddr_q;
    assign redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_ab = redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_rdcnt_q;
    assign redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_dmem (
        .clocken1(redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_aa),
        .data_a(redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_ab),
        .q_b(redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_q = redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_iq[31:0];

    // redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_outputreg0(DELAY,2286)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_outputreg0_q <= $unsigned(redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_mem_q);
        end
    end

    // i_new_case_assign4455_emscripten_compute_dom_pk_code861(MUX,476)@49
    assign i_new_case_assign4455_emscripten_compute_dom_pk_code861_s = redist6_sync_together933_aunroll_x_in_c1_eni237_3_tpl_14_q;
    always @(i_new_case_assign4455_emscripten_compute_dom_pk_code861_s or i_select2164_emscripten_compute_dom_pk_code859_q or redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_outputreg0_q)
    begin
        unique case (i_new_case_assign4455_emscripten_compute_dom_pk_code861_s)
            1'b0 : i_new_case_assign4455_emscripten_compute_dom_pk_code861_q = i_select2164_emscripten_compute_dom_pk_code859_q;
            1'b1 : i_new_case_assign4455_emscripten_compute_dom_pk_code861_q = redist159_sync_together933_aunroll_x_in_c1_eni237_213_tpl_14_outputreg0_q;
            default : i_new_case_assign4455_emscripten_compute_dom_pk_code861_q = 32'b0;
        endcase
    end

    // c_i32_918494389929(CONSTANT,39)
    assign c_i32_918494389929_q = $unsigned(32'b00110110101111110001110010110101);

    // dupName_423_comparator_x(LOGICAL,1036)@36 + 1
    assign dupName_423_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_918494389929_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_423_comparator_x_delay ( .xin(dupName_423_comparator_x_qi), .xout(dupName_423_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist187_dupName_423_comparator_x_q_13(DELAY,1343)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist187_dupName_423_comparator_x_q_13 ( .xin(dupName_423_comparator_x_q), .xout(redist187_dupName_423_comparator_x_q_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_notEnable(LOGICAL,2304)
    assign redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_nor(LOGICAL,2305)
    assign redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_nor_q = ~ (redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_notEnable_q | redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_sticky_ena_q);

    // redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_last(CONSTANT,2301)
    assign redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_cmp(LOGICAL,2302)
    assign redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_cmp_b = {1'b0, redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_q};
    assign redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_cmp_q = $unsigned(redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_last_q == redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_cmpReg(REG,2303)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_cmpReg_q <= $unsigned(redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_cmp_q);
        end
    end

    // redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_sticky_ena(REG,2306)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_nor_q == 1'b1)
        begin
            redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_sticky_ena_q <= $unsigned(redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_cmpReg_q);
        end
    end

    // redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_enaAnd(LOGICAL,2307)
    assign redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_enaAnd_q = redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_sticky_ena_q & VCC_q;

    // redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt(COUNTER,2299)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_i <= 4'd0;
            redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_i == 4'd10)
            begin
                redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_i <= $unsigned(redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_i <= $unsigned(redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_q = redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_i[3:0];

    // redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_wraddr(REG,2300)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_wraddr_q <= $unsigned(redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_q);
        end
    end

    // redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem(DUALMEM,2298)
    assign redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_ia = $unsigned(in_c1_eni237_214_tpl);
    assign redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_aa = redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_wraddr_q;
    assign redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_ab = redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_rdcnt_q;
    assign redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_dmem (
        .clocken1(redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_aa),
        .data_a(redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_ab),
        .q_b(redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_q = redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_iq[31:0];

    // redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_outputreg0(DELAY,2297)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_outputreg0_q <= $unsigned(redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_mem_q);
        end
    end

    // i_new_case_assign4456_emscripten_compute_dom_pk_code862(MUX,477)@49
    assign i_new_case_assign4456_emscripten_compute_dom_pk_code862_s = redist6_sync_together933_aunroll_x_in_c1_eni237_3_tpl_14_q;
    always @(i_new_case_assign4456_emscripten_compute_dom_pk_code862_s or i_select2164_emscripten_compute_dom_pk_code859_q or redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_outputreg0_q)
    begin
        unique case (i_new_case_assign4456_emscripten_compute_dom_pk_code862_s)
            1'b0 : i_new_case_assign4456_emscripten_compute_dom_pk_code862_q = i_select2164_emscripten_compute_dom_pk_code859_q;
            1'b1 : i_new_case_assign4456_emscripten_compute_dom_pk_code862_q = redist160_sync_together933_aunroll_x_in_c1_eni237_214_tpl_14_outputreg0_q;
            default : i_new_case_assign4456_emscripten_compute_dom_pk_code862_q = 32'b0;
        endcase
    end

    // c_i32_1830683732928(CONSTANT,12)
    assign c_i32_1830683732928_q = $unsigned(32'b10010010111000011111101110101100);

    // dupName_422_comparator_x(LOGICAL,1035)@36 + 1
    assign dupName_422_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_1830683732928_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_422_comparator_x_delay ( .xin(dupName_422_comparator_x_qi), .xout(dupName_422_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist188_dupName_422_comparator_x_q_13(DELAY,1344)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist188_dupName_422_comparator_x_q_13 ( .xin(dupName_422_comparator_x_q), .xout(redist188_dupName_422_comparator_x_q_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_notEnable(LOGICAL,2315)
    assign redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_nor(LOGICAL,2316)
    assign redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_nor_q = ~ (redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_notEnable_q | redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_sticky_ena_q);

    // redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_last(CONSTANT,2312)
    assign redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_cmp(LOGICAL,2313)
    assign redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_cmp_b = {1'b0, redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_q};
    assign redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_cmp_q = $unsigned(redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_last_q == redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_cmpReg(REG,2314)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_cmpReg_q <= $unsigned(redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_cmp_q);
        end
    end

    // redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_sticky_ena(REG,2317)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_nor_q == 1'b1)
        begin
            redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_sticky_ena_q <= $unsigned(redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_cmpReg_q);
        end
    end

    // redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_enaAnd(LOGICAL,2318)
    assign redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_enaAnd_q = redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_sticky_ena_q & VCC_q;

    // redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt(COUNTER,2310)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_i <= 4'd0;
            redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_i == 4'd10)
            begin
                redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_i <= $unsigned(redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_i <= $unsigned(redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_q = redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_i[3:0];

    // redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_wraddr(REG,2311)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_wraddr_q <= $unsigned(redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_q);
        end
    end

    // redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem(DUALMEM,2309)
    assign redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_ia = $unsigned(in_c1_eni237_215_tpl);
    assign redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_aa = redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_wraddr_q;
    assign redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_ab = redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_rdcnt_q;
    assign redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_dmem (
        .clocken1(redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_aa),
        .data_a(redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_ab),
        .q_b(redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_q = redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_iq[31:0];

    // redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_outputreg0(DELAY,2308)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_outputreg0_q <= $unsigned(redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_mem_q);
        end
    end

    // i_new_case_assign4457_emscripten_compute_dom_pk_code863(MUX,478)@49
    assign i_new_case_assign4457_emscripten_compute_dom_pk_code863_s = redist6_sync_together933_aunroll_x_in_c1_eni237_3_tpl_14_q;
    always @(i_new_case_assign4457_emscripten_compute_dom_pk_code863_s or i_select2164_emscripten_compute_dom_pk_code859_q or redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_outputreg0_q)
    begin
        unique case (i_new_case_assign4457_emscripten_compute_dom_pk_code863_s)
            1'b0 : i_new_case_assign4457_emscripten_compute_dom_pk_code863_q = i_select2164_emscripten_compute_dom_pk_code859_q;
            1'b1 : i_new_case_assign4457_emscripten_compute_dom_pk_code863_q = redist161_sync_together933_aunroll_x_in_c1_eni237_215_tpl_14_outputreg0_q;
            default : i_new_case_assign4457_emscripten_compute_dom_pk_code863_q = 32'b0;
        endcase
    end

    // c_i32_1830728237927(CONSTANT,15)
    assign c_i32_1830728237927_q = $unsigned(32'b10010010111000010100110111010011);

    // dupName_421_comparator_x(LOGICAL,1034)@36 + 1
    assign dupName_421_comparator_x_qi = $unsigned(redist7_sync_together933_aunroll_x_in_c1_eni237_7_tpl_1_q == c_i32_1830728237927_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_421_comparator_x_delay ( .xin(dupName_421_comparator_x_qi), .xout(dupName_421_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist189_dupName_421_comparator_x_q_13(DELAY,1345)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist189_dupName_421_comparator_x_q_13 ( .xin(dupName_421_comparator_x_q), .xout(redist189_dupName_421_comparator_x_q_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5875_emscripten_compute_dom_pk_code866(SELECTOR,398)@49
    always @(redist189_dupName_421_comparator_x_q_13_q or i_new_case_assign4457_emscripten_compute_dom_pk_code863_q or redist188_dupName_422_comparator_x_q_13_q or i_new_case_assign4456_emscripten_compute_dom_pk_code862_q or redist187_dupName_423_comparator_x_q_13_q or i_new_case_assign4455_emscripten_compute_dom_pk_code861_q or redist186_dupName_424_comparator_x_q_13_q or i_new_case_assign4458_emscripten_compute_dom_pk_code864_q or redist185_dupName_425_comparator_x_q_13_q or i_new_case_assign4454_emscripten_compute_dom_pk_code860_q or i_select2164_emscripten_compute_dom_pk_code859_q)
    begin
        i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5875_emscripten_compute_dom_pk_code866_q = i_select2164_emscripten_compute_dom_pk_code859_q;
        if (redist185_dupName_425_comparator_x_q_13_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5875_emscripten_compute_dom_pk_code866_q = i_new_case_assign4454_emscripten_compute_dom_pk_code860_q;
        end
        if (redist186_dupName_424_comparator_x_q_13_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5875_emscripten_compute_dom_pk_code866_q = i_new_case_assign4458_emscripten_compute_dom_pk_code864_q;
        end
        if (redist187_dupName_423_comparator_x_q_13_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5875_emscripten_compute_dom_pk_code866_q = i_new_case_assign4455_emscripten_compute_dom_pk_code861_q;
        end
        if (redist188_dupName_422_comparator_x_q_13_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5875_emscripten_compute_dom_pk_code866_q = i_new_case_assign4456_emscripten_compute_dom_pk_code862_q;
        end
        if (redist189_dupName_421_comparator_x_q_13_q == 1'b1)
        begin
            i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5875_emscripten_compute_dom_pk_code866_q = i_new_case_assign4457_emscripten_compute_dom_pk_code863_q;
        end
    end

    // redist163_sync_together933_aunroll_x_in_c1_eni237_217_tpl_14(DELAY,1319)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist163_sync_together933_aunroll_x_in_c1_eni237_217_tpl_14 ( .xin(in_c1_eni237_217_tpl), .xout(redist163_sync_together933_aunroll_x_in_c1_eni237_217_tpl_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2231_emscripten_compute_dom_pk_code867(MUX,599)@49
    assign i_select2231_emscripten_compute_dom_pk_code867_s = redist163_sync_together933_aunroll_x_in_c1_eni237_217_tpl_14_q;
    always @(i_select2231_emscripten_compute_dom_pk_code867_s or i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5875_emscripten_compute_dom_pk_code866_q or redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_outputreg0_q)
    begin
        unique case (i_select2231_emscripten_compute_dom_pk_code867_s)
            1'b0 : i_select2231_emscripten_compute_dom_pk_code867_q = i_llvm_fpga_case_i32_i32_v5i32_s_case_assign_struct_emscripten_compute_dom_pk_code_fpgaunique_343s_case_stmt5875_emscripten_compute_dom_pk_code866_q;
            1'b1 : i_select2231_emscripten_compute_dom_pk_code867_q = redist164_sync_together933_aunroll_x_in_c1_eni237_218_tpl_14_outputreg0_q;
            default : i_select2231_emscripten_compute_dom_pk_code867_q = 32'b0;
        endcase
    end

    // redist165_sync_together933_aunroll_x_in_c1_eni237_219_tpl_14(DELAY,1321)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist165_sync_together933_aunroll_x_in_c1_eni237_219_tpl_14 ( .xin(in_c1_eni237_219_tpl), .xout(redist165_sync_together933_aunroll_x_in_c1_eni237_219_tpl_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2242_emscripten_compute_dom_pk_code868(MUX,600)@49
    assign i_select2242_emscripten_compute_dom_pk_code868_s = redist165_sync_together933_aunroll_x_in_c1_eni237_219_tpl_14_q;
    always @(i_select2242_emscripten_compute_dom_pk_code868_s or i_select2231_emscripten_compute_dom_pk_code867_q or redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_outputreg0_q)
    begin
        unique case (i_select2242_emscripten_compute_dom_pk_code868_s)
            1'b0 : i_select2242_emscripten_compute_dom_pk_code868_q = i_select2231_emscripten_compute_dom_pk_code867_q;
            1'b1 : i_select2242_emscripten_compute_dom_pk_code868_q = redist166_sync_together933_aunroll_x_in_c1_eni237_220_tpl_14_outputreg0_q;
            default : i_select2242_emscripten_compute_dom_pk_code868_q = 32'b0;
        endcase
    end

    // redist167_sync_together933_aunroll_x_in_c1_eni237_221_tpl_14(DELAY,1323)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist167_sync_together933_aunroll_x_in_c1_eni237_221_tpl_14 ( .xin(in_c1_eni237_221_tpl), .xout(redist167_sync_together933_aunroll_x_in_c1_eni237_221_tpl_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2253_emscripten_compute_dom_pk_code869(MUX,601)@49
    assign i_select2253_emscripten_compute_dom_pk_code869_s = redist167_sync_together933_aunroll_x_in_c1_eni237_221_tpl_14_q;
    always @(i_select2253_emscripten_compute_dom_pk_code869_s or i_select2242_emscripten_compute_dom_pk_code868_q or redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_outputreg0_q)
    begin
        unique case (i_select2253_emscripten_compute_dom_pk_code869_s)
            1'b0 : i_select2253_emscripten_compute_dom_pk_code869_q = i_select2242_emscripten_compute_dom_pk_code868_q;
            1'b1 : i_select2253_emscripten_compute_dom_pk_code869_q = redist168_sync_together933_aunroll_x_in_c1_eni237_222_tpl_14_outputreg0_q;
            default : i_select2253_emscripten_compute_dom_pk_code869_q = 32'b0;
        endcase
    end

    // redist169_sync_together933_aunroll_x_in_c1_eni237_223_tpl_14(DELAY,1325)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist169_sync_together933_aunroll_x_in_c1_eni237_223_tpl_14 ( .xin(in_c1_eni237_223_tpl), .xout(redist169_sync_together933_aunroll_x_in_c1_eni237_223_tpl_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2264_emscripten_compute_dom_pk_code870(MUX,602)@49 + 1
    assign i_select2264_emscripten_compute_dom_pk_code870_s = redist169_sync_together933_aunroll_x_in_c1_eni237_223_tpl_14_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_select2264_emscripten_compute_dom_pk_code870_q <= 32'b0;
        end
        else
        begin
            unique case (i_select2264_emscripten_compute_dom_pk_code870_s)
                1'b0 : i_select2264_emscripten_compute_dom_pk_code870_q <= i_select2253_emscripten_compute_dom_pk_code869_q;
                1'b1 : i_select2264_emscripten_compute_dom_pk_code870_q <= redist170_sync_together933_aunroll_x_in_c1_eni237_224_tpl_14_mem_q;
                default : i_select2264_emscripten_compute_dom_pk_code870_q <= 32'b0;
            endcase
        end
    end

    // redist171_sync_together933_aunroll_x_in_c1_eni237_225_tpl_15(DELAY,1327)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist171_sync_together933_aunroll_x_in_c1_eni237_225_tpl_15 ( .xin(in_c1_eni237_225_tpl), .xout(redist171_sync_together933_aunroll_x_in_c1_eni237_225_tpl_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2274_emscripten_compute_dom_pk_code871(MUX,603)@50
    assign i_select2274_emscripten_compute_dom_pk_code871_s = redist171_sync_together933_aunroll_x_in_c1_eni237_225_tpl_15_q;
    always @(i_select2274_emscripten_compute_dom_pk_code871_s or i_select2264_emscripten_compute_dom_pk_code870_q or redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_outputreg0_q)
    begin
        unique case (i_select2274_emscripten_compute_dom_pk_code871_s)
            1'b0 : i_select2274_emscripten_compute_dom_pk_code871_q = i_select2264_emscripten_compute_dom_pk_code870_q;
            1'b1 : i_select2274_emscripten_compute_dom_pk_code871_q = redist172_sync_together933_aunroll_x_in_c1_eni237_226_tpl_15_outputreg0_q;
            default : i_select2274_emscripten_compute_dom_pk_code871_q = 32'b0;
        endcase
    end

    // redist173_sync_together933_aunroll_x_in_c1_eni237_227_tpl_15(DELAY,1329)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist173_sync_together933_aunroll_x_in_c1_eni237_227_tpl_15 ( .xin(in_c1_eni237_227_tpl), .xout(redist173_sync_together933_aunroll_x_in_c1_eni237_227_tpl_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2284_emscripten_compute_dom_pk_code872(MUX,604)@50
    assign i_select2284_emscripten_compute_dom_pk_code872_s = redist173_sync_together933_aunroll_x_in_c1_eni237_227_tpl_15_q;
    always @(i_select2284_emscripten_compute_dom_pk_code872_s or i_select2274_emscripten_compute_dom_pk_code871_q or redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_outputreg0_q)
    begin
        unique case (i_select2284_emscripten_compute_dom_pk_code872_s)
            1'b0 : i_select2284_emscripten_compute_dom_pk_code872_q = i_select2274_emscripten_compute_dom_pk_code871_q;
            1'b1 : i_select2284_emscripten_compute_dom_pk_code872_q = redist174_sync_together933_aunroll_x_in_c1_eni237_228_tpl_15_outputreg0_q;
            default : i_select2284_emscripten_compute_dom_pk_code872_q = 32'b0;
        endcase
    end

    // redist175_sync_together933_aunroll_x_in_c1_eni237_229_tpl_15(DELAY,1331)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist175_sync_together933_aunroll_x_in_c1_eni237_229_tpl_15 ( .xin(in_c1_eni237_229_tpl), .xout(redist175_sync_together933_aunroll_x_in_c1_eni237_229_tpl_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2294_emscripten_compute_dom_pk_code873(MUX,605)@50
    assign i_select2294_emscripten_compute_dom_pk_code873_s = redist175_sync_together933_aunroll_x_in_c1_eni237_229_tpl_15_q;
    always @(i_select2294_emscripten_compute_dom_pk_code873_s or i_select2284_emscripten_compute_dom_pk_code872_q or redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_outputreg0_q)
    begin
        unique case (i_select2294_emscripten_compute_dom_pk_code873_s)
            1'b0 : i_select2294_emscripten_compute_dom_pk_code873_q = i_select2284_emscripten_compute_dom_pk_code872_q;
            1'b1 : i_select2294_emscripten_compute_dom_pk_code873_q = redist176_sync_together933_aunroll_x_in_c1_eni237_230_tpl_15_outputreg0_q;
            default : i_select2294_emscripten_compute_dom_pk_code873_q = 32'b0;
        endcase
    end

    // redist177_sync_together933_aunroll_x_in_c1_eni237_231_tpl_15(DELAY,1333)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist177_sync_together933_aunroll_x_in_c1_eni237_231_tpl_15 ( .xin(in_c1_eni237_231_tpl), .xout(redist177_sync_together933_aunroll_x_in_c1_eni237_231_tpl_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2305_emscripten_compute_dom_pk_code874(MUX,606)@50
    assign i_select2305_emscripten_compute_dom_pk_code874_s = redist177_sync_together933_aunroll_x_in_c1_eni237_231_tpl_15_q;
    always @(i_select2305_emscripten_compute_dom_pk_code874_s or i_select2294_emscripten_compute_dom_pk_code873_q or redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_outputreg0_q)
    begin
        unique case (i_select2305_emscripten_compute_dom_pk_code874_s)
            1'b0 : i_select2305_emscripten_compute_dom_pk_code874_q = i_select2294_emscripten_compute_dom_pk_code873_q;
            1'b1 : i_select2305_emscripten_compute_dom_pk_code874_q = redist178_sync_together933_aunroll_x_in_c1_eni237_232_tpl_15_outputreg0_q;
            default : i_select2305_emscripten_compute_dom_pk_code874_q = 32'b0;
        endcase
    end

    // redist179_sync_together933_aunroll_x_in_c1_eni237_233_tpl_15(DELAY,1335)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist179_sync_together933_aunroll_x_in_c1_eni237_233_tpl_15 ( .xin(in_c1_eni237_233_tpl), .xout(redist179_sync_together933_aunroll_x_in_c1_eni237_233_tpl_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2316_emscripten_compute_dom_pk_code875(MUX,607)@50
    assign i_select2316_emscripten_compute_dom_pk_code875_s = redist179_sync_together933_aunroll_x_in_c1_eni237_233_tpl_15_q;
    always @(i_select2316_emscripten_compute_dom_pk_code875_s or i_select2305_emscripten_compute_dom_pk_code874_q or redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_outputreg0_q)
    begin
        unique case (i_select2316_emscripten_compute_dom_pk_code875_s)
            1'b0 : i_select2316_emscripten_compute_dom_pk_code875_q = i_select2305_emscripten_compute_dom_pk_code874_q;
            1'b1 : i_select2316_emscripten_compute_dom_pk_code875_q = redist180_sync_together933_aunroll_x_in_c1_eni237_234_tpl_15_outputreg0_q;
            default : i_select2316_emscripten_compute_dom_pk_code875_q = 32'b0;
        endcase
    end

    // redist181_sync_together933_aunroll_x_in_c1_eni237_235_tpl_15(DELAY,1337)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist181_sync_together933_aunroll_x_in_c1_eni237_235_tpl_15 ( .xin(in_c1_eni237_235_tpl), .xout(redist181_sync_together933_aunroll_x_in_c1_eni237_235_tpl_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2327_emscripten_compute_dom_pk_code876(MUX,608)@50
    assign i_select2327_emscripten_compute_dom_pk_code876_s = redist181_sync_together933_aunroll_x_in_c1_eni237_235_tpl_15_q;
    always @(i_select2327_emscripten_compute_dom_pk_code876_s or i_select2316_emscripten_compute_dom_pk_code875_q or redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_outputreg0_q)
    begin
        unique case (i_select2327_emscripten_compute_dom_pk_code876_s)
            1'b0 : i_select2327_emscripten_compute_dom_pk_code876_q = i_select2316_emscripten_compute_dom_pk_code875_q;
            1'b1 : i_select2327_emscripten_compute_dom_pk_code876_q = redist182_sync_together933_aunroll_x_in_c1_eni237_236_tpl_15_outputreg0_q;
            default : i_select2327_emscripten_compute_dom_pk_code876_q = 32'b0;
        endcase
    end

    // redist183_sync_together933_aunroll_x_in_c1_eni237_237_tpl_15(DELAY,1339)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist183_sync_together933_aunroll_x_in_c1_eni237_237_tpl_15 ( .xin(in_c1_eni237_237_tpl), .xout(redist183_sync_together933_aunroll_x_in_c1_eni237_237_tpl_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_select2338_emscripten_compute_dom_pk_code877(MUX,609)@50
    assign i_select2338_emscripten_compute_dom_pk_code877_s = redist183_sync_together933_aunroll_x_in_c1_eni237_237_tpl_15_q;
    always @(i_select2338_emscripten_compute_dom_pk_code877_s or i_select2327_emscripten_compute_dom_pk_code876_q or redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_outputreg0_q)
    begin
        unique case (i_select2338_emscripten_compute_dom_pk_code877_s)
            1'b0 : i_select2338_emscripten_compute_dom_pk_code877_q = i_select2327_emscripten_compute_dom_pk_code876_q;
            1'b1 : i_select2338_emscripten_compute_dom_pk_code877_q = redist0_sync_together933_aunroll_x_in_c1_eni237_2_tpl_15_outputreg0_q;
            default : i_select2338_emscripten_compute_dom_pk_code877_q = 32'b0;
        endcase
    end

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // sync_out_aunroll_x(GPOUT,1059)@50
    assign out_c1_exi1_0_tpl = GND_q;
    assign out_c1_exi1_1_tpl = i_select2338_emscripten_compute_dom_pk_code877_q;
    assign out_o_valid = redist184_sync_together933_aunroll_x_in_i_valid_15_q;
    assign out_unnamed_emscripten_compute_dom_pk_code1 = GND_q;

endmodule
