$comment
	File created using the following command:
		vcd file Test.msim.vcd -direction
$end
$date
	Wed Sep 25 12:00:25 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Test_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var wire 1 # AND $end
$var wire 1 $ NOT $end
$var wire 1 % OR $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 - ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 . ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 / ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 0 NOT~output_o $end
$var wire 1 1 OR~output_o $end
$var wire 1 2 AND~output_o $end
$var wire 1 3 A~input_o $end
$var wire 1 4 B~input_o $end
$var wire 1 5 inst3~combout $end
$var wire 1 6 inst4~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
x#
x$
x%
0&
1'
x(
1)
1*
1+
0,
z-
z.
z/
x0
x1
x2
x3
x4
x5
x6
$end
#1000000
