// Seed: 378646315
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8, id_9 = id_1;
  wire id_10;
  wire id_11;
  tri  id_12 = {id_7{"" == 1}} !=? id_7, id_13;
  wire id_14 = id_14;
  assign id_11 = id_11;
endmodule
module module_1 ();
  tri id_1, id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3
  );
  assign id_1 = 1;
endmodule
