{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "e0814803-4f2b-44c7-9d41-797dbf85adf7",
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "from dotenv import load_dotenv\n",
    "from langchain.chat_models import init_chat_model\n",
    "\n",
    "# Load .env file\n",
    "load_dotenv()\n",
    "\n",
    "# Check key\n",
    "if not os.getenv(\"GROQ_API_KEY\"):\n",
    "    raise ValueError(\"Missing GROQ_API_KEY in .env\")\n",
    "\n",
    "# Init Groq model\n",
    "model = init_chat_model(\n",
    "    \"llama-3.3-70b-versatile\",\n",
    "    model_provider=\"groq\",\n",
    "    temperature=0.8\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "6897b3ba-e997-4eb7-9226-a782f0f75240",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Sample STA JSON report saved -> timing_features.json\n"
     ]
    }
   ],
   "source": [
    "import json\n",
    "\n",
    "sample_report = {\n",
    "    \"violations\": [\n",
    "        {\"from_pin\": \"U1/Q\", \"to_pin\": \"U5/D\", \"slack\": \"-0.85 ns\", \"delay\": \"5.2 ns\", \"clock\": \"clk_main\"},\n",
    "        {\"from_pin\": \"U2/Q\", \"to_pin\": \"U6/D\", \"slack\": \"-0.42 ns\", \"delay\": \"2.8 ns\", \"clock\": \"clk_aux\"},\n",
    "        {\"from_pin\": \"U3/Q\", \"to_pin\": \"U7/D\", \"slack\": \"-1.15 ns\", \"delay\": \"6.0 ns\", \"clock\": \"clk_main\"},\n",
    "        {\"from_pin\": \"U4/Q\", \"to_pin\": \"U8/D\", \"slack\": \"-0.25 ns\", \"delay\": \"3.0 ns\", \"clock\": \"clk_aux\"},\n",
    "        {\"from_pin\": \"U9/Q\", \"to_pin\": \"U12/D\", \"slack\": \"-0.90 ns\", \"delay\": \"4.8 ns\", \"clock\": \"clk_main\"}\n",
    "    ]\n",
    "}\n",
    "\n",
    "with open(\"timing_features.json\", \"w\") as f:\n",
    "    json.dump(sample_report, f, indent=2)\n",
    "\n",
    "print(\"Sample STA JSON report saved -> timing_features.json\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "7bcc8f6a-3fd6-497c-8e6c-b246f3836fe1",
   "metadata": {},
   "outputs": [],
   "source": [
    "from langchain.prompts import PromptTemplate\n",
    "from langchain.output_parsers import StructuredOutputParser, ResponseSchema\n",
    "import os\n",
    "\n",
    "# 1. Load timing features\n",
    "with open(\"timing_features.json\", \"r\") as f:\n",
    "    data = json.load(f)\n",
    "\n",
    "violations = data.get(\"violations\", [])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "7fb2bf9f-0c3e-4298-b36b-8f6177d44ae7",
   "metadata": {},
   "outputs": [],
   "source": [
    "# 2. Define output schema\n",
    "response_schemas = [\n",
    "    ResponseSchema(name=\"root_cause\", description=\"Root cause of violation\"),\n",
    "    ResponseSchema(name=\"suggestions\", description=\"List of possible fixes\")\n",
    "]\n",
    "output_parser = StructuredOutputParser.from_response_schemas(response_schemas)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "f40c63bd-b51b-4140-9cc8-bde47a677a96",
   "metadata": {},
   "outputs": [],
   "source": [
    "from langchain_core.prompts import PromptTemplate\n",
    "from langchain_core.output_parsers import JsonOutputParser\n",
    "\n",
    "prompt_timing = PromptTemplate.from_template(\n",
    "    \"\"\"\n",
    "    ### TIMING VIOLATION ENTRY:\n",
    "    Startpoint: {from_pin}\n",
    "    Endpoint: {to_pin}\n",
    "    Slack: {slack}\n",
    "    Delay: {delay}\n",
    "    Clock: {clock}\n",
    "\n",
    "    ### INSTRUCTION:\n",
    "    You are an expert VLSI STA assistant.\n",
    "    Analyze the timing violation. Explain the root cause and suggest fixes (max 3).\n",
    "    Return the output in JSON format with the following keys: `root_cause`, `suggestions`.\n",
    "    Only return valid JSON.\n",
    "    \"\"\"\n",
    ")\n",
    "\n",
    "json_parser = JsonOutputParser()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "b2aad937-f144-46d5-b282-7ee72c58b16b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Saved -> llm_suggestions.json\n",
      "[\n",
      "  {\n",
      "    \"id\": \"v1\",\n",
      "    \"root_cause\": \"The timing violation is due to the excessive delay (5.2 ns) in the path from U1/Q to U5/D, which exceeds the available slack (-0.85 ns) for the clock 'clk_main', resulting in a negative slack that indicates a failure to meet the timing requirements.\",\n",
      "    \"suggestions\": [\n",
      "      \"Optimize the logic in the path from U1/Q to U5/D to reduce the delay, potentially by simplifying the combinational logic or pipelining the design.\",\n",
      "      \"Increase the clock period of 'clk_main' to provide more time for the signal to propagate from U1/Q to U5/D, although this may impact the overall system performance.\",\n",
      "      \"Insert a pipeline stage or a flip-flop in the path to break it into smaller segments, allowing the signal to propagate in multiple clock cycles and potentially mitigating the timing violation.\"\n",
      "    ]\n",
      "  }\n",
      "]\n"
     ]
    }
   ],
   "source": [
    "with open(\"timing_features.json\", \"r\") as f:\n",
    "    data = json.load(f)\n",
    "\n",
    "violations = data.get(\"violations\", [])\n",
    "results = []\n",
    "\n",
    "for i, v in enumerate(violations, start=1):\n",
    "    chain_timing = prompt_timing | model\n",
    "    res = chain_timing.invoke({\n",
    "        \"from_pin\": v[\"from_pin\"],\n",
    "        \"to_pin\": v[\"to_pin\"],\n",
    "        \"slack\": v[\"slack\"],\n",
    "        \"delay\": v[\"delay\"],\n",
    "        \"clock\": v[\"clock\"]\n",
    "    })\n",
    "    \n",
    "    parsed_res = json_parser.parse(res.content)\n",
    "    results.append({\"id\": f\"v{i}\", **parsed_res})\n",
    "\n",
    "# Save results\n",
    "with open(\"llm_suggestions.json\", \"w\") as f:\n",
    "    json.dump({\"violations\": results}, f, indent=2)\n",
    "\n",
    "print(\"Saved -> llm_suggestions.json\")\n",
    "print(json.dumps(results, indent=2))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "4f412018-aa7d-4b8e-beab-c4c0b57753d0",
   "metadata": {},
   "outputs": [],
   "source": [
    "from langchain_core.prompts import PromptTemplate\n",
    "from langchain_core.output_parsers import JsonOutputParser\n",
    "from langchain.chat_models import ChatOpenAI\n",
    "import json\n",
    "\n",
    "# Few-shot examples\n",
    "few_shot_examples = \"\"\"\n",
    "### EXAMPLES\n",
    "\n",
    "Input:\n",
    "Startpoint: U1/Q\n",
    "Endpoint: U5/D\n",
    "Slack: -0.85 ns\n",
    "Delay: 5.2 ns\n",
    "Clock: clk_main (period 5.0 ns)\n",
    "\n",
    "Output:\n",
    "{\n",
    "  \"root_cause\": \"Path delay exceeds clock period, causing setup violation.\",\n",
    "  \"suggestions\": [\n",
    "    \"Insert a pipeline register.\",\n",
    "    \"Reduce combinational logic depth.\",\n",
    "    \"Use faster cells on critical path.\"\n",
    "  ]\n",
    "}\n",
    "\n",
    "Input:\n",
    "Startpoint: U2/Q\n",
    "Endpoint: U6/D\n",
    "Slack: -0.4 ns\n",
    "Delay: 2.8 ns\n",
    "Clock: clk_aux (period 2.5 ns)\n",
    "\n",
    "Output:\n",
    "{\n",
    "  \"root_cause\": \"Path delay is slightly higher than the clock period, causing marginal setup violation.\",\n",
    "  \"suggestions\": [\n",
    "    \"Optimize logic in the critical path.\",\n",
    "    \"Consider using faster gates.\",\n",
    "    \"Check for unnecessary buffering.\"\n",
    "  ]\n",
    "}\n",
    "\"\"\"\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "dc299b3f-8542-4387-b349-00ef007e82bd",
   "metadata": {},
   "outputs": [],
   "source": [
    "prompt_timing_with_example = PromptTemplate.from_template(\n",
    "    f\"\"\"\n",
    "### TIMING VIOLATION ENTRY:\n",
    "Startpoint: {{from_pin}}\n",
    "Endpoint: {{to_pin}}\n",
    "Slack: {{slack}}\n",
    "Delay: {{delay}}\n",
    "Clock: {{clock}}\n",
    "\n",
    "### INSTRUCTION:\n",
    "You are an expert VLSI STA assistant.\n",
    "Analyze the timing violation. Explain the root cause and suggest fixes (max 3).\n",
    "Return the output in JSON format with the following keys: `root_cause`, `suggestions`.\n",
    "Only return valid JSON.\n",
    "\n",
    "{few_shot_examples}\n",
    "\"\"\"\n",
    ")\n",
    "\n",
    "json_parser = JsonOutputParser()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "3a724483-3682-4cd9-95aa-318665686a02",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Saved -> llm_suggestions.json\n",
      "[\n",
      "  {\n",
      "    \"id\": \"v1\",\n",
      "    \"root_cause\": \"The timing violation is due to the delay of 5.2 ns between the startpoint U1/Q and the endpoint U5/D, which exceeds the available slack of -0.85 ns. This indicates that the signal is arriving too late, likely due to a combination of factors such as long combinational logic, high fanout, or insufficient clock buffering.\",\n",
      "    \"suggestions\": [\n",
      "      \"Optimize the combinational logic between U1/Q and U5/D to reduce the delay, potentially by breaking down complex logic into simpler stages or using faster logic cells.\",\n",
      "      \"Insert a pipeline register between U1/Q and U5/D to break the long combinational path and reduce the delay, allowing the signal to propagate through the design more quickly.\",\n",
      "      \"Review the clock tree synthesis and buffering to ensure that the clock signal is arriving at U1/Q and U5/D with sufficient timing margin, potentially by adding additional clock buffers or optimizing the clock tree topology.\"\n",
      "    ]\n",
      "  }\n",
      "]\n"
     ]
    }
   ],
   "source": [
    "with open(\"timing_features.json\", \"r\") as f:\n",
    "    data = json.load(f)\n",
    "\n",
    "violations = data.get(\"violations\", [])\n",
    "results = []\n",
    "\n",
    "for i, v in enumerate(violations, start=1):\n",
    "    chain_timing = prompt_timing | model\n",
    "    res = chain_timing.invoke({\n",
    "        \"from_pin\": v[\"from_pin\"],\n",
    "        \"to_pin\": v[\"to_pin\"],\n",
    "        \"slack\": v[\"slack\"],\n",
    "        \"delay\": v[\"delay\"],\n",
    "        \"clock\": v[\"clock\"]\n",
    "    })\n",
    "    \n",
    "    parsed_res = json_parser.parse(res.content)\n",
    "    results.append({\"id\": f\"v{i}\", **parsed_res})\n",
    "\n",
    "# Save results\n",
    "with open(\"llm_suggestions.json\", \"w\") as f:\n",
    "    json.dump({\"violations\": results}, f, indent=2)\n",
    "\n",
    "print(\"Saved -> llm_suggestions.json\")\n",
    "print(json.dumps(results, indent=2))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "e43887d0-3985-4963-8484-4191c7eac0a8",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Saved -> llm_suggestions.json\n",
      "[\n",
      "  {\n",
      "    \"id\": \"v1\",\n",
      "    \"root_cause\": \"The timing violation is caused by the delay on the path from U1/Q to U5/D exceeding the available clock period, resulting in a negative slack of -0.85 ns. This indicates that the signal is arriving at the endpoint U5/D 0.85 ns after the expected clock edge, likely due to a combination of cell delays, wire delays, and clock skew.\",\n",
      "    \"suggestions\": [\n",
      "      \"Optimize the logic between U1/Q and U5/D to reduce the cell delays, potentially by simplifying the combinational logic or using faster cell variants.\",\n",
      "      \"Investigate the wire delays and consider using a shorter route or adding buffer cells to reduce the wire length and capacitance.\",\n",
      "      \"Review the clock tree synthesis and consider rebalancing the clock tree to reduce clock skew and ensure that the clock signal arrives at U5/D earlier, increasing the available setup time.\"\n",
      "    ]\n",
      "  },\n",
      "  {\n",
      "    \"id\": \"v2\",\n",
      "    \"root_cause\": \"The timing violation is caused by the delay (2.8 ns) on the path from U2/Q to U6/D exceeding the available slack (-0.42 ns) on the clk_aux clock, indicating that the path is not meeting the required timing specifications.\",\n",
      "    \"suggestions\": [\n",
      "      \"Optimize the logic between U2/Q and U6/D to reduce the delay, potentially by simplifying the combinational logic or using faster logic cells.\",\n",
      "      \"Insert a pipeline register on the path to break it into two shorter paths, reducing the overall delay and increasing the slack.\",\n",
      "      \"Increase the clock period of clk_aux to provide more time for the signal to propagate from U2/Q to U6/D, although this may impact the overall system performance.\"\n",
      "    ]\n",
      "  },\n",
      "  {\n",
      "    \"id\": \"v3\",\n",
      "    \"root_cause\": \"The timing violation is caused by a delay of 6.0 ns between the startpoint U3/Q and the endpoint U7/D, which exceeds the available time, resulting in a slack of -1.15 ns. This can be due to a combination of factors such as long combinatorial logic paths, high fanout, or insufficient clock frequency.\",\n",
      "    \"suggestions\": [\n",
      "      \"Optimize the combinatorial logic between U3/Q and U7/D to reduce the delay, possibly by breaking down complex logic into simpler stages or using faster logic cells.\",\n",
      "      \"Increase the clock frequency of clk_main to provide more time for the signal to propagate, but this may require adjusting other parts of the design to maintain timing closure.\",\n",
      "      \"Insert a pipeline stage or a flip-flop between U3/Q and U7/D to break the long combinatorial path and reduce the delay, allowing the design to meet the timing requirements.\"\n",
      "    ]\n",
      "  },\n",
      "  {\n",
      "    \"id\": \"v4\",\n",
      "    \"root_cause\": \"The timing violation is caused by a delay of 3.0 ns between the startpoint U4/Q and the endpoint U8/D, which is greater than the available slack of -0.25 ns, indicating that the path is not meeting the required clock period of the clk_aux clock.\",\n",
      "    \"suggestions\": [\n",
      "      \"Optimize the logic between U4/Q and U8/D to reduce the delay, potentially by simplifying the combinatorial logic or using faster logic cells.\",\n",
      "      \"Insert a pipeline register between U4/Q and U8/D to break the long combinatorial path and reduce the delay, allowing the design to meet the required clock period.\",\n",
      "      \"Increase the clock period of the clk_aux clock to provide more time for the signal to propagate from U4/Q to U8/D, although this may impact the overall system performance.\"\n",
      "    ]\n",
      "  },\n",
      "  {\n",
      "    \"id\": \"v5\",\n",
      "    \"root_cause\": \"The timing violation is due to excessive delay (4.8 ns) in the path from U9/Q to U12/D, which is greater than the required time, resulting in a slack of -0.90 ns. This indicates that the signal is arriving late at the endpoint, likely due to a combination of factors such as long wire lengths, high fan-out, or slow logic gates.\",\n",
      "    \"suggestions\": [\n",
      "      \"Optimize the net routing to reduce wire length and capacitance, which can help decrease the delay in the path.\",\n",
      "      \"Apply buffering or use faster logic gates to reduce the intrinsic delay of the cells in the path.\",\n",
      "      \"Pipeline the design by inserting additional registers to break up the long combinatorial path and improve the overall timing.\"\n",
      "    ]\n",
      "  }\n",
      "]\n"
     ]
    }
   ],
   "source": [
    "with open(\"timing_features.json\", \"r\") as f:\n",
    "    data = json.load(f)\n",
    "\n",
    "violations = data.get(\"violations\", [])\n",
    "results = []\n",
    "\n",
    "for i, v in enumerate(violations, start=1):\n",
    "    chain_timing = prompt_timing | model\n",
    "    res = chain_timing.invoke({\n",
    "        \"from_pin\": v[\"from_pin\"],\n",
    "        \"to_pin\": v[\"to_pin\"],\n",
    "        \"slack\": v[\"slack\"],\n",
    "        \"delay\": v[\"delay\"],\n",
    "        \"clock\": v[\"clock\"]\n",
    "    })\n",
    "    \n",
    "    parsed_res = json_parser.parse(res.content)\n",
    "    results.append({\"id\": f\"v{i}\", **parsed_res})\n",
    "\n",
    "# Save results\n",
    "with open(\"llm_suggestions.json\", \"w\") as f:\n",
    "    json.dump({\"violations\": results}, f, indent=2)\n",
    "\n",
    "print(\"Saved -> llm_suggestions.json\")\n",
    "print(json.dumps(results, indent=2))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3fc8370d-59f5-43bb-add2-5830f21333e4",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
