

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Fri Sep 13 08:29:36 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.201 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  1.680 us|  1.680 us|  169|  169|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_neural_network_Pipeline_VITIS_LOOP_42_1_fu_541  |neural_network_Pipeline_VITIS_LOOP_42_1  |       42|       42|   0.420 us|   0.420 us|   42|   42|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_52_3_fu_603  |neural_network_Pipeline_VITIS_LOOP_52_3  |       28|       28|   0.280 us|   0.280 us|   28|   28|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_19_1_fu_672  |neural_network_Pipeline_VITIS_LOOP_19_1  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_23_2_fu_679  |neural_network_Pipeline_VITIS_LOOP_23_2  |       14|       14|   0.140 us|   0.140 us|   14|   14|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_28_3_fu_694  |neural_network_Pipeline_VITIS_LOOP_28_3  |       39|       39|   0.390 us|   0.390 us|   39|   39|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|  41|   3962|   2572|    -|
|Memory           |        0|   -|     46|      7|    0|
|Multiplexer      |        -|   -|      -|    493|    -|
|Register         |        -|   -|    649|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  41|   4657|   3072|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  45|     11|     14|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |CONTROL_s_axi_U                                     |CONTROL_s_axi                            |        0|   0|    36|    40|    0|
    |INPUT_s_axi_U                                       |INPUT_s_axi                              |        0|   0|   110|   115|    0|
    |OUTPUT_s_axi_U                                      |OUTPUT_s_axi                             |        0|   0|   110|   112|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_19_1_fu_672  |neural_network_Pipeline_VITIS_LOOP_19_1  |        0|   0|    22|   108|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_23_2_fu_679  |neural_network_Pipeline_VITIS_LOOP_23_2  |        0|   3|   681|   604|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_28_3_fu_694  |neural_network_Pipeline_VITIS_LOOP_28_3  |        0|   0|  1553|  1194|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_42_1_fu_541  |neural_network_Pipeline_VITIS_LOOP_42_1  |        0|  18|   784|   257|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_52_3_fu_603  |neural_network_Pipeline_VITIS_LOOP_52_3  |        0|  20|   666|   142|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |        0|  41|  3962|  2572|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer1_output_U  |layer1_output_RAM_AUTO_1R1W  |        0|  30|   5|    0|    20|   15|     1|          300|
    |layer2_output_U  |layer2_output_RAM_AUTO_1R1W  |        0|  16|   2|    0|     5|   16|     1|           80|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                             |        0|  46|   7|    0|    25|   31|     2|          380|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  181|         41|    1|         41|
    |input_r_address0        |   93|         19|    5|         95|
    |layer1_output_address0  |   49|         12|    5|         60|
    |layer1_output_address1  |   45|         11|    5|         55|
    |layer1_output_ce0       |   13|          3|    1|          3|
    |layer1_output_we0       |    9|          2|    1|          2|
    |layer2_output_address0  |   21|          5|    3|         15|
    |layer2_output_ce0       |   21|          5|    1|          5|
    |layer2_output_we0       |    9|          2|    1|          2|
    |output_r_address0       |   13|          3|    3|          9|
    |output_r_ce0            |   13|          3|    1|          3|
    |output_r_d0             |   13|          3|   16|         48|
    |output_r_we0            |   13|          3|    1|          3|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  493|        112|   44|        341|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  40|   0|   40|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_19_1_fu_672_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_23_2_fu_679_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_28_3_fu_694_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_42_1_fu_541_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_52_3_fu_603_ap_start_reg  |   1|   0|    1|          0|
    |input_r_load_10_reg_826                                          |  16|   0|   16|          0|
    |input_r_load_11_reg_836                                          |  16|   0|   16|          0|
    |input_r_load_12_reg_846                                          |  16|   0|   16|          0|
    |input_r_load_13_reg_856                                          |  16|   0|   16|          0|
    |input_r_load_14_reg_866                                          |  16|   0|   16|          0|
    |input_r_load_15_reg_876                                          |  16|   0|   16|          0|
    |input_r_load_16_reg_886                                          |  16|   0|   16|          0|
    |input_r_load_17_reg_896                                          |  16|   0|   16|          0|
    |input_r_load_1_reg_736                                           |  16|   0|   16|          0|
    |input_r_load_2_reg_746                                           |  16|   0|   16|          0|
    |input_r_load_3_reg_756                                           |  16|   0|   16|          0|
    |input_r_load_4_reg_766                                           |  16|   0|   16|          0|
    |input_r_load_5_reg_776                                           |  16|   0|   16|          0|
    |input_r_load_6_reg_786                                           |  16|   0|   16|          0|
    |input_r_load_7_reg_796                                           |  16|   0|   16|          0|
    |input_r_load_8_reg_806                                           |  16|   0|   16|          0|
    |input_r_load_9_reg_816                                           |  16|   0|   16|          0|
    |input_r_load_reg_726                                             |  16|   0|   16|          0|
    |layer1_output_load_10_reg_1011                                   |  15|   0|   15|          0|
    |layer1_output_load_11_reg_1016                                   |  15|   0|   15|          0|
    |layer1_output_load_12_reg_1031                                   |  15|   0|   15|          0|
    |layer1_output_load_13_reg_1036                                   |  15|   0|   15|          0|
    |layer1_output_load_14_reg_1051                                   |  15|   0|   15|          0|
    |layer1_output_load_15_reg_1056                                   |  15|   0|   15|          0|
    |layer1_output_load_16_reg_1071                                   |  15|   0|   15|          0|
    |layer1_output_load_17_reg_1076                                   |  15|   0|   15|          0|
    |layer1_output_load_18_reg_1091                                   |  15|   0|   15|          0|
    |layer1_output_load_19_reg_1096                                   |  15|   0|   15|          0|
    |layer1_output_load_1_reg_916                                     |  15|   0|   15|          0|
    |layer1_output_load_2_reg_931                                     |  15|   0|   15|          0|
    |layer1_output_load_3_reg_936                                     |  15|   0|   15|          0|
    |layer1_output_load_4_reg_951                                     |  15|   0|   15|          0|
    |layer1_output_load_5_reg_956                                     |  15|   0|   15|          0|
    |layer1_output_load_6_reg_971                                     |  15|   0|   15|          0|
    |layer1_output_load_7_reg_976                                     |  15|   0|   15|          0|
    |layer1_output_load_8_reg_991                                     |  15|   0|   15|          0|
    |layer1_output_load_9_reg_996                                     |  15|   0|   15|          0|
    |layer1_output_load_reg_911                                       |  15|   0|   15|          0|
    |max_val_reg_1106                                                 |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 649|   0|  649|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_CONTROL_AWVALID  |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_AWREADY  |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_AWADDR   |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WVALID   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WREADY   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WDATA    |   in|   32|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WSTRB    |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARVALID  |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARREADY  |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARADDR   |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RVALID   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RREADY   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RDATA    |  out|   32|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RRESP    |  out|    2|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BVALID   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BREADY   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BRESP    |  out|    2|       s_axi|         CONTROL|   return void|
|s_axi_INPUT_AWVALID    |   in|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_AWREADY    |  out|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_AWADDR     |   in|    7|       s_axi|           INPUT|         array|
|s_axi_INPUT_WVALID     |   in|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_WREADY     |  out|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_WDATA      |   in|   32|       s_axi|           INPUT|         array|
|s_axi_INPUT_WSTRB      |   in|    4|       s_axi|           INPUT|         array|
|s_axi_INPUT_ARVALID    |   in|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_ARREADY    |  out|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_ARADDR     |   in|    7|       s_axi|           INPUT|         array|
|s_axi_INPUT_RVALID     |  out|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_RREADY     |   in|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_RDATA      |  out|   32|       s_axi|           INPUT|         array|
|s_axi_INPUT_RRESP      |  out|    2|       s_axi|           INPUT|         array|
|s_axi_INPUT_BVALID     |  out|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_BREADY     |   in|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_BRESP      |  out|    2|       s_axi|           INPUT|         array|
|s_axi_OUTPUT_AWVALID   |   in|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_AWREADY   |  out|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_AWADDR    |   in|    5|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_WVALID    |   in|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_WREADY    |  out|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_WDATA     |   in|   32|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_WSTRB     |   in|    4|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_ARVALID   |   in|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_ARREADY   |  out|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_ARADDR    |   in|    5|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_RVALID    |  out|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_RREADY    |   in|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_RDATA     |  out|   32|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_RRESP     |  out|    2|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_BVALID    |  out|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_BREADY    |   in|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_BRESP     |  out|    2|       s_axi|          OUTPUT|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  neural_network|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  neural_network|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  neural_network|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sum_1_loc = alloca i64 1"   --->   Operation 41 'alloca' 'sum_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%max_val_1_loc = alloca i64 1"   --->   Operation 42 'alloca' 'max_val_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.15ns)   --->   "%layer1_output = alloca i64 1" [nn.cpp:38]   --->   Operation 43 'alloca' 'layer1_output' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_1 : Operation 44 [1/1] (2.15ns)   --->   "%layer2_output = alloca i64 1" [nn.cpp:39]   --->   Operation 44 'alloca' 'layer2_output' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 0" [nn.cpp:45]   --->   Operation 45 'getelementptr' 'input_r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.15ns)   --->   "%input_r_load = load i5 %input_r_addr" [nn.cpp:45]   --->   Operation 46 'load' 'input_r_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 47 [1/2] (2.15ns)   --->   "%input_r_load = load i5 %input_r_addr" [nn.cpp:45]   --->   Operation 47 'load' 'input_r_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%input_r_addr_1 = getelementptr i16 %input_r, i64 0, i64 1" [nn.cpp:45]   --->   Operation 48 'getelementptr' 'input_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.15ns)   --->   "%input_r_load_1 = load i5 %input_r_addr_1" [nn.cpp:45]   --->   Operation 49 'load' 'input_r_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 50 [1/2] (2.15ns)   --->   "%input_r_load_1 = load i5 %input_r_addr_1" [nn.cpp:45]   --->   Operation 50 'load' 'input_r_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%input_r_addr_2 = getelementptr i16 %input_r, i64 0, i64 2" [nn.cpp:45]   --->   Operation 51 'getelementptr' 'input_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.15ns)   --->   "%input_r_load_2 = load i5 %input_r_addr_2" [nn.cpp:45]   --->   Operation 52 'load' 'input_r_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 53 [1/2] (2.15ns)   --->   "%input_r_load_2 = load i5 %input_r_addr_2" [nn.cpp:45]   --->   Operation 53 'load' 'input_r_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%input_r_addr_3 = getelementptr i16 %input_r, i64 0, i64 3" [nn.cpp:45]   --->   Operation 54 'getelementptr' 'input_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (2.15ns)   --->   "%input_r_load_3 = load i5 %input_r_addr_3" [nn.cpp:45]   --->   Operation 55 'load' 'input_r_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 56 [1/2] (2.15ns)   --->   "%input_r_load_3 = load i5 %input_r_addr_3" [nn.cpp:45]   --->   Operation 56 'load' 'input_r_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%input_r_addr_4 = getelementptr i16 %input_r, i64 0, i64 4" [nn.cpp:45]   --->   Operation 57 'getelementptr' 'input_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (2.15ns)   --->   "%input_r_load_4 = load i5 %input_r_addr_4" [nn.cpp:45]   --->   Operation 58 'load' 'input_r_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 59 [1/2] (2.15ns)   --->   "%input_r_load_4 = load i5 %input_r_addr_4" [nn.cpp:45]   --->   Operation 59 'load' 'input_r_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%input_r_addr_5 = getelementptr i16 %input_r, i64 0, i64 5" [nn.cpp:45]   --->   Operation 60 'getelementptr' 'input_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (2.15ns)   --->   "%input_r_load_5 = load i5 %input_r_addr_5" [nn.cpp:45]   --->   Operation 61 'load' 'input_r_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 62 [1/2] (2.15ns)   --->   "%input_r_load_5 = load i5 %input_r_addr_5" [nn.cpp:45]   --->   Operation 62 'load' 'input_r_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%input_r_addr_6 = getelementptr i16 %input_r, i64 0, i64 6" [nn.cpp:45]   --->   Operation 63 'getelementptr' 'input_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (2.15ns)   --->   "%input_r_load_6 = load i5 %input_r_addr_6" [nn.cpp:45]   --->   Operation 64 'load' 'input_r_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 65 [1/2] (2.15ns)   --->   "%input_r_load_6 = load i5 %input_r_addr_6" [nn.cpp:45]   --->   Operation 65 'load' 'input_r_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%input_r_addr_7 = getelementptr i16 %input_r, i64 0, i64 7" [nn.cpp:45]   --->   Operation 66 'getelementptr' 'input_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [2/2] (2.15ns)   --->   "%input_r_load_7 = load i5 %input_r_addr_7" [nn.cpp:45]   --->   Operation 67 'load' 'input_r_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 68 [1/2] (2.15ns)   --->   "%input_r_load_7 = load i5 %input_r_addr_7" [nn.cpp:45]   --->   Operation 68 'load' 'input_r_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%input_r_addr_8 = getelementptr i16 %input_r, i64 0, i64 8" [nn.cpp:45]   --->   Operation 69 'getelementptr' 'input_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [2/2] (2.15ns)   --->   "%input_r_load_8 = load i5 %input_r_addr_8" [nn.cpp:45]   --->   Operation 70 'load' 'input_r_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 71 [1/2] (2.15ns)   --->   "%input_r_load_8 = load i5 %input_r_addr_8" [nn.cpp:45]   --->   Operation 71 'load' 'input_r_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%input_r_addr_9 = getelementptr i16 %input_r, i64 0, i64 9" [nn.cpp:45]   --->   Operation 72 'getelementptr' 'input_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [2/2] (2.15ns)   --->   "%input_r_load_9 = load i5 %input_r_addr_9" [nn.cpp:45]   --->   Operation 73 'load' 'input_r_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 74 [1/2] (2.15ns)   --->   "%input_r_load_9 = load i5 %input_r_addr_9" [nn.cpp:45]   --->   Operation 74 'load' 'input_r_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%input_r_addr_10 = getelementptr i16 %input_r, i64 0, i64 10" [nn.cpp:45]   --->   Operation 75 'getelementptr' 'input_r_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [2/2] (2.15ns)   --->   "%input_r_load_10 = load i5 %input_r_addr_10" [nn.cpp:45]   --->   Operation 76 'load' 'input_r_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 77 [1/2] (2.15ns)   --->   "%input_r_load_10 = load i5 %input_r_addr_10" [nn.cpp:45]   --->   Operation 77 'load' 'input_r_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%input_r_addr_11 = getelementptr i16 %input_r, i64 0, i64 11" [nn.cpp:45]   --->   Operation 78 'getelementptr' 'input_r_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [2/2] (2.15ns)   --->   "%input_r_load_11 = load i5 %input_r_addr_11" [nn.cpp:45]   --->   Operation 79 'load' 'input_r_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 80 [1/2] (2.15ns)   --->   "%input_r_load_11 = load i5 %input_r_addr_11" [nn.cpp:45]   --->   Operation 80 'load' 'input_r_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%input_r_addr_12 = getelementptr i16 %input_r, i64 0, i64 12" [nn.cpp:45]   --->   Operation 81 'getelementptr' 'input_r_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [2/2] (2.15ns)   --->   "%input_r_load_12 = load i5 %input_r_addr_12" [nn.cpp:45]   --->   Operation 82 'load' 'input_r_load_12' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 83 [1/2] (2.15ns)   --->   "%input_r_load_12 = load i5 %input_r_addr_12" [nn.cpp:45]   --->   Operation 83 'load' 'input_r_load_12' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%input_r_addr_13 = getelementptr i16 %input_r, i64 0, i64 13" [nn.cpp:45]   --->   Operation 84 'getelementptr' 'input_r_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [2/2] (2.15ns)   --->   "%input_r_load_13 = load i5 %input_r_addr_13" [nn.cpp:45]   --->   Operation 85 'load' 'input_r_load_13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 86 [1/2] (2.15ns)   --->   "%input_r_load_13 = load i5 %input_r_addr_13" [nn.cpp:45]   --->   Operation 86 'load' 'input_r_load_13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%input_r_addr_14 = getelementptr i16 %input_r, i64 0, i64 14" [nn.cpp:45]   --->   Operation 87 'getelementptr' 'input_r_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [2/2] (2.15ns)   --->   "%input_r_load_14 = load i5 %input_r_addr_14" [nn.cpp:45]   --->   Operation 88 'load' 'input_r_load_14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 89 [1/2] (2.15ns)   --->   "%input_r_load_14 = load i5 %input_r_addr_14" [nn.cpp:45]   --->   Operation 89 'load' 'input_r_load_14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%input_r_addr_15 = getelementptr i16 %input_r, i64 0, i64 15" [nn.cpp:45]   --->   Operation 90 'getelementptr' 'input_r_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [2/2] (2.15ns)   --->   "%input_r_load_15 = load i5 %input_r_addr_15" [nn.cpp:45]   --->   Operation 91 'load' 'input_r_load_15' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 17 <SV = 16> <Delay = 2.15>
ST_17 : Operation 92 [1/2] (2.15ns)   --->   "%input_r_load_15 = load i5 %input_r_addr_15" [nn.cpp:45]   --->   Operation 92 'load' 'input_r_load_15' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%input_r_addr_16 = getelementptr i16 %input_r, i64 0, i64 16" [nn.cpp:45]   --->   Operation 93 'getelementptr' 'input_r_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [2/2] (2.15ns)   --->   "%input_r_load_16 = load i5 %input_r_addr_16" [nn.cpp:45]   --->   Operation 94 'load' 'input_r_load_16' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 95 [1/2] (2.15ns)   --->   "%input_r_load_16 = load i5 %input_r_addr_16" [nn.cpp:45]   --->   Operation 95 'load' 'input_r_load_16' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%input_r_addr_17 = getelementptr i16 %input_r, i64 0, i64 17" [nn.cpp:45]   --->   Operation 96 'getelementptr' 'input_r_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [2/2] (2.15ns)   --->   "%input_r_load_17 = load i5 %input_r_addr_17" [nn.cpp:45]   --->   Operation 97 'load' 'input_r_load_17' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 19 <SV = 18> <Delay = 2.15>
ST_19 : Operation 98 [1/2] (2.15ns)   --->   "%input_r_load_17 = load i5 %input_r_addr_17" [nn.cpp:45]   --->   Operation 98 'load' 'input_r_load_17' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_19 : Operation 99 [2/2] (0.00ns)   --->   "%call_ln45 = call void @neural_network_Pipeline_VITIS_LOOP_42_1, i16 %input_r_load, i16 %input_r_load_1, i16 %input_r_load_2, i16 %input_r_load_3, i16 %input_r_load_4, i16 %input_r_load_5, i16 %input_r_load_6, i16 %input_r_load_7, i16 %input_r_load_8, i16 %input_r_load_9, i16 %input_r_load_10, i16 %input_r_load_11, i16 %input_r_load_12, i16 %input_r_load_13, i16 %input_r_load_14, i16 %input_r_load_15, i16 %input_r_load_16, i16 %input_r_load_17, i15 %layer1_output, i10 %layer1_weights_0, i9 %layer1_weights_1, i10 %layer1_weights_2, i9 %layer1_weights_3, i10 %layer1_weights_4, i9 %layer1_weights_5, i10 %layer1_weights_6, i11 %layer1_weights_7, i10 %layer1_weights_8, i9 %layer1_weights_9, i11 %layer1_weights_10, i11 %layer1_weights_11, i11 %layer1_weights_12, i12 %layer1_weights_13, i11 %layer1_weights_14, i10 %layer1_weights_15, i10 %layer1_weights_16, i10 %layer1_weights_17, i10 %layer1_bias" [nn.cpp:45]   --->   Operation 99 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln45 = call void @neural_network_Pipeline_VITIS_LOOP_42_1, i16 %input_r_load, i16 %input_r_load_1, i16 %input_r_load_2, i16 %input_r_load_3, i16 %input_r_load_4, i16 %input_r_load_5, i16 %input_r_load_6, i16 %input_r_load_7, i16 %input_r_load_8, i16 %input_r_load_9, i16 %input_r_load_10, i16 %input_r_load_11, i16 %input_r_load_12, i16 %input_r_load_13, i16 %input_r_load_14, i16 %input_r_load_15, i16 %input_r_load_16, i16 %input_r_load_17, i15 %layer1_output, i10 %layer1_weights_0, i9 %layer1_weights_1, i10 %layer1_weights_2, i9 %layer1_weights_3, i10 %layer1_weights_4, i9 %layer1_weights_5, i10 %layer1_weights_6, i11 %layer1_weights_7, i10 %layer1_weights_8, i9 %layer1_weights_9, i11 %layer1_weights_10, i11 %layer1_weights_11, i11 %layer1_weights_12, i12 %layer1_weights_13, i11 %layer1_weights_14, i10 %layer1_weights_15, i10 %layer1_weights_16, i10 %layer1_weights_17, i10 %layer1_bias" [nn.cpp:45]   --->   Operation 100 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.15>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 0" [nn.cpp:55]   --->   Operation 101 'getelementptr' 'layer1_output_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 102 [2/2] (2.15ns)   --->   "%layer1_output_load = load i5 %layer1_output_addr" [nn.cpp:55]   --->   Operation 102 'load' 'layer1_output_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_21 : Operation 103 [1/1] (0.00ns)   --->   "%layer1_output_addr_1 = getelementptr i15 %layer1_output, i64 0, i64 1" [nn.cpp:55]   --->   Operation 103 'getelementptr' 'layer1_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 104 [2/2] (2.15ns)   --->   "%layer1_output_load_1 = load i5 %layer1_output_addr_1" [nn.cpp:55]   --->   Operation 104 'load' 'layer1_output_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 22 <SV = 21> <Delay = 2.15>
ST_22 : Operation 105 [1/2] (2.15ns)   --->   "%layer1_output_load = load i5 %layer1_output_addr" [nn.cpp:55]   --->   Operation 105 'load' 'layer1_output_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_22 : Operation 106 [1/2] (2.15ns)   --->   "%layer1_output_load_1 = load i5 %layer1_output_addr_1" [nn.cpp:55]   --->   Operation 106 'load' 'layer1_output_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%layer1_output_addr_2 = getelementptr i15 %layer1_output, i64 0, i64 2" [nn.cpp:55]   --->   Operation 107 'getelementptr' 'layer1_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [2/2] (2.15ns)   --->   "%layer1_output_load_2 = load i5 %layer1_output_addr_2" [nn.cpp:55]   --->   Operation 108 'load' 'layer1_output_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%layer1_output_addr_3 = getelementptr i15 %layer1_output, i64 0, i64 3" [nn.cpp:55]   --->   Operation 109 'getelementptr' 'layer1_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [2/2] (2.15ns)   --->   "%layer1_output_load_3 = load i5 %layer1_output_addr_3" [nn.cpp:55]   --->   Operation 110 'load' 'layer1_output_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 23 <SV = 22> <Delay = 2.15>
ST_23 : Operation 111 [1/2] (2.15ns)   --->   "%layer1_output_load_2 = load i5 %layer1_output_addr_2" [nn.cpp:55]   --->   Operation 111 'load' 'layer1_output_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_23 : Operation 112 [1/2] (2.15ns)   --->   "%layer1_output_load_3 = load i5 %layer1_output_addr_3" [nn.cpp:55]   --->   Operation 112 'load' 'layer1_output_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%layer1_output_addr_4 = getelementptr i15 %layer1_output, i64 0, i64 4" [nn.cpp:55]   --->   Operation 113 'getelementptr' 'layer1_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 114 [2/2] (2.15ns)   --->   "%layer1_output_load_4 = load i5 %layer1_output_addr_4" [nn.cpp:55]   --->   Operation 114 'load' 'layer1_output_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_23 : Operation 115 [1/1] (0.00ns)   --->   "%layer1_output_addr_5 = getelementptr i15 %layer1_output, i64 0, i64 5" [nn.cpp:55]   --->   Operation 115 'getelementptr' 'layer1_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 116 [2/2] (2.15ns)   --->   "%layer1_output_load_5 = load i5 %layer1_output_addr_5" [nn.cpp:55]   --->   Operation 116 'load' 'layer1_output_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 24 <SV = 23> <Delay = 2.15>
ST_24 : Operation 117 [1/2] (2.15ns)   --->   "%layer1_output_load_4 = load i5 %layer1_output_addr_4" [nn.cpp:55]   --->   Operation 117 'load' 'layer1_output_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_24 : Operation 118 [1/2] (2.15ns)   --->   "%layer1_output_load_5 = load i5 %layer1_output_addr_5" [nn.cpp:55]   --->   Operation 118 'load' 'layer1_output_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%layer1_output_addr_6 = getelementptr i15 %layer1_output, i64 0, i64 6" [nn.cpp:55]   --->   Operation 119 'getelementptr' 'layer1_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 120 [2/2] (2.15ns)   --->   "%layer1_output_load_6 = load i5 %layer1_output_addr_6" [nn.cpp:55]   --->   Operation 120 'load' 'layer1_output_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%layer1_output_addr_7 = getelementptr i15 %layer1_output, i64 0, i64 7" [nn.cpp:55]   --->   Operation 121 'getelementptr' 'layer1_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 122 [2/2] (2.15ns)   --->   "%layer1_output_load_7 = load i5 %layer1_output_addr_7" [nn.cpp:55]   --->   Operation 122 'load' 'layer1_output_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 25 <SV = 24> <Delay = 2.15>
ST_25 : Operation 123 [1/2] (2.15ns)   --->   "%layer1_output_load_6 = load i5 %layer1_output_addr_6" [nn.cpp:55]   --->   Operation 123 'load' 'layer1_output_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_25 : Operation 124 [1/2] (2.15ns)   --->   "%layer1_output_load_7 = load i5 %layer1_output_addr_7" [nn.cpp:55]   --->   Operation 124 'load' 'layer1_output_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "%layer1_output_addr_8 = getelementptr i15 %layer1_output, i64 0, i64 8" [nn.cpp:55]   --->   Operation 125 'getelementptr' 'layer1_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 126 [2/2] (2.15ns)   --->   "%layer1_output_load_8 = load i5 %layer1_output_addr_8" [nn.cpp:55]   --->   Operation 126 'load' 'layer1_output_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "%layer1_output_addr_9 = getelementptr i15 %layer1_output, i64 0, i64 9" [nn.cpp:55]   --->   Operation 127 'getelementptr' 'layer1_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 128 [2/2] (2.15ns)   --->   "%layer1_output_load_9 = load i5 %layer1_output_addr_9" [nn.cpp:55]   --->   Operation 128 'load' 'layer1_output_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 26 <SV = 25> <Delay = 2.15>
ST_26 : Operation 129 [1/2] (2.15ns)   --->   "%layer1_output_load_8 = load i5 %layer1_output_addr_8" [nn.cpp:55]   --->   Operation 129 'load' 'layer1_output_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_26 : Operation 130 [1/2] (2.15ns)   --->   "%layer1_output_load_9 = load i5 %layer1_output_addr_9" [nn.cpp:55]   --->   Operation 130 'load' 'layer1_output_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_26 : Operation 131 [1/1] (0.00ns)   --->   "%layer1_output_addr_10 = getelementptr i15 %layer1_output, i64 0, i64 10" [nn.cpp:55]   --->   Operation 131 'getelementptr' 'layer1_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 132 [2/2] (2.15ns)   --->   "%layer1_output_load_10 = load i5 %layer1_output_addr_10" [nn.cpp:55]   --->   Operation 132 'load' 'layer1_output_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%layer1_output_addr_11 = getelementptr i15 %layer1_output, i64 0, i64 11" [nn.cpp:55]   --->   Operation 133 'getelementptr' 'layer1_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 134 [2/2] (2.15ns)   --->   "%layer1_output_load_11 = load i5 %layer1_output_addr_11" [nn.cpp:55]   --->   Operation 134 'load' 'layer1_output_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 27 <SV = 26> <Delay = 2.15>
ST_27 : Operation 135 [1/2] (2.15ns)   --->   "%layer1_output_load_10 = load i5 %layer1_output_addr_10" [nn.cpp:55]   --->   Operation 135 'load' 'layer1_output_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_27 : Operation 136 [1/2] (2.15ns)   --->   "%layer1_output_load_11 = load i5 %layer1_output_addr_11" [nn.cpp:55]   --->   Operation 136 'load' 'layer1_output_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_27 : Operation 137 [1/1] (0.00ns)   --->   "%layer1_output_addr_12 = getelementptr i15 %layer1_output, i64 0, i64 12" [nn.cpp:55]   --->   Operation 137 'getelementptr' 'layer1_output_addr_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 138 [2/2] (2.15ns)   --->   "%layer1_output_load_12 = load i5 %layer1_output_addr_12" [nn.cpp:55]   --->   Operation 138 'load' 'layer1_output_load_12' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_27 : Operation 139 [1/1] (0.00ns)   --->   "%layer1_output_addr_13 = getelementptr i15 %layer1_output, i64 0, i64 13" [nn.cpp:55]   --->   Operation 139 'getelementptr' 'layer1_output_addr_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 140 [2/2] (2.15ns)   --->   "%layer1_output_load_13 = load i5 %layer1_output_addr_13" [nn.cpp:55]   --->   Operation 140 'load' 'layer1_output_load_13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 28 <SV = 27> <Delay = 2.15>
ST_28 : Operation 141 [1/2] (2.15ns)   --->   "%layer1_output_load_12 = load i5 %layer1_output_addr_12" [nn.cpp:55]   --->   Operation 141 'load' 'layer1_output_load_12' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_28 : Operation 142 [1/2] (2.15ns)   --->   "%layer1_output_load_13 = load i5 %layer1_output_addr_13" [nn.cpp:55]   --->   Operation 142 'load' 'layer1_output_load_13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_28 : Operation 143 [1/1] (0.00ns)   --->   "%layer1_output_addr_14 = getelementptr i15 %layer1_output, i64 0, i64 14" [nn.cpp:55]   --->   Operation 143 'getelementptr' 'layer1_output_addr_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 144 [2/2] (2.15ns)   --->   "%layer1_output_load_14 = load i5 %layer1_output_addr_14" [nn.cpp:55]   --->   Operation 144 'load' 'layer1_output_load_14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_28 : Operation 145 [1/1] (0.00ns)   --->   "%layer1_output_addr_15 = getelementptr i15 %layer1_output, i64 0, i64 15" [nn.cpp:55]   --->   Operation 145 'getelementptr' 'layer1_output_addr_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 146 [2/2] (2.15ns)   --->   "%layer1_output_load_15 = load i5 %layer1_output_addr_15" [nn.cpp:55]   --->   Operation 146 'load' 'layer1_output_load_15' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 29 <SV = 28> <Delay = 2.15>
ST_29 : Operation 147 [1/2] (2.15ns)   --->   "%layer1_output_load_14 = load i5 %layer1_output_addr_14" [nn.cpp:55]   --->   Operation 147 'load' 'layer1_output_load_14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_29 : Operation 148 [1/2] (2.15ns)   --->   "%layer1_output_load_15 = load i5 %layer1_output_addr_15" [nn.cpp:55]   --->   Operation 148 'load' 'layer1_output_load_15' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_29 : Operation 149 [1/1] (0.00ns)   --->   "%layer1_output_addr_16 = getelementptr i15 %layer1_output, i64 0, i64 16" [nn.cpp:55]   --->   Operation 149 'getelementptr' 'layer1_output_addr_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 150 [2/2] (2.15ns)   --->   "%layer1_output_load_16 = load i5 %layer1_output_addr_16" [nn.cpp:55]   --->   Operation 150 'load' 'layer1_output_load_16' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_29 : Operation 151 [1/1] (0.00ns)   --->   "%layer1_output_addr_17 = getelementptr i15 %layer1_output, i64 0, i64 17" [nn.cpp:55]   --->   Operation 151 'getelementptr' 'layer1_output_addr_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 152 [2/2] (2.15ns)   --->   "%layer1_output_load_17 = load i5 %layer1_output_addr_17" [nn.cpp:55]   --->   Operation 152 'load' 'layer1_output_load_17' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 30 <SV = 29> <Delay = 2.15>
ST_30 : Operation 153 [1/2] (2.15ns)   --->   "%layer1_output_load_16 = load i5 %layer1_output_addr_16" [nn.cpp:55]   --->   Operation 153 'load' 'layer1_output_load_16' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_30 : Operation 154 [1/2] (2.15ns)   --->   "%layer1_output_load_17 = load i5 %layer1_output_addr_17" [nn.cpp:55]   --->   Operation 154 'load' 'layer1_output_load_17' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_30 : Operation 155 [1/1] (0.00ns)   --->   "%layer1_output_addr_18 = getelementptr i15 %layer1_output, i64 0, i64 18" [nn.cpp:55]   --->   Operation 155 'getelementptr' 'layer1_output_addr_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 156 [2/2] (2.15ns)   --->   "%layer1_output_load_18 = load i5 %layer1_output_addr_18" [nn.cpp:55]   --->   Operation 156 'load' 'layer1_output_load_18' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_30 : Operation 157 [1/1] (0.00ns)   --->   "%layer1_output_addr_19 = getelementptr i15 %layer1_output, i64 0, i64 19" [nn.cpp:55]   --->   Operation 157 'getelementptr' 'layer1_output_addr_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 158 [2/2] (2.15ns)   --->   "%layer1_output_load_19 = load i5 %layer1_output_addr_19" [nn.cpp:55]   --->   Operation 158 'load' 'layer1_output_load_19' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 31 <SV = 30> <Delay = 2.15>
ST_31 : Operation 159 [1/2] (2.15ns)   --->   "%layer1_output_load_18 = load i5 %layer1_output_addr_18" [nn.cpp:55]   --->   Operation 159 'load' 'layer1_output_load_18' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_31 : Operation 160 [1/2] (2.15ns)   --->   "%layer1_output_load_19 = load i5 %layer1_output_addr_19" [nn.cpp:55]   --->   Operation 160 'load' 'layer1_output_load_19' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_31 : Operation 161 [2/2] (0.00ns)   --->   "%call_ln55 = call void @neural_network_Pipeline_VITIS_LOOP_52_3, i15 %layer1_output_load, i15 %layer1_output_load_1, i15 %layer1_output_load_2, i15 %layer1_output_load_3, i15 %layer1_output_load_4, i15 %layer1_output_load_5, i15 %layer1_output_load_6, i15 %layer1_output_load_7, i15 %layer1_output_load_8, i15 %layer1_output_load_9, i15 %layer1_output_load_10, i15 %layer1_output_load_11, i15 %layer1_output_load_12, i15 %layer1_output_load_13, i15 %layer1_output_load_14, i15 %layer1_output_load_15, i15 %layer1_output_load_16, i15 %layer1_output_load_17, i15 %layer1_output_load_18, i15 %layer1_output_load_19, i16 %layer2_output, i11 %layer2_weights_0, i11 %layer2_weights_1, i11 %layer2_weights_2, i11 %layer2_weights_3, i10 %layer2_weights_4, i10 %layer2_weights_5, i10 %layer2_weights_6, i10 %layer2_weights_7, i11 %layer2_weights_8, i11 %layer2_weights_9, i11 %layer2_weights_10, i10 %layer2_weights_11, i12 %layer2_weights_12, i11 %layer2_weights_13, i11 %layer2_weights_14, i10 %layer2_weights_15, i11 %layer2_weights_16, i11 %layer2_weights_17, i11 %layer2_weights_18, i11 %layer2_weights_19, i9 %layer2_bias" [nn.cpp:55]   --->   Operation 161 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 162 [1/2] (0.00ns)   --->   "%call_ln55 = call void @neural_network_Pipeline_VITIS_LOOP_52_3, i15 %layer1_output_load, i15 %layer1_output_load_1, i15 %layer1_output_load_2, i15 %layer1_output_load_3, i15 %layer1_output_load_4, i15 %layer1_output_load_5, i15 %layer1_output_load_6, i15 %layer1_output_load_7, i15 %layer1_output_load_8, i15 %layer1_output_load_9, i15 %layer1_output_load_10, i15 %layer1_output_load_11, i15 %layer1_output_load_12, i15 %layer1_output_load_13, i15 %layer1_output_load_14, i15 %layer1_output_load_15, i15 %layer1_output_load_16, i15 %layer1_output_load_17, i15 %layer1_output_load_18, i15 %layer1_output_load_19, i16 %layer2_output, i11 %layer2_weights_0, i11 %layer2_weights_1, i11 %layer2_weights_2, i11 %layer2_weights_3, i10 %layer2_weights_4, i10 %layer2_weights_5, i10 %layer2_weights_6, i10 %layer2_weights_7, i11 %layer2_weights_8, i11 %layer2_weights_9, i11 %layer2_weights_10, i10 %layer2_weights_11, i12 %layer2_weights_12, i11 %layer2_weights_13, i11 %layer2_weights_14, i10 %layer2_weights_15, i11 %layer2_weights_16, i11 %layer2_weights_17, i11 %layer2_weights_18, i11 %layer2_weights_19, i9 %layer2_bias" [nn.cpp:55]   --->   Operation 162 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 2.15>
ST_33 : Operation 163 [1/1] (0.00ns)   --->   "%input = getelementptr i16 %layer2_output, i64 0, i64 0" [nn.cpp:62]   --->   Operation 163 'getelementptr' 'input' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 164 [2/2] (2.15ns)   --->   "%max_val = load i3 %input" [nn.cpp:16->nn.cpp:62]   --->   Operation 164 'load' 'max_val' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 34 <SV = 33> <Delay = 2.15>
ST_34 : Operation 165 [1/2] (2.15ns)   --->   "%max_val = load i3 %input" [nn.cpp:16->nn.cpp:62]   --->   Operation 165 'load' 'max_val' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 35 <SV = 34> <Delay = 1.61>
ST_35 : Operation 166 [2/2] (1.61ns)   --->   "%call_ln16 = call void @neural_network_Pipeline_VITIS_LOOP_19_1, i16 %max_val, i16 %layer2_output, i16 %max_val_1_loc" [nn.cpp:16->nn.cpp:62]   --->   Operation 166 'call' 'call_ln16' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 3.29>
ST_36 : Operation 167 [1/2] (3.29ns)   --->   "%call_ln16 = call void @neural_network_Pipeline_VITIS_LOOP_19_1, i16 %max_val, i16 %layer2_output, i16 %max_val_1_loc" [nn.cpp:16->nn.cpp:62]   --->   Operation 167 'call' 'call_ln16' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 168 [1/1] (0.00ns)   --->   "%max_val_1_loc_load = load i16 %max_val_1_loc"   --->   Operation 168 'load' 'max_val_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 169 [2/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_23_2, i16 %layer2_output, i16 %max_val_1_loc_load, i16 %output_r, i16 %sum_1_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 169 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 170 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_23_2, i16 %layer2_output, i16 %max_val_1_loc_load, i16 %output_r, i16 %sum_1_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 170 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 171 [1/1] (0.00ns)   --->   "%sum_1_loc_load = load i16 %sum_1_loc"   --->   Operation 171 'load' 'sum_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 172 [2/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_28_3, i16 %output_r, i16 %sum_1_loc_load"   --->   Operation 172 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 173 [1/1] (0.00ns)   --->   "%spectopmodule_ln33 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [nn.cpp:33]   --->   Operation 173 'spectopmodule' 'spectopmodule_ln33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_10, i32 0, i32 0, void @empty_3, i32 1, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 176 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_11, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_10, i32 0, i32 0, void @empty_3, i32 1, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 180 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_28_3, i16 %output_r, i16 %sum_1_loc_load"   --->   Operation 183 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 184 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [nn.cpp:63]   --->   Operation 184 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer1_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_1_loc             (alloca       ) [ 00111111111111111111111111111111111111110]
max_val_1_loc         (alloca       ) [ 00111111111111111111111111111111111111000]
layer1_output         (alloca       ) [ 00111111111111111111111111111110000000000]
layer2_output         (alloca       ) [ 00111111111111111111111111111111111111100]
input_r_addr          (getelementptr) [ 00100000000000000000000000000000000000000]
input_r_load          (load         ) [ 00011111111111111111100000000000000000000]
input_r_addr_1        (getelementptr) [ 00010000000000000000000000000000000000000]
input_r_load_1        (load         ) [ 00001111111111111111100000000000000000000]
input_r_addr_2        (getelementptr) [ 00001000000000000000000000000000000000000]
input_r_load_2        (load         ) [ 00000111111111111111100000000000000000000]
input_r_addr_3        (getelementptr) [ 00000100000000000000000000000000000000000]
input_r_load_3        (load         ) [ 00000011111111111111100000000000000000000]
input_r_addr_4        (getelementptr) [ 00000010000000000000000000000000000000000]
input_r_load_4        (load         ) [ 00000001111111111111100000000000000000000]
input_r_addr_5        (getelementptr) [ 00000001000000000000000000000000000000000]
input_r_load_5        (load         ) [ 00000000111111111111100000000000000000000]
input_r_addr_6        (getelementptr) [ 00000000100000000000000000000000000000000]
input_r_load_6        (load         ) [ 00000000011111111111100000000000000000000]
input_r_addr_7        (getelementptr) [ 00000000010000000000000000000000000000000]
input_r_load_7        (load         ) [ 00000000001111111111100000000000000000000]
input_r_addr_8        (getelementptr) [ 00000000001000000000000000000000000000000]
input_r_load_8        (load         ) [ 00000000000111111111100000000000000000000]
input_r_addr_9        (getelementptr) [ 00000000000100000000000000000000000000000]
input_r_load_9        (load         ) [ 00000000000011111111100000000000000000000]
input_r_addr_10       (getelementptr) [ 00000000000010000000000000000000000000000]
input_r_load_10       (load         ) [ 00000000000001111111100000000000000000000]
input_r_addr_11       (getelementptr) [ 00000000000001000000000000000000000000000]
input_r_load_11       (load         ) [ 00000000000000111111100000000000000000000]
input_r_addr_12       (getelementptr) [ 00000000000000100000000000000000000000000]
input_r_load_12       (load         ) [ 00000000000000011111100000000000000000000]
input_r_addr_13       (getelementptr) [ 00000000000000010000000000000000000000000]
input_r_load_13       (load         ) [ 00000000000000001111100000000000000000000]
input_r_addr_14       (getelementptr) [ 00000000000000001000000000000000000000000]
input_r_load_14       (load         ) [ 00000000000000000111100000000000000000000]
input_r_addr_15       (getelementptr) [ 00000000000000000100000000000000000000000]
input_r_load_15       (load         ) [ 00000000000000000011100000000000000000000]
input_r_addr_16       (getelementptr) [ 00000000000000000010000000000000000000000]
input_r_load_16       (load         ) [ 00000000000000000001100000000000000000000]
input_r_addr_17       (getelementptr) [ 00000000000000000001000000000000000000000]
input_r_load_17       (load         ) [ 00000000000000000000100000000000000000000]
call_ln45             (call         ) [ 00000000000000000000000000000000000000000]
layer1_output_addr    (getelementptr) [ 00000000000000000000001000000000000000000]
layer1_output_addr_1  (getelementptr) [ 00000000000000000000001000000000000000000]
layer1_output_load    (load         ) [ 00000000000000000000000111111111100000000]
layer1_output_load_1  (load         ) [ 00000000000000000000000111111111100000000]
layer1_output_addr_2  (getelementptr) [ 00000000000000000000000100000000000000000]
layer1_output_addr_3  (getelementptr) [ 00000000000000000000000100000000000000000]
layer1_output_load_2  (load         ) [ 00000000000000000000000011111111100000000]
layer1_output_load_3  (load         ) [ 00000000000000000000000011111111100000000]
layer1_output_addr_4  (getelementptr) [ 00000000000000000000000010000000000000000]
layer1_output_addr_5  (getelementptr) [ 00000000000000000000000010000000000000000]
layer1_output_load_4  (load         ) [ 00000000000000000000000001111111100000000]
layer1_output_load_5  (load         ) [ 00000000000000000000000001111111100000000]
layer1_output_addr_6  (getelementptr) [ 00000000000000000000000001000000000000000]
layer1_output_addr_7  (getelementptr) [ 00000000000000000000000001000000000000000]
layer1_output_load_6  (load         ) [ 00000000000000000000000000111111100000000]
layer1_output_load_7  (load         ) [ 00000000000000000000000000111111100000000]
layer1_output_addr_8  (getelementptr) [ 00000000000000000000000000100000000000000]
layer1_output_addr_9  (getelementptr) [ 00000000000000000000000000100000000000000]
layer1_output_load_8  (load         ) [ 00000000000000000000000000011111100000000]
layer1_output_load_9  (load         ) [ 00000000000000000000000000011111100000000]
layer1_output_addr_10 (getelementptr) [ 00000000000000000000000000010000000000000]
layer1_output_addr_11 (getelementptr) [ 00000000000000000000000000010000000000000]
layer1_output_load_10 (load         ) [ 00000000000000000000000000001111100000000]
layer1_output_load_11 (load         ) [ 00000000000000000000000000001111100000000]
layer1_output_addr_12 (getelementptr) [ 00000000000000000000000000001000000000000]
layer1_output_addr_13 (getelementptr) [ 00000000000000000000000000001000000000000]
layer1_output_load_12 (load         ) [ 00000000000000000000000000000111100000000]
layer1_output_load_13 (load         ) [ 00000000000000000000000000000111100000000]
layer1_output_addr_14 (getelementptr) [ 00000000000000000000000000000100000000000]
layer1_output_addr_15 (getelementptr) [ 00000000000000000000000000000100000000000]
layer1_output_load_14 (load         ) [ 00000000000000000000000000000011100000000]
layer1_output_load_15 (load         ) [ 00000000000000000000000000000011100000000]
layer1_output_addr_16 (getelementptr) [ 00000000000000000000000000000010000000000]
layer1_output_addr_17 (getelementptr) [ 00000000000000000000000000000010000000000]
layer1_output_load_16 (load         ) [ 00000000000000000000000000000001100000000]
layer1_output_load_17 (load         ) [ 00000000000000000000000000000001100000000]
layer1_output_addr_18 (getelementptr) [ 00000000000000000000000000000001000000000]
layer1_output_addr_19 (getelementptr) [ 00000000000000000000000000000001000000000]
layer1_output_load_18 (load         ) [ 00000000000000000000000000000000100000000]
layer1_output_load_19 (load         ) [ 00000000000000000000000000000000100000000]
call_ln55             (call         ) [ 00000000000000000000000000000000000000000]
input                 (getelementptr) [ 00000000000000000000000000000000001000000]
max_val               (load         ) [ 00000000000000000000000000000000000110000]
call_ln16             (call         ) [ 00000000000000000000000000000000000000000]
max_val_1_loc_load    (load         ) [ 00000000000000000000000000000000000000100]
call_ln0              (call         ) [ 00000000000000000000000000000000000000000]
sum_1_loc_load        (load         ) [ 00000000000000000000000000000000000000001]
spectopmodule_ln33    (spectopmodule) [ 00000000000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000000000000000]
specmemcore_ln0       (specmemcore  ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 00000000000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000000000000000]
specmemcore_ln0       (specmemcore  ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 00000000000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000000000000000]
call_ln0              (call         ) [ 00000000000000000000000000000000000000000]
ret_ln63              (ret          ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer1_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer1_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer1_weights_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer1_weights_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_weights_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer1_weights_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer1_weights_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer1_weights_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer1_weights_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer1_weights_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer1_weights_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer1_weights_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer1_weights_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer1_weights_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer1_weights_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer1_weights_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer1_weights_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer1_bias">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer2_weights_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer2_weights_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer2_weights_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer2_weights_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer2_weights_4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="layer2_weights_5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer2_weights_6">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer2_weights_7">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer2_weights_8">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="layer2_weights_9">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer2_weights_10">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer2_weights_11">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="layer2_weights_12">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="layer2_weights_13">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="layer2_weights_14">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="layer2_weights_15">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="layer2_weights_16">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="layer2_weights_17">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="layer2_weights_18">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="layer2_weights_19">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="layer2_bias">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="f_x_lsb_table">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="exp_x_msb_2_m_1_table">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_42_1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_52_3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_19_1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_23_2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_28_3"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="sum_1_loc_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="36"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1_loc/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="max_val_1_loc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="34"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_1_loc/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="layer1_output_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="layer2_output_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="input_r_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/1 input_r_load_1/2 input_r_load_2/3 input_r_load_3/4 input_r_load_4/5 input_r_load_5/6 input_r_load_6/7 input_r_load_7/8 input_r_load_8/9 input_r_load_9/10 input_r_load_10/11 input_r_load_11/12 input_r_load_12/13 input_r_load_13/14 input_r_load_14/15 input_r_load_15/16 input_r_load_16/17 input_r_load_17/18 "/>
</bind>
</comp>

<comp id="206" class="1004" name="input_r_addr_1_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="input_r_addr_2_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="3" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_2/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="input_r_addr_3_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_3/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="input_r_addr_4_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_4/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="input_r_addr_5_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_5/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="input_r_addr_6_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="4" slack="0"/>
<pin id="255" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_6/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="input_r_addr_7_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_7/8 "/>
</bind>
</comp>

<comp id="269" class="1004" name="input_r_addr_8_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_8/9 "/>
</bind>
</comp>

<comp id="278" class="1004" name="input_r_addr_9_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="5" slack="0"/>
<pin id="282" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_9/10 "/>
</bind>
</comp>

<comp id="287" class="1004" name="input_r_addr_10_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_10/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="input_r_addr_11_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_11/12 "/>
</bind>
</comp>

<comp id="305" class="1004" name="input_r_addr_12_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_12/13 "/>
</bind>
</comp>

<comp id="314" class="1004" name="input_r_addr_13_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_13/14 "/>
</bind>
</comp>

<comp id="323" class="1004" name="input_r_addr_14_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_14/15 "/>
</bind>
</comp>

<comp id="332" class="1004" name="input_r_addr_15_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_15/16 "/>
</bind>
</comp>

<comp id="341" class="1004" name="input_r_addr_16_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_16/17 "/>
</bind>
</comp>

<comp id="350" class="1004" name="input_r_addr_17_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_17/18 "/>
</bind>
</comp>

<comp id="359" class="1004" name="layer1_output_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr/21 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="0"/>
<pin id="371" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="372" dir="0" index="5" bw="15" slack="2147483647"/>
<pin id="373" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="15" slack="0"/>
<pin id="374" dir="1" index="7" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_load/21 layer1_output_load_1/21 layer1_output_load_2/22 layer1_output_load_3/22 layer1_output_load_4/23 layer1_output_load_5/23 layer1_output_load_6/24 layer1_output_load_7/24 layer1_output_load_8/25 layer1_output_load_9/25 layer1_output_load_10/26 layer1_output_load_11/26 layer1_output_load_12/27 layer1_output_load_13/27 layer1_output_load_14/28 layer1_output_load_15/28 layer1_output_load_16/29 layer1_output_load_17/29 layer1_output_load_18/30 layer1_output_load_19/30 "/>
</bind>
</comp>

<comp id="376" class="1004" name="layer1_output_addr_1_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_1/21 "/>
</bind>
</comp>

<comp id="384" class="1004" name="layer1_output_addr_2_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="3" slack="0"/>
<pin id="388" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_2/22 "/>
</bind>
</comp>

<comp id="392" class="1004" name="layer1_output_addr_3_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="3" slack="0"/>
<pin id="396" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_3/22 "/>
</bind>
</comp>

<comp id="400" class="1004" name="layer1_output_addr_4_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="4" slack="0"/>
<pin id="404" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_4/23 "/>
</bind>
</comp>

<comp id="408" class="1004" name="layer1_output_addr_5_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_5/23 "/>
</bind>
</comp>

<comp id="416" class="1004" name="layer1_output_addr_6_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="4" slack="0"/>
<pin id="420" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_6/24 "/>
</bind>
</comp>

<comp id="424" class="1004" name="layer1_output_addr_7_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="4" slack="0"/>
<pin id="428" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_7/24 "/>
</bind>
</comp>

<comp id="432" class="1004" name="layer1_output_addr_8_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_8/25 "/>
</bind>
</comp>

<comp id="440" class="1004" name="layer1_output_addr_9_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="5" slack="0"/>
<pin id="444" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_9/25 "/>
</bind>
</comp>

<comp id="448" class="1004" name="layer1_output_addr_10_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_10/26 "/>
</bind>
</comp>

<comp id="456" class="1004" name="layer1_output_addr_11_gep_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="5" slack="0"/>
<pin id="460" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_11/26 "/>
</bind>
</comp>

<comp id="464" class="1004" name="layer1_output_addr_12_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="5" slack="0"/>
<pin id="468" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_12/27 "/>
</bind>
</comp>

<comp id="472" class="1004" name="layer1_output_addr_13_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_13/27 "/>
</bind>
</comp>

<comp id="480" class="1004" name="layer1_output_addr_14_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_14/28 "/>
</bind>
</comp>

<comp id="488" class="1004" name="layer1_output_addr_15_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="5" slack="0"/>
<pin id="492" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_15/28 "/>
</bind>
</comp>

<comp id="496" class="1004" name="layer1_output_addr_16_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="6" slack="0"/>
<pin id="500" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_16/29 "/>
</bind>
</comp>

<comp id="504" class="1004" name="layer1_output_addr_17_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_17/29 "/>
</bind>
</comp>

<comp id="512" class="1004" name="layer1_output_addr_18_gep_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="6" slack="0"/>
<pin id="516" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_18/30 "/>
</bind>
</comp>

<comp id="520" class="1004" name="layer1_output_addr_19_gep_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="6" slack="0"/>
<pin id="524" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_19/30 "/>
</bind>
</comp>

<comp id="528" class="1004" name="input_gep_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input/33 "/>
</bind>
</comp>

<comp id="535" class="1004" name="grp_access_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val/33 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_42_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="0" slack="0"/>
<pin id="543" dir="0" index="1" bw="16" slack="17"/>
<pin id="544" dir="0" index="2" bw="16" slack="16"/>
<pin id="545" dir="0" index="3" bw="16" slack="15"/>
<pin id="546" dir="0" index="4" bw="16" slack="14"/>
<pin id="547" dir="0" index="5" bw="16" slack="13"/>
<pin id="548" dir="0" index="6" bw="16" slack="12"/>
<pin id="549" dir="0" index="7" bw="16" slack="11"/>
<pin id="550" dir="0" index="8" bw="16" slack="10"/>
<pin id="551" dir="0" index="9" bw="16" slack="9"/>
<pin id="552" dir="0" index="10" bw="16" slack="8"/>
<pin id="553" dir="0" index="11" bw="16" slack="7"/>
<pin id="554" dir="0" index="12" bw="16" slack="6"/>
<pin id="555" dir="0" index="13" bw="16" slack="5"/>
<pin id="556" dir="0" index="14" bw="16" slack="4"/>
<pin id="557" dir="0" index="15" bw="16" slack="3"/>
<pin id="558" dir="0" index="16" bw="16" slack="2"/>
<pin id="559" dir="0" index="17" bw="16" slack="1"/>
<pin id="560" dir="0" index="18" bw="16" slack="0"/>
<pin id="561" dir="0" index="19" bw="15" slack="2147483647"/>
<pin id="562" dir="0" index="20" bw="10" slack="0"/>
<pin id="563" dir="0" index="21" bw="9" slack="0"/>
<pin id="564" dir="0" index="22" bw="10" slack="0"/>
<pin id="565" dir="0" index="23" bw="9" slack="0"/>
<pin id="566" dir="0" index="24" bw="10" slack="0"/>
<pin id="567" dir="0" index="25" bw="9" slack="0"/>
<pin id="568" dir="0" index="26" bw="10" slack="0"/>
<pin id="569" dir="0" index="27" bw="11" slack="0"/>
<pin id="570" dir="0" index="28" bw="10" slack="0"/>
<pin id="571" dir="0" index="29" bw="9" slack="0"/>
<pin id="572" dir="0" index="30" bw="11" slack="0"/>
<pin id="573" dir="0" index="31" bw="11" slack="0"/>
<pin id="574" dir="0" index="32" bw="11" slack="0"/>
<pin id="575" dir="0" index="33" bw="12" slack="0"/>
<pin id="576" dir="0" index="34" bw="11" slack="0"/>
<pin id="577" dir="0" index="35" bw="10" slack="0"/>
<pin id="578" dir="0" index="36" bw="10" slack="0"/>
<pin id="579" dir="0" index="37" bw="10" slack="0"/>
<pin id="580" dir="0" index="38" bw="10" slack="0"/>
<pin id="581" dir="1" index="39" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/19 "/>
</bind>
</comp>

<comp id="603" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_52_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="0" slack="0"/>
<pin id="605" dir="0" index="1" bw="15" slack="9"/>
<pin id="606" dir="0" index="2" bw="15" slack="9"/>
<pin id="607" dir="0" index="3" bw="15" slack="8"/>
<pin id="608" dir="0" index="4" bw="15" slack="8"/>
<pin id="609" dir="0" index="5" bw="15" slack="7"/>
<pin id="610" dir="0" index="6" bw="15" slack="7"/>
<pin id="611" dir="0" index="7" bw="15" slack="6"/>
<pin id="612" dir="0" index="8" bw="15" slack="6"/>
<pin id="613" dir="0" index="9" bw="15" slack="5"/>
<pin id="614" dir="0" index="10" bw="15" slack="5"/>
<pin id="615" dir="0" index="11" bw="15" slack="4"/>
<pin id="616" dir="0" index="12" bw="15" slack="4"/>
<pin id="617" dir="0" index="13" bw="15" slack="3"/>
<pin id="618" dir="0" index="14" bw="15" slack="3"/>
<pin id="619" dir="0" index="15" bw="15" slack="2"/>
<pin id="620" dir="0" index="16" bw="15" slack="2"/>
<pin id="621" dir="0" index="17" bw="15" slack="1"/>
<pin id="622" dir="0" index="18" bw="15" slack="1"/>
<pin id="623" dir="0" index="19" bw="15" slack="0"/>
<pin id="624" dir="0" index="20" bw="15" slack="0"/>
<pin id="625" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="626" dir="0" index="22" bw="11" slack="0"/>
<pin id="627" dir="0" index="23" bw="11" slack="0"/>
<pin id="628" dir="0" index="24" bw="11" slack="0"/>
<pin id="629" dir="0" index="25" bw="11" slack="0"/>
<pin id="630" dir="0" index="26" bw="10" slack="0"/>
<pin id="631" dir="0" index="27" bw="10" slack="0"/>
<pin id="632" dir="0" index="28" bw="10" slack="0"/>
<pin id="633" dir="0" index="29" bw="10" slack="0"/>
<pin id="634" dir="0" index="30" bw="11" slack="0"/>
<pin id="635" dir="0" index="31" bw="11" slack="0"/>
<pin id="636" dir="0" index="32" bw="11" slack="0"/>
<pin id="637" dir="0" index="33" bw="10" slack="0"/>
<pin id="638" dir="0" index="34" bw="12" slack="0"/>
<pin id="639" dir="0" index="35" bw="11" slack="0"/>
<pin id="640" dir="0" index="36" bw="11" slack="0"/>
<pin id="641" dir="0" index="37" bw="10" slack="0"/>
<pin id="642" dir="0" index="38" bw="11" slack="0"/>
<pin id="643" dir="0" index="39" bw="11" slack="0"/>
<pin id="644" dir="0" index="40" bw="11" slack="0"/>
<pin id="645" dir="0" index="41" bw="11" slack="0"/>
<pin id="646" dir="0" index="42" bw="9" slack="0"/>
<pin id="647" dir="1" index="43" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln55/31 "/>
</bind>
</comp>

<comp id="672" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_19_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="0" slack="0"/>
<pin id="674" dir="0" index="1" bw="16" slack="1"/>
<pin id="675" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="676" dir="0" index="3" bw="16" slack="34"/>
<pin id="677" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/35 "/>
</bind>
</comp>

<comp id="679" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_23_2_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="0" slack="0"/>
<pin id="681" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="682" dir="0" index="2" bw="16" slack="0"/>
<pin id="683" dir="0" index="3" bw="16" slack="0"/>
<pin id="684" dir="0" index="4" bw="16" slack="36"/>
<pin id="685" dir="0" index="5" bw="11" slack="0"/>
<pin id="686" dir="0" index="6" bw="25" slack="0"/>
<pin id="687" dir="0" index="7" bw="25" slack="0"/>
<pin id="688" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/37 "/>
</bind>
</comp>

<comp id="694" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_28_3_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="0" slack="0"/>
<pin id="696" dir="0" index="1" bw="16" slack="0"/>
<pin id="697" dir="0" index="2" bw="16" slack="0"/>
<pin id="698" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/39 "/>
</bind>
</comp>

<comp id="701" class="1004" name="max_val_1_loc_load_load_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="36"/>
<pin id="703" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_1_loc_load/37 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sum_1_loc_load_load_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="38"/>
<pin id="707" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_loc_load/39 "/>
</bind>
</comp>

<comp id="709" class="1005" name="sum_1_loc_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="36"/>
<pin id="711" dir="1" index="1" bw="16" slack="36"/>
</pin_list>
<bind>
<opset="sum_1_loc "/>
</bind>
</comp>

<comp id="715" class="1005" name="max_val_1_loc_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="34"/>
<pin id="717" dir="1" index="1" bw="16" slack="34"/>
</pin_list>
<bind>
<opset="max_val_1_loc "/>
</bind>
</comp>

<comp id="721" class="1005" name="input_r_addr_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="1"/>
<pin id="723" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="726" class="1005" name="input_r_load_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="17"/>
<pin id="728" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="input_r_load "/>
</bind>
</comp>

<comp id="731" class="1005" name="input_r_addr_1_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="1"/>
<pin id="733" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_1 "/>
</bind>
</comp>

<comp id="736" class="1005" name="input_r_load_1_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="16"/>
<pin id="738" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opset="input_r_load_1 "/>
</bind>
</comp>

<comp id="741" class="1005" name="input_r_addr_2_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="1"/>
<pin id="743" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_2 "/>
</bind>
</comp>

<comp id="746" class="1005" name="input_r_load_2_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="15"/>
<pin id="748" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="input_r_load_2 "/>
</bind>
</comp>

<comp id="751" class="1005" name="input_r_addr_3_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="5" slack="1"/>
<pin id="753" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_3 "/>
</bind>
</comp>

<comp id="756" class="1005" name="input_r_load_3_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="14"/>
<pin id="758" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opset="input_r_load_3 "/>
</bind>
</comp>

<comp id="761" class="1005" name="input_r_addr_4_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="5" slack="1"/>
<pin id="763" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_4 "/>
</bind>
</comp>

<comp id="766" class="1005" name="input_r_load_4_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="13"/>
<pin id="768" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="input_r_load_4 "/>
</bind>
</comp>

<comp id="771" class="1005" name="input_r_addr_5_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="5" slack="1"/>
<pin id="773" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_5 "/>
</bind>
</comp>

<comp id="776" class="1005" name="input_r_load_5_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="12"/>
<pin id="778" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="input_r_load_5 "/>
</bind>
</comp>

<comp id="781" class="1005" name="input_r_addr_6_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="5" slack="1"/>
<pin id="783" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_6 "/>
</bind>
</comp>

<comp id="786" class="1005" name="input_r_load_6_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="11"/>
<pin id="788" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="input_r_load_6 "/>
</bind>
</comp>

<comp id="791" class="1005" name="input_r_addr_7_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="5" slack="1"/>
<pin id="793" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_7 "/>
</bind>
</comp>

<comp id="796" class="1005" name="input_r_load_7_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="10"/>
<pin id="798" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="input_r_load_7 "/>
</bind>
</comp>

<comp id="801" class="1005" name="input_r_addr_8_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="1"/>
<pin id="803" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_8 "/>
</bind>
</comp>

<comp id="806" class="1005" name="input_r_load_8_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="16" slack="9"/>
<pin id="808" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="input_r_load_8 "/>
</bind>
</comp>

<comp id="811" class="1005" name="input_r_addr_9_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="5" slack="1"/>
<pin id="813" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_9 "/>
</bind>
</comp>

<comp id="816" class="1005" name="input_r_load_9_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="8"/>
<pin id="818" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="input_r_load_9 "/>
</bind>
</comp>

<comp id="821" class="1005" name="input_r_addr_10_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="5" slack="1"/>
<pin id="823" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_10 "/>
</bind>
</comp>

<comp id="826" class="1005" name="input_r_load_10_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="7"/>
<pin id="828" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="input_r_load_10 "/>
</bind>
</comp>

<comp id="831" class="1005" name="input_r_addr_11_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="5" slack="1"/>
<pin id="833" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_11 "/>
</bind>
</comp>

<comp id="836" class="1005" name="input_r_load_11_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="6"/>
<pin id="838" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="input_r_load_11 "/>
</bind>
</comp>

<comp id="841" class="1005" name="input_r_addr_12_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="5" slack="1"/>
<pin id="843" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_12 "/>
</bind>
</comp>

<comp id="846" class="1005" name="input_r_load_12_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="5"/>
<pin id="848" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="input_r_load_12 "/>
</bind>
</comp>

<comp id="851" class="1005" name="input_r_addr_13_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="5" slack="1"/>
<pin id="853" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_13 "/>
</bind>
</comp>

<comp id="856" class="1005" name="input_r_load_13_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="4"/>
<pin id="858" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="input_r_load_13 "/>
</bind>
</comp>

<comp id="861" class="1005" name="input_r_addr_14_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="5" slack="1"/>
<pin id="863" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_14 "/>
</bind>
</comp>

<comp id="866" class="1005" name="input_r_load_14_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="3"/>
<pin id="868" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_r_load_14 "/>
</bind>
</comp>

<comp id="871" class="1005" name="input_r_addr_15_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="5" slack="1"/>
<pin id="873" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_15 "/>
</bind>
</comp>

<comp id="876" class="1005" name="input_r_load_15_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="2"/>
<pin id="878" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_r_load_15 "/>
</bind>
</comp>

<comp id="881" class="1005" name="input_r_addr_16_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="5" slack="1"/>
<pin id="883" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_16 "/>
</bind>
</comp>

<comp id="886" class="1005" name="input_r_load_16_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="1"/>
<pin id="888" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_r_load_16 "/>
</bind>
</comp>

<comp id="891" class="1005" name="input_r_addr_17_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="5" slack="1"/>
<pin id="893" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_17 "/>
</bind>
</comp>

<comp id="896" class="1005" name="input_r_load_17_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="1"/>
<pin id="898" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_r_load_17 "/>
</bind>
</comp>

<comp id="901" class="1005" name="layer1_output_addr_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="5" slack="1"/>
<pin id="903" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr "/>
</bind>
</comp>

<comp id="906" class="1005" name="layer1_output_addr_1_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="5" slack="1"/>
<pin id="908" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_1 "/>
</bind>
</comp>

<comp id="911" class="1005" name="layer1_output_load_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="15" slack="9"/>
<pin id="913" dir="1" index="1" bw="15" slack="9"/>
</pin_list>
<bind>
<opset="layer1_output_load "/>
</bind>
</comp>

<comp id="916" class="1005" name="layer1_output_load_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="15" slack="9"/>
<pin id="918" dir="1" index="1" bw="15" slack="9"/>
</pin_list>
<bind>
<opset="layer1_output_load_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="layer1_output_addr_2_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="5" slack="1"/>
<pin id="923" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_2 "/>
</bind>
</comp>

<comp id="926" class="1005" name="layer1_output_addr_3_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="5" slack="1"/>
<pin id="928" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_3 "/>
</bind>
</comp>

<comp id="931" class="1005" name="layer1_output_load_2_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="15" slack="8"/>
<pin id="933" dir="1" index="1" bw="15" slack="8"/>
</pin_list>
<bind>
<opset="layer1_output_load_2 "/>
</bind>
</comp>

<comp id="936" class="1005" name="layer1_output_load_3_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="15" slack="8"/>
<pin id="938" dir="1" index="1" bw="15" slack="8"/>
</pin_list>
<bind>
<opset="layer1_output_load_3 "/>
</bind>
</comp>

<comp id="941" class="1005" name="layer1_output_addr_4_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="5" slack="1"/>
<pin id="943" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_4 "/>
</bind>
</comp>

<comp id="946" class="1005" name="layer1_output_addr_5_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="5" slack="1"/>
<pin id="948" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_5 "/>
</bind>
</comp>

<comp id="951" class="1005" name="layer1_output_load_4_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="15" slack="7"/>
<pin id="953" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opset="layer1_output_load_4 "/>
</bind>
</comp>

<comp id="956" class="1005" name="layer1_output_load_5_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="15" slack="7"/>
<pin id="958" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opset="layer1_output_load_5 "/>
</bind>
</comp>

<comp id="961" class="1005" name="layer1_output_addr_6_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="5" slack="1"/>
<pin id="963" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_6 "/>
</bind>
</comp>

<comp id="966" class="1005" name="layer1_output_addr_7_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="5" slack="1"/>
<pin id="968" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_7 "/>
</bind>
</comp>

<comp id="971" class="1005" name="layer1_output_load_6_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="15" slack="6"/>
<pin id="973" dir="1" index="1" bw="15" slack="6"/>
</pin_list>
<bind>
<opset="layer1_output_load_6 "/>
</bind>
</comp>

<comp id="976" class="1005" name="layer1_output_load_7_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="15" slack="6"/>
<pin id="978" dir="1" index="1" bw="15" slack="6"/>
</pin_list>
<bind>
<opset="layer1_output_load_7 "/>
</bind>
</comp>

<comp id="981" class="1005" name="layer1_output_addr_8_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="5" slack="1"/>
<pin id="983" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_8 "/>
</bind>
</comp>

<comp id="986" class="1005" name="layer1_output_addr_9_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="5" slack="1"/>
<pin id="988" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_9 "/>
</bind>
</comp>

<comp id="991" class="1005" name="layer1_output_load_8_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="15" slack="5"/>
<pin id="993" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="layer1_output_load_8 "/>
</bind>
</comp>

<comp id="996" class="1005" name="layer1_output_load_9_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="15" slack="5"/>
<pin id="998" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="layer1_output_load_9 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="layer1_output_addr_10_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="5" slack="1"/>
<pin id="1003" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_10 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="layer1_output_addr_11_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="5" slack="1"/>
<pin id="1008" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_11 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="layer1_output_load_10_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="15" slack="4"/>
<pin id="1013" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="layer1_output_load_10 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="layer1_output_load_11_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="15" slack="4"/>
<pin id="1018" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="layer1_output_load_11 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="layer1_output_addr_12_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="5" slack="1"/>
<pin id="1023" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_12 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="layer1_output_addr_13_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="5" slack="1"/>
<pin id="1028" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_13 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="layer1_output_load_12_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="15" slack="3"/>
<pin id="1033" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="layer1_output_load_12 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="layer1_output_load_13_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="15" slack="3"/>
<pin id="1038" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="layer1_output_load_13 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="layer1_output_addr_14_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="5" slack="1"/>
<pin id="1043" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_14 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="layer1_output_addr_15_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="5" slack="1"/>
<pin id="1048" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_15 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="layer1_output_load_14_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="15" slack="2"/>
<pin id="1053" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="layer1_output_load_14 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="layer1_output_load_15_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="15" slack="2"/>
<pin id="1058" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="layer1_output_load_15 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="layer1_output_addr_16_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="5" slack="1"/>
<pin id="1063" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_16 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="layer1_output_addr_17_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="5" slack="1"/>
<pin id="1068" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_17 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="layer1_output_load_16_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="15" slack="1"/>
<pin id="1073" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_load_16 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="layer1_output_load_17_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="15" slack="1"/>
<pin id="1078" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_load_17 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="layer1_output_addr_18_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="5" slack="1"/>
<pin id="1083" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_18 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="layer1_output_addr_19_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="5" slack="1"/>
<pin id="1088" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_19 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="layer1_output_load_18_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="15" slack="1"/>
<pin id="1093" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_load_18 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="layer1_output_load_19_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="15" slack="1"/>
<pin id="1098" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_load_19 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="input_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="3" slack="1"/>
<pin id="1103" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input "/>
</bind>
</comp>

<comp id="1106" class="1005" name="max_val_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="16" slack="1"/>
<pin id="1108" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="90" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="90" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="90" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="90" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="92" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="92" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="92" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="90" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="214"><net_src comp="206" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="92" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="94" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="223"><net_src comp="215" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="92" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="96" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="92" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="98" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="92" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="100" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="242" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="92" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="102" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="251" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="92" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="104" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="268"><net_src comp="260" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="92" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="106" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="269" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="92" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="108" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="278" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="92" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="110" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="287" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="301"><net_src comp="0" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="92" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="112" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="92" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="114" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="305" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="92" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="116" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="314" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="328"><net_src comp="0" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="92" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="118" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="323" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="337"><net_src comp="0" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="92" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="120" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="332" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="346"><net_src comp="0" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="92" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="122" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="349"><net_src comp="341" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="355"><net_src comp="0" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="92" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="124" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="350" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="364"><net_src comp="92" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="92" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="375"><net_src comp="359" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="381"><net_src comp="92" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="90" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="383"><net_src comp="376" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="389"><net_src comp="92" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="390"><net_src comp="94" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="391"><net_src comp="384" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="397"><net_src comp="92" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="398"><net_src comp="96" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="399"><net_src comp="392" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="405"><net_src comp="92" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="98" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="407"><net_src comp="400" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="413"><net_src comp="92" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="100" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="415"><net_src comp="408" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="421"><net_src comp="92" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="102" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="423"><net_src comp="416" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="429"><net_src comp="92" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="104" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="431"><net_src comp="424" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="437"><net_src comp="92" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="106" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="439"><net_src comp="432" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="445"><net_src comp="92" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="108" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="447"><net_src comp="440" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="453"><net_src comp="92" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="110" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="455"><net_src comp="448" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="461"><net_src comp="92" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="462"><net_src comp="112" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="463"><net_src comp="456" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="469"><net_src comp="92" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="114" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="471"><net_src comp="464" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="477"><net_src comp="92" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="116" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="479"><net_src comp="472" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="485"><net_src comp="92" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="118" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="487"><net_src comp="480" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="493"><net_src comp="92" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="494"><net_src comp="120" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="495"><net_src comp="488" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="501"><net_src comp="92" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="122" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="503"><net_src comp="496" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="509"><net_src comp="92" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="124" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="511"><net_src comp="504" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="517"><net_src comp="92" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="128" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="519"><net_src comp="512" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="525"><net_src comp="92" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="130" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="527"><net_src comp="520" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="533"><net_src comp="92" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="534"><net_src comp="92" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="540"><net_src comp="528" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="582"><net_src comp="126" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="583"><net_src comp="200" pin="3"/><net_sink comp="541" pin=18"/></net>

<net id="584"><net_src comp="4" pin="0"/><net_sink comp="541" pin=20"/></net>

<net id="585"><net_src comp="6" pin="0"/><net_sink comp="541" pin=21"/></net>

<net id="586"><net_src comp="8" pin="0"/><net_sink comp="541" pin=22"/></net>

<net id="587"><net_src comp="10" pin="0"/><net_sink comp="541" pin=23"/></net>

<net id="588"><net_src comp="12" pin="0"/><net_sink comp="541" pin=24"/></net>

<net id="589"><net_src comp="14" pin="0"/><net_sink comp="541" pin=25"/></net>

<net id="590"><net_src comp="16" pin="0"/><net_sink comp="541" pin=26"/></net>

<net id="591"><net_src comp="18" pin="0"/><net_sink comp="541" pin=27"/></net>

<net id="592"><net_src comp="20" pin="0"/><net_sink comp="541" pin=28"/></net>

<net id="593"><net_src comp="22" pin="0"/><net_sink comp="541" pin=29"/></net>

<net id="594"><net_src comp="24" pin="0"/><net_sink comp="541" pin=30"/></net>

<net id="595"><net_src comp="26" pin="0"/><net_sink comp="541" pin=31"/></net>

<net id="596"><net_src comp="28" pin="0"/><net_sink comp="541" pin=32"/></net>

<net id="597"><net_src comp="30" pin="0"/><net_sink comp="541" pin=33"/></net>

<net id="598"><net_src comp="32" pin="0"/><net_sink comp="541" pin=34"/></net>

<net id="599"><net_src comp="34" pin="0"/><net_sink comp="541" pin=35"/></net>

<net id="600"><net_src comp="36" pin="0"/><net_sink comp="541" pin=36"/></net>

<net id="601"><net_src comp="38" pin="0"/><net_sink comp="541" pin=37"/></net>

<net id="602"><net_src comp="40" pin="0"/><net_sink comp="541" pin=38"/></net>

<net id="648"><net_src comp="132" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="649"><net_src comp="366" pin="7"/><net_sink comp="603" pin=19"/></net>

<net id="650"><net_src comp="366" pin="3"/><net_sink comp="603" pin=20"/></net>

<net id="651"><net_src comp="42" pin="0"/><net_sink comp="603" pin=22"/></net>

<net id="652"><net_src comp="44" pin="0"/><net_sink comp="603" pin=23"/></net>

<net id="653"><net_src comp="46" pin="0"/><net_sink comp="603" pin=24"/></net>

<net id="654"><net_src comp="48" pin="0"/><net_sink comp="603" pin=25"/></net>

<net id="655"><net_src comp="50" pin="0"/><net_sink comp="603" pin=26"/></net>

<net id="656"><net_src comp="52" pin="0"/><net_sink comp="603" pin=27"/></net>

<net id="657"><net_src comp="54" pin="0"/><net_sink comp="603" pin=28"/></net>

<net id="658"><net_src comp="56" pin="0"/><net_sink comp="603" pin=29"/></net>

<net id="659"><net_src comp="58" pin="0"/><net_sink comp="603" pin=30"/></net>

<net id="660"><net_src comp="60" pin="0"/><net_sink comp="603" pin=31"/></net>

<net id="661"><net_src comp="62" pin="0"/><net_sink comp="603" pin=32"/></net>

<net id="662"><net_src comp="64" pin="0"/><net_sink comp="603" pin=33"/></net>

<net id="663"><net_src comp="66" pin="0"/><net_sink comp="603" pin=34"/></net>

<net id="664"><net_src comp="68" pin="0"/><net_sink comp="603" pin=35"/></net>

<net id="665"><net_src comp="70" pin="0"/><net_sink comp="603" pin=36"/></net>

<net id="666"><net_src comp="72" pin="0"/><net_sink comp="603" pin=37"/></net>

<net id="667"><net_src comp="74" pin="0"/><net_sink comp="603" pin=38"/></net>

<net id="668"><net_src comp="76" pin="0"/><net_sink comp="603" pin=39"/></net>

<net id="669"><net_src comp="78" pin="0"/><net_sink comp="603" pin=40"/></net>

<net id="670"><net_src comp="80" pin="0"/><net_sink comp="603" pin=41"/></net>

<net id="671"><net_src comp="82" pin="0"/><net_sink comp="603" pin=42"/></net>

<net id="678"><net_src comp="134" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="689"><net_src comp="136" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="690"><net_src comp="2" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="691"><net_src comp="84" pin="0"/><net_sink comp="679" pin=5"/></net>

<net id="692"><net_src comp="86" pin="0"/><net_sink comp="679" pin=6"/></net>

<net id="693"><net_src comp="88" pin="0"/><net_sink comp="679" pin=7"/></net>

<net id="699"><net_src comp="138" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="2" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="701" pin="1"/><net_sink comp="679" pin=2"/></net>

<net id="708"><net_src comp="705" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="712"><net_src comp="176" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="679" pin=4"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="718"><net_src comp="180" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="672" pin=3"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="724"><net_src comp="192" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="729"><net_src comp="200" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="734"><net_src comp="206" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="739"><net_src comp="200" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="744"><net_src comp="215" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="749"><net_src comp="200" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="541" pin=3"/></net>

<net id="754"><net_src comp="224" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="759"><net_src comp="200" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="541" pin=4"/></net>

<net id="764"><net_src comp="233" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="769"><net_src comp="200" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="541" pin=5"/></net>

<net id="774"><net_src comp="242" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="779"><net_src comp="200" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="541" pin=6"/></net>

<net id="784"><net_src comp="251" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="789"><net_src comp="200" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="541" pin=7"/></net>

<net id="794"><net_src comp="260" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="799"><net_src comp="200" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="541" pin=8"/></net>

<net id="804"><net_src comp="269" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="809"><net_src comp="200" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="541" pin=9"/></net>

<net id="814"><net_src comp="278" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="819"><net_src comp="200" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="541" pin=10"/></net>

<net id="824"><net_src comp="287" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="829"><net_src comp="200" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="541" pin=11"/></net>

<net id="834"><net_src comp="296" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="839"><net_src comp="200" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="541" pin=12"/></net>

<net id="844"><net_src comp="305" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="849"><net_src comp="200" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="541" pin=13"/></net>

<net id="854"><net_src comp="314" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="859"><net_src comp="200" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="541" pin=14"/></net>

<net id="864"><net_src comp="323" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="869"><net_src comp="200" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="541" pin=15"/></net>

<net id="874"><net_src comp="332" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="879"><net_src comp="200" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="541" pin=16"/></net>

<net id="884"><net_src comp="341" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="889"><net_src comp="200" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="541" pin=17"/></net>

<net id="894"><net_src comp="350" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="899"><net_src comp="200" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="541" pin=18"/></net>

<net id="904"><net_src comp="359" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="909"><net_src comp="376" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="914"><net_src comp="366" pin="7"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="919"><net_src comp="366" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="924"><net_src comp="384" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="929"><net_src comp="392" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="934"><net_src comp="366" pin="7"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="603" pin=3"/></net>

<net id="939"><net_src comp="366" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="603" pin=4"/></net>

<net id="944"><net_src comp="400" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="949"><net_src comp="408" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="954"><net_src comp="366" pin="7"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="603" pin=5"/></net>

<net id="959"><net_src comp="366" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="603" pin=6"/></net>

<net id="964"><net_src comp="416" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="969"><net_src comp="424" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="974"><net_src comp="366" pin="7"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="603" pin=7"/></net>

<net id="979"><net_src comp="366" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="603" pin=8"/></net>

<net id="984"><net_src comp="432" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="989"><net_src comp="440" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="994"><net_src comp="366" pin="7"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="603" pin=9"/></net>

<net id="999"><net_src comp="366" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="603" pin=10"/></net>

<net id="1004"><net_src comp="448" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1009"><net_src comp="456" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1014"><net_src comp="366" pin="7"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="603" pin=11"/></net>

<net id="1019"><net_src comp="366" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="603" pin=12"/></net>

<net id="1024"><net_src comp="464" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1029"><net_src comp="472" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1034"><net_src comp="366" pin="7"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="603" pin=13"/></net>

<net id="1039"><net_src comp="366" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="603" pin=14"/></net>

<net id="1044"><net_src comp="480" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1049"><net_src comp="488" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1054"><net_src comp="366" pin="7"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="603" pin=15"/></net>

<net id="1059"><net_src comp="366" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="603" pin=16"/></net>

<net id="1064"><net_src comp="496" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1069"><net_src comp="504" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1074"><net_src comp="366" pin="7"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="603" pin=17"/></net>

<net id="1079"><net_src comp="366" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="603" pin=18"/></net>

<net id="1084"><net_src comp="512" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1089"><net_src comp="520" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1094"><net_src comp="366" pin="7"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="603" pin=19"/></net>

<net id="1099"><net_src comp="366" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="603" pin=20"/></net>

<net id="1104"><net_src comp="528" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1109"><net_src comp="535" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="672" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {37 38 39 40 }
 - Input state : 
	Port: neural_network : input_r | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
	Port: neural_network : output_r | {39 40 }
	Port: neural_network : layer1_weights_0 | {19 20 }
	Port: neural_network : layer1_weights_1 | {19 20 }
	Port: neural_network : layer1_weights_2 | {19 20 }
	Port: neural_network : layer1_weights_3 | {19 20 }
	Port: neural_network : layer1_weights_4 | {19 20 }
	Port: neural_network : layer1_weights_5 | {19 20 }
	Port: neural_network : layer1_weights_6 | {19 20 }
	Port: neural_network : layer1_weights_7 | {19 20 }
	Port: neural_network : layer1_weights_8 | {19 20 }
	Port: neural_network : layer1_weights_9 | {19 20 }
	Port: neural_network : layer1_weights_10 | {19 20 }
	Port: neural_network : layer1_weights_11 | {19 20 }
	Port: neural_network : layer1_weights_12 | {19 20 }
	Port: neural_network : layer1_weights_13 | {19 20 }
	Port: neural_network : layer1_weights_14 | {19 20 }
	Port: neural_network : layer1_weights_15 | {19 20 }
	Port: neural_network : layer1_weights_16 | {19 20 }
	Port: neural_network : layer1_weights_17 | {19 20 }
	Port: neural_network : layer1_bias | {19 20 }
	Port: neural_network : layer2_weights_0 | {31 32 }
	Port: neural_network : layer2_weights_1 | {31 32 }
	Port: neural_network : layer2_weights_2 | {31 32 }
	Port: neural_network : layer2_weights_3 | {31 32 }
	Port: neural_network : layer2_weights_4 | {31 32 }
	Port: neural_network : layer2_weights_5 | {31 32 }
	Port: neural_network : layer2_weights_6 | {31 32 }
	Port: neural_network : layer2_weights_7 | {31 32 }
	Port: neural_network : layer2_weights_8 | {31 32 }
	Port: neural_network : layer2_weights_9 | {31 32 }
	Port: neural_network : layer2_weights_10 | {31 32 }
	Port: neural_network : layer2_weights_11 | {31 32 }
	Port: neural_network : layer2_weights_12 | {31 32 }
	Port: neural_network : layer2_weights_13 | {31 32 }
	Port: neural_network : layer2_weights_14 | {31 32 }
	Port: neural_network : layer2_weights_15 | {31 32 }
	Port: neural_network : layer2_weights_16 | {31 32 }
	Port: neural_network : layer2_weights_17 | {31 32 }
	Port: neural_network : layer2_weights_18 | {31 32 }
	Port: neural_network : layer2_weights_19 | {31 32 }
	Port: neural_network : layer2_bias | {31 32 }
	Port: neural_network : f_x_lsb_table | {37 38 }
	Port: neural_network : exp_x_msb_2_m_1_table | {37 38 }
	Port: neural_network : exp_x_msb_1_table | {37 38 }
  - Chain level:
	State 1
		input_r_load : 1
	State 2
		input_r_load_1 : 1
	State 3
		input_r_load_2 : 1
	State 4
		input_r_load_3 : 1
	State 5
		input_r_load_4 : 1
	State 6
		input_r_load_5 : 1
	State 7
		input_r_load_6 : 1
	State 8
		input_r_load_7 : 1
	State 9
		input_r_load_8 : 1
	State 10
		input_r_load_9 : 1
	State 11
		input_r_load_10 : 1
	State 12
		input_r_load_11 : 1
	State 13
		input_r_load_12 : 1
	State 14
		input_r_load_13 : 1
	State 15
		input_r_load_14 : 1
	State 16
		input_r_load_15 : 1
	State 17
		input_r_load_16 : 1
	State 18
		input_r_load_17 : 1
	State 19
		call_ln45 : 1
	State 20
	State 21
		layer1_output_load : 1
		layer1_output_load_1 : 1
	State 22
		layer1_output_load_2 : 1
		layer1_output_load_3 : 1
	State 23
		layer1_output_load_4 : 1
		layer1_output_load_5 : 1
	State 24
		layer1_output_load_6 : 1
		layer1_output_load_7 : 1
	State 25
		layer1_output_load_8 : 1
		layer1_output_load_9 : 1
	State 26
		layer1_output_load_10 : 1
		layer1_output_load_11 : 1
	State 27
		layer1_output_load_12 : 1
		layer1_output_load_13 : 1
	State 28
		layer1_output_load_14 : 1
		layer1_output_load_15 : 1
	State 29
		layer1_output_load_16 : 1
		layer1_output_load_17 : 1
	State 30
		layer1_output_load_18 : 1
		layer1_output_load_19 : 1
	State 31
		call_ln55 : 1
	State 32
	State 33
		max_val : 1
	State 34
	State 35
	State 36
	State 37
		call_ln0 : 1
	State 38
	State 39
		call_ln0 : 1
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          | grp_neural_network_Pipeline_VITIS_LOOP_42_1_fu_541 |    18   | 58.5113 |   1455  |   507   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_52_3_fu_603 |    20   | 65.0161 |   1550  |   487   |
|   call   | grp_neural_network_Pipeline_VITIS_LOOP_19_1_fu_672 |    0    |   1.61  |    22   |    70   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_23_2_fu_679 |    3    |   6.44  |   290   |   417   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_28_3_fu_694 |    0    |   3.22  |   1482  |   1107  |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    41   | 134.797 |   4799  |   2588  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|  exp_x_msb_1_table  |    0   |   25   |   13   |    -   |
|exp_x_msb_2_m_1_table|    0   |   25   |   13   |    -   |
|    f_x_lsb_table    |    0   |   11   |    6   |    -   |
|     layer1_bias     |    0   |   10   |    4   |    -   |
|    layer1_output    |    0   |   30   |    5   |    0   |
|   layer1_weights_0  |    0   |   10   |    4   |    -   |
|   layer1_weights_1  |    0   |    9   |    3   |    -   |
|  layer1_weights_10  |    0   |   11   |    4   |    -   |
|  layer1_weights_11  |    0   |   11   |    4   |    -   |
|  layer1_weights_12  |    0   |   11   |    4   |    -   |
|  layer1_weights_13  |    0   |   12   |    4   |    -   |
|  layer1_weights_14  |    0   |   11   |    4   |    -   |
|  layer1_weights_15  |    0   |   10   |    4   |    -   |
|  layer1_weights_16  |    0   |   10   |    4   |    -   |
|  layer1_weights_17  |    0   |   10   |    4   |    -   |
|   layer1_weights_2  |    0   |   10   |    4   |    -   |
|   layer1_weights_3  |    0   |    9   |    3   |    -   |
|   layer1_weights_4  |    0   |   10   |    4   |    -   |
|   layer1_weights_5  |    0   |    9   |    3   |    -   |
|   layer1_weights_6  |    0   |   10   |    4   |    -   |
|   layer1_weights_7  |    0   |   11   |    4   |    -   |
|   layer1_weights_8  |    0   |   10   |    4   |    -   |
|   layer1_weights_9  |    0   |    9   |    3   |    -   |
|     layer2_bias     |    0   |    9   |    1   |    -   |
|    layer2_output    |    0   |   16   |    2   |    0   |
|   layer2_weights_0  |    0   |   11   |    1   |    -   |
|   layer2_weights_1  |    0   |   11   |    1   |    -   |
|  layer2_weights_10  |    0   |   11   |    1   |    -   |
|  layer2_weights_11  |    0   |   10   |    1   |    -   |
|  layer2_weights_12  |    0   |   12   |    1   |    -   |
|  layer2_weights_13  |    0   |   11   |    1   |    -   |
|  layer2_weights_14  |    0   |   11   |    1   |    -   |
|  layer2_weights_15  |    0   |   10   |    1   |    -   |
|  layer2_weights_16  |    0   |   11   |    1   |    -   |
|  layer2_weights_17  |    0   |   11   |    1   |    -   |
|  layer2_weights_18  |    0   |   11   |    1   |    -   |
|  layer2_weights_19  |    0   |   11   |    1   |    -   |
|   layer2_weights_2  |    0   |   11   |    1   |    -   |
|   layer2_weights_3  |    0   |   11   |    1   |    -   |
|   layer2_weights_4  |    0   |   10   |    1   |    -   |
|   layer2_weights_5  |    0   |   10   |    1   |    -   |
|   layer2_weights_6  |    0   |   10   |    1   |    -   |
|   layer2_weights_7  |    0   |   10   |    1   |    -   |
|   layer2_weights_8  |    0   |   11   |    1   |    -   |
|   layer2_weights_9  |    0   |   11   |    1   |    -   |
+---------------------+--------+--------+--------+--------+
|        Total        |    0   |   524  |   132  |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    input_r_addr_10_reg_821   |    5   |
|    input_r_addr_11_reg_831   |    5   |
|    input_r_addr_12_reg_841   |    5   |
|    input_r_addr_13_reg_851   |    5   |
|    input_r_addr_14_reg_861   |    5   |
|    input_r_addr_15_reg_871   |    5   |
|    input_r_addr_16_reg_881   |    5   |
|    input_r_addr_17_reg_891   |    5   |
|    input_r_addr_1_reg_731    |    5   |
|    input_r_addr_2_reg_741    |    5   |
|    input_r_addr_3_reg_751    |    5   |
|    input_r_addr_4_reg_761    |    5   |
|    input_r_addr_5_reg_771    |    5   |
|    input_r_addr_6_reg_781    |    5   |
|    input_r_addr_7_reg_791    |    5   |
|    input_r_addr_8_reg_801    |    5   |
|    input_r_addr_9_reg_811    |    5   |
|     input_r_addr_reg_721     |    5   |
|    input_r_load_10_reg_826   |   16   |
|    input_r_load_11_reg_836   |   16   |
|    input_r_load_12_reg_846   |   16   |
|    input_r_load_13_reg_856   |   16   |
|    input_r_load_14_reg_866   |   16   |
|    input_r_load_15_reg_876   |   16   |
|    input_r_load_16_reg_886   |   16   |
|    input_r_load_17_reg_896   |   16   |
|    input_r_load_1_reg_736    |   16   |
|    input_r_load_2_reg_746    |   16   |
|    input_r_load_3_reg_756    |   16   |
|    input_r_load_4_reg_766    |   16   |
|    input_r_load_5_reg_776    |   16   |
|    input_r_load_6_reg_786    |   16   |
|    input_r_load_7_reg_796    |   16   |
|    input_r_load_8_reg_806    |   16   |
|    input_r_load_9_reg_816    |   16   |
|     input_r_load_reg_726     |   16   |
|        input_reg_1101        |    3   |
|layer1_output_addr_10_reg_1001|    5   |
|layer1_output_addr_11_reg_1006|    5   |
|layer1_output_addr_12_reg_1021|    5   |
|layer1_output_addr_13_reg_1026|    5   |
|layer1_output_addr_14_reg_1041|    5   |
|layer1_output_addr_15_reg_1046|    5   |
|layer1_output_addr_16_reg_1061|    5   |
|layer1_output_addr_17_reg_1066|    5   |
|layer1_output_addr_18_reg_1081|    5   |
|layer1_output_addr_19_reg_1086|    5   |
| layer1_output_addr_1_reg_906 |    5   |
| layer1_output_addr_2_reg_921 |    5   |
| layer1_output_addr_3_reg_926 |    5   |
| layer1_output_addr_4_reg_941 |    5   |
| layer1_output_addr_5_reg_946 |    5   |
| layer1_output_addr_6_reg_961 |    5   |
| layer1_output_addr_7_reg_966 |    5   |
| layer1_output_addr_8_reg_981 |    5   |
| layer1_output_addr_9_reg_986 |    5   |
|  layer1_output_addr_reg_901  |    5   |
|layer1_output_load_10_reg_1011|   15   |
|layer1_output_load_11_reg_1016|   15   |
|layer1_output_load_12_reg_1031|   15   |
|layer1_output_load_13_reg_1036|   15   |
|layer1_output_load_14_reg_1051|   15   |
|layer1_output_load_15_reg_1056|   15   |
|layer1_output_load_16_reg_1071|   15   |
|layer1_output_load_17_reg_1076|   15   |
|layer1_output_load_18_reg_1091|   15   |
|layer1_output_load_19_reg_1096|   15   |
| layer1_output_load_1_reg_916 |   15   |
| layer1_output_load_2_reg_931 |   15   |
| layer1_output_load_3_reg_936 |   15   |
| layer1_output_load_4_reg_951 |   15   |
| layer1_output_load_5_reg_956 |   15   |
| layer1_output_load_6_reg_971 |   15   |
| layer1_output_load_7_reg_976 |   15   |
| layer1_output_load_8_reg_991 |   15   |
| layer1_output_load_9_reg_996 |   15   |
|  layer1_output_load_reg_911  |   15   |
|     max_val_1_loc_reg_715    |   16   |
|       max_val_reg_1106       |   16   |
|       sum_1_loc_reg_709      |   16   |
+------------------------------+--------+
|             Total            |   829  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                  grp_access_fu_200                 |  p0  |  36  |   5  |   180  ||   162   |
|                  grp_access_fu_366                 |  p0  |  20  |   5  |   100  ||   100   |
|                  grp_access_fu_366                 |  p2  |  20  |   0  |    0   ||   100   |
|                  grp_access_fu_535                 |  p0  |   2  |   3  |    6   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_42_1_fu_541 |  p18 |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_52_3_fu_603 |  p19 |   2  |  15  |   30   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_52_3_fu_603 |  p20 |   2  |  15  |   30   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   378  || 15.3114 ||   398   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   41   |   134  |  4799  |  2588  |    -   |
|   Memory  |    0   |    -   |    -   |   524  |   132  |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   398  |    -   |
|  Register |    -   |    -   |    -   |   829  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   41   |   150  |  6152  |  3118  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
