// Seed: 1368745229
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge id_7) id_5 <= 1;
  assign id_6 = 1 ? id_7 : id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_8 = 1, id_9;
  reg id_10 = id_9;
  xor (id_1, id_8, id_7, id_12, id_10, id_11, id_2, id_9, id_4, id_6);
  wire id_11;
  wire id_12;
  always @(1) begin
    id_10 <= id_2;
  end
  module_0(
      id_11, id_4, id_4, id_5, id_10, id_12, id_4, id_7, id_12, id_7
  );
endmodule
