
MARF_v2.5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006600  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08006788  08006788  00016788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080067d8  080067d8  000167d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080067e0  080067e0  000167e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080067e4  080067e4  000167e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000027c  20000000  080067e8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002027c  2**0
                  CONTENTS
  8 .bss          000008b4  20000280  20000280  00020280  2**3
                  ALLOC
  9 ._user_heap_stack 00000400  20000b34  20000b34  00020280  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002027c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001324e  00000000  00000000  000202ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002c91  00000000  00000000  000334fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00005efa  00000000  00000000  0003618b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000da0  00000000  00000000  0003c088  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c68  00000000  00000000  0003ce28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014024  00000000  00000000  0003da90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c9cf  00000000  00000000  00051ab4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00064955  00000000  00000000  0005e483  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c2dd8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020ac  00000000  00000000  000c2e54  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000280 	.word	0x20000280
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006770 	.word	0x08006770

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000284 	.word	0x20000284
 80001c4:	08006770 	.word	0x08006770

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2uiz>:
 8000974:	004a      	lsls	r2, r1, #1
 8000976:	d211      	bcs.n	800099c <__aeabi_d2uiz+0x28>
 8000978:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800097c:	d211      	bcs.n	80009a2 <__aeabi_d2uiz+0x2e>
 800097e:	d50d      	bpl.n	800099c <__aeabi_d2uiz+0x28>
 8000980:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000984:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000988:	d40e      	bmi.n	80009a8 <__aeabi_d2uiz+0x34>
 800098a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800098e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000992:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000996:	fa23 f002 	lsr.w	r0, r3, r2
 800099a:	4770      	bx	lr
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	4770      	bx	lr
 80009a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009a6:	d102      	bne.n	80009ae <__aeabi_d2uiz+0x3a>
 80009a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009ac:	4770      	bx	lr
 80009ae:	f04f 0000 	mov.w	r0, #0
 80009b2:	4770      	bx	lr

080009b4 <__aeabi_ldivmod>:
 80009b4:	b97b      	cbnz	r3, 80009d6 <__aeabi_ldivmod+0x22>
 80009b6:	b972      	cbnz	r2, 80009d6 <__aeabi_ldivmod+0x22>
 80009b8:	2900      	cmp	r1, #0
 80009ba:	bfbe      	ittt	lt
 80009bc:	2000      	movlt	r0, #0
 80009be:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80009c2:	e006      	blt.n	80009d2 <__aeabi_ldivmod+0x1e>
 80009c4:	bf08      	it	eq
 80009c6:	2800      	cmpeq	r0, #0
 80009c8:	bf1c      	itt	ne
 80009ca:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80009ce:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80009d2:	f000 b9a5 	b.w	8000d20 <__aeabi_idiv0>
 80009d6:	f1ad 0c08 	sub.w	ip, sp, #8
 80009da:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009de:	2900      	cmp	r1, #0
 80009e0:	db09      	blt.n	80009f6 <__aeabi_ldivmod+0x42>
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	db1a      	blt.n	8000a1c <__aeabi_ldivmod+0x68>
 80009e6:	f000 f835 	bl	8000a54 <__udivmoddi4>
 80009ea:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009f2:	b004      	add	sp, #16
 80009f4:	4770      	bx	lr
 80009f6:	4240      	negs	r0, r0
 80009f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	db1b      	blt.n	8000a38 <__aeabi_ldivmod+0x84>
 8000a00:	f000 f828 	bl	8000a54 <__udivmoddi4>
 8000a04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a0c:	b004      	add	sp, #16
 8000a0e:	4240      	negs	r0, r0
 8000a10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a14:	4252      	negs	r2, r2
 8000a16:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000a1a:	4770      	bx	lr
 8000a1c:	4252      	negs	r2, r2
 8000a1e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000a22:	f000 f817 	bl	8000a54 <__udivmoddi4>
 8000a26:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a2e:	b004      	add	sp, #16
 8000a30:	4240      	negs	r0, r0
 8000a32:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a36:	4770      	bx	lr
 8000a38:	4252      	negs	r2, r2
 8000a3a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000a3e:	f000 f809 	bl	8000a54 <__udivmoddi4>
 8000a42:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a4a:	b004      	add	sp, #16
 8000a4c:	4252      	negs	r2, r2
 8000a4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000a52:	4770      	bx	lr

08000a54 <__udivmoddi4>:
 8000a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a58:	9e08      	ldr	r6, [sp, #32]
 8000a5a:	4604      	mov	r4, r0
 8000a5c:	4688      	mov	r8, r1
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d14b      	bne.n	8000afa <__udivmoddi4+0xa6>
 8000a62:	428a      	cmp	r2, r1
 8000a64:	4615      	mov	r5, r2
 8000a66:	d967      	bls.n	8000b38 <__udivmoddi4+0xe4>
 8000a68:	fab2 f282 	clz	r2, r2
 8000a6c:	b14a      	cbz	r2, 8000a82 <__udivmoddi4+0x2e>
 8000a6e:	f1c2 0720 	rsb	r7, r2, #32
 8000a72:	fa01 f302 	lsl.w	r3, r1, r2
 8000a76:	fa20 f707 	lsr.w	r7, r0, r7
 8000a7a:	4095      	lsls	r5, r2
 8000a7c:	ea47 0803 	orr.w	r8, r7, r3
 8000a80:	4094      	lsls	r4, r2
 8000a82:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a86:	0c23      	lsrs	r3, r4, #16
 8000a88:	fbb8 f7fe 	udiv	r7, r8, lr
 8000a8c:	fa1f fc85 	uxth.w	ip, r5
 8000a90:	fb0e 8817 	mls	r8, lr, r7, r8
 8000a94:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a98:	fb07 f10c 	mul.w	r1, r7, ip
 8000a9c:	4299      	cmp	r1, r3
 8000a9e:	d909      	bls.n	8000ab4 <__udivmoddi4+0x60>
 8000aa0:	18eb      	adds	r3, r5, r3
 8000aa2:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000aa6:	f080 811b 	bcs.w	8000ce0 <__udivmoddi4+0x28c>
 8000aaa:	4299      	cmp	r1, r3
 8000aac:	f240 8118 	bls.w	8000ce0 <__udivmoddi4+0x28c>
 8000ab0:	3f02      	subs	r7, #2
 8000ab2:	442b      	add	r3, r5
 8000ab4:	1a5b      	subs	r3, r3, r1
 8000ab6:	b2a4      	uxth	r4, r4
 8000ab8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000abc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ac0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ac4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ac8:	45a4      	cmp	ip, r4
 8000aca:	d909      	bls.n	8000ae0 <__udivmoddi4+0x8c>
 8000acc:	192c      	adds	r4, r5, r4
 8000ace:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ad2:	f080 8107 	bcs.w	8000ce4 <__udivmoddi4+0x290>
 8000ad6:	45a4      	cmp	ip, r4
 8000ad8:	f240 8104 	bls.w	8000ce4 <__udivmoddi4+0x290>
 8000adc:	3802      	subs	r0, #2
 8000ade:	442c      	add	r4, r5
 8000ae0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ae4:	eba4 040c 	sub.w	r4, r4, ip
 8000ae8:	2700      	movs	r7, #0
 8000aea:	b11e      	cbz	r6, 8000af4 <__udivmoddi4+0xa0>
 8000aec:	40d4      	lsrs	r4, r2
 8000aee:	2300      	movs	r3, #0
 8000af0:	e9c6 4300 	strd	r4, r3, [r6]
 8000af4:	4639      	mov	r1, r7
 8000af6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000afa:	428b      	cmp	r3, r1
 8000afc:	d909      	bls.n	8000b12 <__udivmoddi4+0xbe>
 8000afe:	2e00      	cmp	r6, #0
 8000b00:	f000 80eb 	beq.w	8000cda <__udivmoddi4+0x286>
 8000b04:	2700      	movs	r7, #0
 8000b06:	e9c6 0100 	strd	r0, r1, [r6]
 8000b0a:	4638      	mov	r0, r7
 8000b0c:	4639      	mov	r1, r7
 8000b0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b12:	fab3 f783 	clz	r7, r3
 8000b16:	2f00      	cmp	r7, #0
 8000b18:	d147      	bne.n	8000baa <__udivmoddi4+0x156>
 8000b1a:	428b      	cmp	r3, r1
 8000b1c:	d302      	bcc.n	8000b24 <__udivmoddi4+0xd0>
 8000b1e:	4282      	cmp	r2, r0
 8000b20:	f200 80fa 	bhi.w	8000d18 <__udivmoddi4+0x2c4>
 8000b24:	1a84      	subs	r4, r0, r2
 8000b26:	eb61 0303 	sbc.w	r3, r1, r3
 8000b2a:	2001      	movs	r0, #1
 8000b2c:	4698      	mov	r8, r3
 8000b2e:	2e00      	cmp	r6, #0
 8000b30:	d0e0      	beq.n	8000af4 <__udivmoddi4+0xa0>
 8000b32:	e9c6 4800 	strd	r4, r8, [r6]
 8000b36:	e7dd      	b.n	8000af4 <__udivmoddi4+0xa0>
 8000b38:	b902      	cbnz	r2, 8000b3c <__udivmoddi4+0xe8>
 8000b3a:	deff      	udf	#255	; 0xff
 8000b3c:	fab2 f282 	clz	r2, r2
 8000b40:	2a00      	cmp	r2, #0
 8000b42:	f040 808f 	bne.w	8000c64 <__udivmoddi4+0x210>
 8000b46:	1b49      	subs	r1, r1, r5
 8000b48:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b4c:	fa1f f885 	uxth.w	r8, r5
 8000b50:	2701      	movs	r7, #1
 8000b52:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b56:	0c23      	lsrs	r3, r4, #16
 8000b58:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b5c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b60:	fb08 f10c 	mul.w	r1, r8, ip
 8000b64:	4299      	cmp	r1, r3
 8000b66:	d907      	bls.n	8000b78 <__udivmoddi4+0x124>
 8000b68:	18eb      	adds	r3, r5, r3
 8000b6a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000b6e:	d202      	bcs.n	8000b76 <__udivmoddi4+0x122>
 8000b70:	4299      	cmp	r1, r3
 8000b72:	f200 80cd 	bhi.w	8000d10 <__udivmoddi4+0x2bc>
 8000b76:	4684      	mov	ip, r0
 8000b78:	1a59      	subs	r1, r3, r1
 8000b7a:	b2a3      	uxth	r3, r4
 8000b7c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b80:	fb0e 1410 	mls	r4, lr, r0, r1
 8000b84:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b88:	fb08 f800 	mul.w	r8, r8, r0
 8000b8c:	45a0      	cmp	r8, r4
 8000b8e:	d907      	bls.n	8000ba0 <__udivmoddi4+0x14c>
 8000b90:	192c      	adds	r4, r5, r4
 8000b92:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b96:	d202      	bcs.n	8000b9e <__udivmoddi4+0x14a>
 8000b98:	45a0      	cmp	r8, r4
 8000b9a:	f200 80b6 	bhi.w	8000d0a <__udivmoddi4+0x2b6>
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	eba4 0408 	sub.w	r4, r4, r8
 8000ba4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ba8:	e79f      	b.n	8000aea <__udivmoddi4+0x96>
 8000baa:	f1c7 0c20 	rsb	ip, r7, #32
 8000bae:	40bb      	lsls	r3, r7
 8000bb0:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000bb4:	ea4e 0e03 	orr.w	lr, lr, r3
 8000bb8:	fa01 f407 	lsl.w	r4, r1, r7
 8000bbc:	fa20 f50c 	lsr.w	r5, r0, ip
 8000bc0:	fa21 f30c 	lsr.w	r3, r1, ip
 8000bc4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000bc8:	4325      	orrs	r5, r4
 8000bca:	fbb3 f9f8 	udiv	r9, r3, r8
 8000bce:	0c2c      	lsrs	r4, r5, #16
 8000bd0:	fb08 3319 	mls	r3, r8, r9, r3
 8000bd4:	fa1f fa8e 	uxth.w	sl, lr
 8000bd8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000bdc:	fb09 f40a 	mul.w	r4, r9, sl
 8000be0:	429c      	cmp	r4, r3
 8000be2:	fa02 f207 	lsl.w	r2, r2, r7
 8000be6:	fa00 f107 	lsl.w	r1, r0, r7
 8000bea:	d90b      	bls.n	8000c04 <__udivmoddi4+0x1b0>
 8000bec:	eb1e 0303 	adds.w	r3, lr, r3
 8000bf0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000bf4:	f080 8087 	bcs.w	8000d06 <__udivmoddi4+0x2b2>
 8000bf8:	429c      	cmp	r4, r3
 8000bfa:	f240 8084 	bls.w	8000d06 <__udivmoddi4+0x2b2>
 8000bfe:	f1a9 0902 	sub.w	r9, r9, #2
 8000c02:	4473      	add	r3, lr
 8000c04:	1b1b      	subs	r3, r3, r4
 8000c06:	b2ad      	uxth	r5, r5
 8000c08:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c0c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c10:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c14:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c18:	45a2      	cmp	sl, r4
 8000c1a:	d908      	bls.n	8000c2e <__udivmoddi4+0x1da>
 8000c1c:	eb1e 0404 	adds.w	r4, lr, r4
 8000c20:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c24:	d26b      	bcs.n	8000cfe <__udivmoddi4+0x2aa>
 8000c26:	45a2      	cmp	sl, r4
 8000c28:	d969      	bls.n	8000cfe <__udivmoddi4+0x2aa>
 8000c2a:	3802      	subs	r0, #2
 8000c2c:	4474      	add	r4, lr
 8000c2e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c32:	fba0 8902 	umull	r8, r9, r0, r2
 8000c36:	eba4 040a 	sub.w	r4, r4, sl
 8000c3a:	454c      	cmp	r4, r9
 8000c3c:	46c2      	mov	sl, r8
 8000c3e:	464b      	mov	r3, r9
 8000c40:	d354      	bcc.n	8000cec <__udivmoddi4+0x298>
 8000c42:	d051      	beq.n	8000ce8 <__udivmoddi4+0x294>
 8000c44:	2e00      	cmp	r6, #0
 8000c46:	d069      	beq.n	8000d1c <__udivmoddi4+0x2c8>
 8000c48:	ebb1 050a 	subs.w	r5, r1, sl
 8000c4c:	eb64 0403 	sbc.w	r4, r4, r3
 8000c50:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c54:	40fd      	lsrs	r5, r7
 8000c56:	40fc      	lsrs	r4, r7
 8000c58:	ea4c 0505 	orr.w	r5, ip, r5
 8000c5c:	e9c6 5400 	strd	r5, r4, [r6]
 8000c60:	2700      	movs	r7, #0
 8000c62:	e747      	b.n	8000af4 <__udivmoddi4+0xa0>
 8000c64:	f1c2 0320 	rsb	r3, r2, #32
 8000c68:	fa20 f703 	lsr.w	r7, r0, r3
 8000c6c:	4095      	lsls	r5, r2
 8000c6e:	fa01 f002 	lsl.w	r0, r1, r2
 8000c72:	fa21 f303 	lsr.w	r3, r1, r3
 8000c76:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c7a:	4338      	orrs	r0, r7
 8000c7c:	0c01      	lsrs	r1, r0, #16
 8000c7e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000c82:	fa1f f885 	uxth.w	r8, r5
 8000c86:	fb0e 3317 	mls	r3, lr, r7, r3
 8000c8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c8e:	fb07 f308 	mul.w	r3, r7, r8
 8000c92:	428b      	cmp	r3, r1
 8000c94:	fa04 f402 	lsl.w	r4, r4, r2
 8000c98:	d907      	bls.n	8000caa <__udivmoddi4+0x256>
 8000c9a:	1869      	adds	r1, r5, r1
 8000c9c:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000ca0:	d22f      	bcs.n	8000d02 <__udivmoddi4+0x2ae>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d92d      	bls.n	8000d02 <__udivmoddi4+0x2ae>
 8000ca6:	3f02      	subs	r7, #2
 8000ca8:	4429      	add	r1, r5
 8000caa:	1acb      	subs	r3, r1, r3
 8000cac:	b281      	uxth	r1, r0
 8000cae:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cb2:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cb6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cba:	fb00 f308 	mul.w	r3, r0, r8
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d907      	bls.n	8000cd2 <__udivmoddi4+0x27e>
 8000cc2:	1869      	adds	r1, r5, r1
 8000cc4:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000cc8:	d217      	bcs.n	8000cfa <__udivmoddi4+0x2a6>
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	d915      	bls.n	8000cfa <__udivmoddi4+0x2a6>
 8000cce:	3802      	subs	r0, #2
 8000cd0:	4429      	add	r1, r5
 8000cd2:	1ac9      	subs	r1, r1, r3
 8000cd4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000cd8:	e73b      	b.n	8000b52 <__udivmoddi4+0xfe>
 8000cda:	4637      	mov	r7, r6
 8000cdc:	4630      	mov	r0, r6
 8000cde:	e709      	b.n	8000af4 <__udivmoddi4+0xa0>
 8000ce0:	4607      	mov	r7, r0
 8000ce2:	e6e7      	b.n	8000ab4 <__udivmoddi4+0x60>
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	e6fb      	b.n	8000ae0 <__udivmoddi4+0x8c>
 8000ce8:	4541      	cmp	r1, r8
 8000cea:	d2ab      	bcs.n	8000c44 <__udivmoddi4+0x1f0>
 8000cec:	ebb8 0a02 	subs.w	sl, r8, r2
 8000cf0:	eb69 020e 	sbc.w	r2, r9, lr
 8000cf4:	3801      	subs	r0, #1
 8000cf6:	4613      	mov	r3, r2
 8000cf8:	e7a4      	b.n	8000c44 <__udivmoddi4+0x1f0>
 8000cfa:	4660      	mov	r0, ip
 8000cfc:	e7e9      	b.n	8000cd2 <__udivmoddi4+0x27e>
 8000cfe:	4618      	mov	r0, r3
 8000d00:	e795      	b.n	8000c2e <__udivmoddi4+0x1da>
 8000d02:	4667      	mov	r7, ip
 8000d04:	e7d1      	b.n	8000caa <__udivmoddi4+0x256>
 8000d06:	4681      	mov	r9, r0
 8000d08:	e77c      	b.n	8000c04 <__udivmoddi4+0x1b0>
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	442c      	add	r4, r5
 8000d0e:	e747      	b.n	8000ba0 <__udivmoddi4+0x14c>
 8000d10:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d14:	442b      	add	r3, r5
 8000d16:	e72f      	b.n	8000b78 <__udivmoddi4+0x124>
 8000d18:	4638      	mov	r0, r7
 8000d1a:	e708      	b.n	8000b2e <__udivmoddi4+0xda>
 8000d1c:	4637      	mov	r7, r6
 8000d1e:	e6e9      	b.n	8000af4 <__udivmoddi4+0xa0>

08000d20 <__aeabi_idiv0>:
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop

08000d24 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000d24:	78c3      	ldrb	r3, [r0, #3]
 8000d26:	b953      	cbnz	r3, 8000d3e <NVIC_Init+0x1a>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000d28:	7803      	ldrb	r3, [r0, #0]
 8000d2a:	f003 011f 	and.w	r1, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000d2e:	095b      	lsrs	r3, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000d30:	2201      	movs	r2, #1
 8000d32:	408a      	lsls	r2, r1
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000d34:	3320      	adds	r3, #32
 8000d36:	4912      	ldr	r1, [pc, #72]	; (8000d80 <NVIC_Init+0x5c>)
 8000d38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d3c:	4770      	bx	lr
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000d3e:	4b11      	ldr	r3, [pc, #68]	; (8000d84 <NVIC_Init+0x60>)
 8000d40:	68db      	ldr	r3, [r3, #12]
 8000d42:	43db      	mvns	r3, r3
 8000d44:	f3c3 2202 	ubfx	r2, r3, #8, #3
    tmppre = (0x4 - tmppriority);
 8000d48:	f1c2 0104 	rsb	r1, r2, #4
 8000d4c:	b2c9      	uxtb	r1, r1
    tmpsub = tmpsub >> tmppriority;
 8000d4e:	230f      	movs	r3, #15
 8000d50:	4113      	asrs	r3, r2
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000d52:	7842      	ldrb	r2, [r0, #1]
 8000d54:	408a      	lsls	r2, r1
 8000d56:	b2d2      	uxtb	r2, r2
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000d58:	7881      	ldrb	r1, [r0, #2]
 8000d5a:	400b      	ands	r3, r1
 8000d5c:	4313      	orrs	r3, r2
    tmppriority = tmppriority << 0x04;
 8000d5e:	011b      	lsls	r3, r3, #4
 8000d60:	b2db      	uxtb	r3, r3
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000d62:	7802      	ldrb	r2, [r0, #0]
 8000d64:	4906      	ldr	r1, [pc, #24]	; (8000d80 <NVIC_Init+0x5c>)
 8000d66:	440a      	add	r2, r1
 8000d68:	f882 3300 	strb.w	r3, [r2, #768]	; 0x300
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000d6c:	7803      	ldrb	r3, [r0, #0]
 8000d6e:	f003 001f 	and.w	r0, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000d72:	095b      	lsrs	r3, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000d74:	2201      	movs	r2, #1
 8000d76:	4082      	lsls	r2, r0
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000d78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	e000e100 	.word	0xe000e100
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000d88:	b410      	push	{r4}
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000d8a:	6842      	ldr	r2, [r0, #4]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000d8c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000d90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000d94:	790c      	ldrb	r4, [r1, #4]
                                   ADC_InitStruct->ADC_Resolution);
 8000d96:	680b      	ldr	r3, [r1, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000d98:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8000d9c:	4313      	orrs	r3, r2
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000d9e:	6043      	str	r3, [r0, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000da0:	6883      	ldr	r3, [r0, #8]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000da2:	4a0c      	ldr	r2, [pc, #48]	; (8000dd4 <ADC_Init+0x4c>)
 8000da4:	401a      	ands	r2, r3
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000da6:	690b      	ldr	r3, [r1, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000da8:	68cc      	ldr	r4, [r1, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000daa:	4323      	orrs	r3, r4
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000dac:	688c      	ldr	r4, [r1, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000dae:	4323      	orrs	r3, r4
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000db0:	794c      	ldrb	r4, [r1, #5]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000db2:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
 8000db6:	4313      	orrs	r3, r2
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000db8:	6083      	str	r3, [r0, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000dba:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000dbc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000dc0:	7d0a      	ldrb	r2, [r1, #20]
 8000dc2:	3a01      	subs	r2, #1
 8000dc4:	b2d2      	uxtb	r2, r2
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000dc6:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000dca:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8000dcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	c0fff7fd 	.word	0xc0fff7fd

08000dd8 <ADC_StructInit>:
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000ddc:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000dde:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000de0:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000de2:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000de4:	6103      	str	r3, [r0, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000de6:	2301      	movs	r3, #1
 8000de8:	7503      	strb	r3, [r0, #20]
}
 8000dea:	4770      	bx	lr

08000dec <ADC_Cmd>:
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000dec:	b921      	cbnz	r1, 8000df8 <ADC_Cmd+0xc>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000dee:	6883      	ldr	r3, [r0, #8]
 8000df0:	f023 0301 	bic.w	r3, r3, #1
 8000df4:	6083      	str	r3, [r0, #8]
  }
}
 8000df6:	4770      	bx	lr
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000df8:	6883      	ldr	r3, [r0, #8]
 8000dfa:	f043 0301 	orr.w	r3, r3, #1
 8000dfe:	6083      	str	r3, [r0, #8]
 8000e00:	4770      	bx	lr

08000e02 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000e02:	b470      	push	{r4, r5, r6}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000e04:	2909      	cmp	r1, #9
 8000e06:	d91d      	bls.n	8000e44 <ADC_RegularChannelConfig+0x42>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000e08:	68c5      	ldr	r5, [r0, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8000e0a:	f1a1 040a 	sub.w	r4, r1, #10
 8000e0e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8000e12:	2607      	movs	r6, #7
 8000e14:	40a6      	lsls	r6, r4
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000e16:	ea25 0506 	bic.w	r5, r5, r6
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000e1a:	fa03 f404 	lsl.w	r4, r3, r4
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000e1e:	432c      	orrs	r4, r5
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000e20:	60c4      	str	r4, [r0, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000e22:	2a06      	cmp	r2, #6
 8000e24:	d91a      	bls.n	8000e5c <ADC_RegularChannelConfig+0x5a>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000e26:	2a0c      	cmp	r2, #12
 8000e28:	d926      	bls.n	8000e78 <ADC_RegularChannelConfig+0x76>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000e2a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000e2c:	3a0d      	subs	r2, #13
 8000e2e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000e32:	241f      	movs	r4, #31
 8000e34:	4094      	lsls	r4, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000e36:	ea23 0304 	bic.w	r3, r3, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000e3a:	fa01 f202 	lsl.w	r2, r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000e3e:	431a      	orrs	r2, r3
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000e40:	62c2      	str	r2, [r0, #44]	; 0x2c
  }
}
 8000e42:	e017      	b.n	8000e74 <ADC_RegularChannelConfig+0x72>
    tmpreg1 = ADCx->SMPR2;
 8000e44:	6905      	ldr	r5, [r0, #16]
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000e46:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 8000e4a:	2407      	movs	r4, #7
 8000e4c:	40b4      	lsls	r4, r6
    tmpreg1 &= ~tmpreg2;
 8000e4e:	ea25 0504 	bic.w	r5, r5, r4
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000e52:	fa03 f406 	lsl.w	r4, r3, r6
    tmpreg1 |= tmpreg2;
 8000e56:	432c      	orrs	r4, r5
    ADCx->SMPR2 = tmpreg1;
 8000e58:	6104      	str	r4, [r0, #16]
 8000e5a:	e7e2      	b.n	8000e22 <ADC_RegularChannelConfig+0x20>
    tmpreg1 = ADCx->SQR3;
 8000e5c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8000e5e:	3a01      	subs	r2, #1
 8000e60:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000e64:	241f      	movs	r4, #31
 8000e66:	4094      	lsls	r4, r2
    tmpreg1 &= ~tmpreg2;
 8000e68:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000e6c:	fa01 f202 	lsl.w	r2, r1, r2
    tmpreg1 |= tmpreg2;
 8000e70:	431a      	orrs	r2, r3
    ADCx->SQR3 = tmpreg1;
 8000e72:	6342      	str	r2, [r0, #52]	; 0x34
}
 8000e74:	bc70      	pop	{r4, r5, r6}
 8000e76:	4770      	bx	lr
    tmpreg1 = ADCx->SQR2;
 8000e78:	6b03      	ldr	r3, [r0, #48]	; 0x30
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000e7a:	3a07      	subs	r2, #7
 8000e7c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000e80:	241f      	movs	r4, #31
 8000e82:	4094      	lsls	r4, r2
    tmpreg1 &= ~tmpreg2;
 8000e84:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000e88:	fa01 f202 	lsl.w	r2, r1, r2
    tmpreg1 |= tmpreg2;
 8000e8c:	431a      	orrs	r2, r3
    ADCx->SQR2 = tmpreg1;
 8000e8e:	6302      	str	r2, [r0, #48]	; 0x30
 8000e90:	e7f0      	b.n	8000e74 <ADC_RegularChannelConfig+0x72>

08000e92 <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 8000e92:	b2c9      	uxtb	r1, r1
  itmask = (uint32_t)0x01 << itmask;    
 8000e94:	2301      	movs	r3, #1
 8000e96:	fa03 f101 	lsl.w	r1, r3, r1

  if (NewState != DISABLE)
 8000e9a:	b922      	cbnz	r2, 8000ea6 <ADC_ITConfig+0x14>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 8000e9c:	6843      	ldr	r3, [r0, #4]
 8000e9e:	ea23 0101 	bic.w	r1, r3, r1
 8000ea2:	6041      	str	r1, [r0, #4]
  }
}
 8000ea4:	4770      	bx	lr
    ADCx->CR1 |= itmask;
 8000ea6:	6843      	ldr	r3, [r0, #4]
 8000ea8:	4319      	orrs	r1, r3
 8000eaa:	6041      	str	r1, [r0, #4]
 8000eac:	4770      	bx	lr

08000eae <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000eae:	6803      	ldr	r3, [r0, #0]
 8000eb0:	4219      	tst	r1, r3
 8000eb2:	d101      	bne.n	8000eb8 <ADC_GetFlagStatus+0xa>
    bitstatus = SET;
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000eb4:	2000      	movs	r0, #0
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8000eb6:	4770      	bx	lr
    bitstatus = SET;
 8000eb8:	2001      	movs	r0, #1
 8000eba:	4770      	bx	lr

08000ebc <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8000ebc:	43c9      	mvns	r1, r1
 8000ebe:	6001      	str	r1, [r0, #0]
}
 8000ec0:	4770      	bx	lr

08000ec2 <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
 8000ec2:	b508      	push	{r3, lr}
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 8000ec4:	2101      	movs	r1, #1
 8000ec6:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8000eca:	f000 f9ab 	bl	8001224 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8000ece:	2100      	movs	r1, #0
 8000ed0:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8000ed4:	f000 f9a6 	bl	8001224 <RCC_APB1PeriphResetCmd>
}
 8000ed8:	bd08      	pop	{r3, pc}
	...

08000edc <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8000edc:	b430      	push	{r4, r5}
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8000ede:	4c0a      	ldr	r4, [pc, #40]	; (8000f08 <DAC_Init+0x2c>)
 8000ee0:	6822      	ldr	r2, [r4, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8000ee2:	f640 73fe 	movw	r3, #4094	; 0xffe
 8000ee6:	4083      	lsls	r3, r0
 8000ee8:	ea22 0203 	bic.w	r2, r2, r3
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000eec:	680b      	ldr	r3, [r1, #0]
 8000eee:	684d      	ldr	r5, [r1, #4]
 8000ef0:	432b      	orrs	r3, r5
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
 8000ef2:	688d      	ldr	r5, [r1, #8]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000ef4:	432b      	orrs	r3, r5
             DAC_InitStruct->DAC_OutputBuffer);
 8000ef6:	68c9      	ldr	r1, [r1, #12]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000ef8:	430b      	orrs	r3, r1
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8000efa:	fa03 f000 	lsl.w	r0, r3, r0
 8000efe:	4310      	orrs	r0, r2
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8000f00:	6020      	str	r0, [r4, #0]
}
 8000f02:	bc30      	pop	{r4, r5}
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	40007400 	.word	0x40007400

08000f0c <DAC_StructInit>:
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	6003      	str	r3, [r0, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
 8000f10:	6043      	str	r3, [r0, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
 8000f12:	6083      	str	r3, [r0, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8000f14:	60c3      	str	r3, [r0, #12]
}
 8000f16:	4770      	bx	lr

08000f18 <DAC_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000f18:	b941      	cbnz	r1, 8000f2c <DAC_Cmd+0x14>
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 8000f1a:	4908      	ldr	r1, [pc, #32]	; (8000f3c <DAC_Cmd+0x24>)
 8000f1c:	680b      	ldr	r3, [r1, #0]
 8000f1e:	2201      	movs	r2, #1
 8000f20:	fa02 f000 	lsl.w	r0, r2, r0
 8000f24:	ea23 0000 	bic.w	r0, r3, r0
 8000f28:	6008      	str	r0, [r1, #0]
  }
}
 8000f2a:	4770      	bx	lr
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 8000f2c:	4903      	ldr	r1, [pc, #12]	; (8000f3c <DAC_Cmd+0x24>)
 8000f2e:	680b      	ldr	r3, [r1, #0]
 8000f30:	2201      	movs	r2, #1
 8000f32:	fa02 f000 	lsl.w	r0, r2, r0
 8000f36:	4318      	orrs	r0, r3
 8000f38:	6008      	str	r0, [r1, #0]
 8000f3a:	4770      	bx	lr
 8000f3c:	40007400 	.word	0x40007400

08000f40 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8000f40:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8000f42:	2300      	movs	r3, #0
 8000f44:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8000f46:	4b05      	ldr	r3, [pc, #20]	; (8000f5c <DAC_SetChannel1Data+0x1c>)
 8000f48:	9301      	str	r3, [sp, #4]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8000f4a:	9b01      	ldr	r3, [sp, #4]
 8000f4c:	4418      	add	r0, r3
 8000f4e:	3008      	adds	r0, #8
 8000f50:	9001      	str	r0, [sp, #4]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8000f52:	9b01      	ldr	r3, [sp, #4]
 8000f54:	6019      	str	r1, [r3, #0]
}
 8000f56:	b002      	add	sp, #8
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	40007400 	.word	0x40007400

08000f60 <DAC_SetChannel2Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)
{
 8000f60:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE;
 8000f66:	4b05      	ldr	r3, [pc, #20]	; (8000f7c <DAC_SetChannel2Data+0x1c>)
 8000f68:	9301      	str	r3, [sp, #4]
  tmp += DHR12R2_OFFSET + DAC_Align;
 8000f6a:	9b01      	ldr	r3, [sp, #4]
 8000f6c:	4418      	add	r0, r3
 8000f6e:	3014      	adds	r0, #20
 8000f70:	9001      	str	r0, [sp, #4]

  /* Set the DAC channel2 selected data holding register */
  *(__IO uint32_t *)tmp = Data;
 8000f72:	9b01      	ldr	r3, [sp, #4]
 8000f74:	6019      	str	r1, [r3, #0]
}
 8000f76:	b002      	add	sp, #8
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	40007400 	.word	0x40007400

08000f80 <EXTI_DeInit>:
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 8000f80:	4b04      	ldr	r3, [pc, #16]	; (8000f94 <EXTI_DeInit+0x14>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8000f86:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 8000f88:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 8000f8a:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x007FFFFF;
 8000f8c:	4a02      	ldr	r2, [pc, #8]	; (8000f98 <EXTI_DeInit+0x18>)
 8000f8e:	615a      	str	r2, [r3, #20]
}
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	40013c00 	.word	0x40013c00
 8000f98:	007fffff 	.word	0x007fffff

08000f9c <EXTI_Init>:
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000f9c:	7983      	ldrb	r3, [r0, #6]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d036      	beq.n	8001010 <EXTI_Init+0x74>
{
 8000fa2:	b410      	push	{r4}
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000fa4:	4b20      	ldr	r3, [pc, #128]	; (8001028 <EXTI_Init+0x8c>)
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	6801      	ldr	r1, [r0, #0]
 8000faa:	ea22 0201 	bic.w	r2, r2, r1
 8000fae:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000fb0:	685a      	ldr	r2, [r3, #4]
 8000fb2:	6801      	ldr	r1, [r0, #0]
 8000fb4:	ea22 0201 	bic.w	r2, r2, r1
 8000fb8:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000fba:	7902      	ldrb	r2, [r0, #4]
 8000fbc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8000fc0:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000fc4:	6811      	ldr	r1, [r2, #0]
 8000fc6:	6804      	ldr	r4, [r0, #0]
 8000fc8:	4321      	orrs	r1, r4
 8000fca:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000fcc:	689a      	ldr	r2, [r3, #8]
 8000fce:	6801      	ldr	r1, [r0, #0]
 8000fd0:	ea22 0201 	bic.w	r2, r2, r1
 8000fd4:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000fd6:	68da      	ldr	r2, [r3, #12]
 8000fd8:	6801      	ldr	r1, [r0, #0]
 8000fda:	ea22 0201 	bic.w	r2, r2, r1
 8000fde:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000fe0:	7943      	ldrb	r3, [r0, #5]
 8000fe2:	2b10      	cmp	r3, #16
 8000fe4:	d00a      	beq.n	8000ffc <EXTI_Init+0x60>
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000fe6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000fea:	f503 339e 	add.w	r3, r3, #80896	; 0x13c00

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	6801      	ldr	r1, [r0, #0]
 8000ff2:	430a      	orrs	r2, r1
 8000ff4:	601a      	str	r2, [r3, #0]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8000ff6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000ffa:	4770      	bx	lr
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000ffc:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <EXTI_Init+0x8c>)
 8000ffe:	689a      	ldr	r2, [r3, #8]
 8001000:	6801      	ldr	r1, [r0, #0]
 8001002:	430a      	orrs	r2, r1
 8001004:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8001006:	68da      	ldr	r2, [r3, #12]
 8001008:	6801      	ldr	r1, [r0, #0]
 800100a:	430a      	orrs	r2, r1
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	e7f2      	b.n	8000ff6 <EXTI_Init+0x5a>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001010:	7903      	ldrb	r3, [r0, #4]
 8001012:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001016:	f503 339e 	add.w	r3, r3, #80896	; 0x13c00
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	6801      	ldr	r1, [r0, #0]
 800101e:	ea22 0201 	bic.w	r2, r2, r1
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	40013c00 	.word	0x40013c00

0800102c <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 800102c:	4b01      	ldr	r3, [pc, #4]	; (8001034 <EXTI_ClearITPendingBit+0x8>)
 800102e:	6158      	str	r0, [r3, #20]
}
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	40013c00 	.word	0x40013c00

08001038 <GPIO_Init>:
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001038:	2300      	movs	r3, #0
 800103a:	2b0f      	cmp	r3, #15
 800103c:	d840      	bhi.n	80010c0 <GPIO_Init+0x88>
{
 800103e:	b4f0      	push	{r4, r5, r6, r7}
 8001040:	e010      	b.n	8001064 <GPIO_Init+0x2c>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001042:	68c2      	ldr	r2, [r0, #12]
 8001044:	b29c      	uxth	r4, r3
 8001046:	0066      	lsls	r6, r4, #1
 8001048:	2403      	movs	r4, #3
 800104a:	40b4      	lsls	r4, r6
 800104c:	ea22 0204 	bic.w	r2, r2, r4
 8001050:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001052:	68c2      	ldr	r2, [r0, #12]
 8001054:	79cc      	ldrb	r4, [r1, #7]
 8001056:	fa04 f505 	lsl.w	r5, r4, r5
 800105a:	4315      	orrs	r5, r2
 800105c:	60c5      	str	r5, [r0, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800105e:	3301      	adds	r3, #1
 8001060:	2b0f      	cmp	r3, #15
 8001062:	d82b      	bhi.n	80010bc <GPIO_Init+0x84>
    pos = ((uint32_t)0x01) << pinpos;
 8001064:	2201      	movs	r2, #1
 8001066:	409a      	lsls	r2, r3
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001068:	680c      	ldr	r4, [r1, #0]
    if (currentpin == pos)
 800106a:	43a2      	bics	r2, r4
 800106c:	d1f7      	bne.n	800105e <GPIO_Init+0x26>
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800106e:	6804      	ldr	r4, [r0, #0]
 8001070:	005d      	lsls	r5, r3, #1
 8001072:	2203      	movs	r2, #3
 8001074:	40aa      	lsls	r2, r5
 8001076:	43d2      	mvns	r2, r2
 8001078:	4014      	ands	r4, r2
 800107a:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800107c:	6804      	ldr	r4, [r0, #0]
 800107e:	790e      	ldrb	r6, [r1, #4]
 8001080:	40ae      	lsls	r6, r5
 8001082:	4334      	orrs	r4, r6
 8001084:	6004      	str	r4, [r0, #0]
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001086:	790c      	ldrb	r4, [r1, #4]
 8001088:	3c01      	subs	r4, #1
 800108a:	b2e4      	uxtb	r4, r4
 800108c:	2c01      	cmp	r4, #1
 800108e:	d8d8      	bhi.n	8001042 <GPIO_Init+0xa>
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001090:	6884      	ldr	r4, [r0, #8]
 8001092:	4022      	ands	r2, r4
 8001094:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001096:	6882      	ldr	r2, [r0, #8]
 8001098:	794c      	ldrb	r4, [r1, #5]
 800109a:	40ac      	lsls	r4, r5
 800109c:	4322      	orrs	r2, r4
 800109e:	6082      	str	r2, [r0, #8]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80010a0:	6844      	ldr	r4, [r0, #4]
 80010a2:	b29f      	uxth	r7, r3
 80010a4:	2601      	movs	r6, #1
 80010a6:	40be      	lsls	r6, r7
 80010a8:	ea24 0406 	bic.w	r4, r4, r6
 80010ac:	6044      	str	r4, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80010ae:	6844      	ldr	r4, [r0, #4]
 80010b0:	798a      	ldrb	r2, [r1, #6]
 80010b2:	40ba      	lsls	r2, r7
 80010b4:	b292      	uxth	r2, r2
 80010b6:	4322      	orrs	r2, r4
 80010b8:	6042      	str	r2, [r0, #4]
 80010ba:	e7c2      	b.n	8001042 <GPIO_Init+0xa>
    }
  }
}
 80010bc:	bcf0      	pop	{r4, r5, r6, r7}
 80010be:	4770      	bx	lr
 80010c0:	4770      	bx	lr

080010c2 <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80010c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010c6:	6003      	str	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80010c8:	2300      	movs	r3, #0
 80010ca:	7103      	strb	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80010cc:	7143      	strb	r3, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80010ce:	7183      	strb	r3, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80010d0:	71c3      	strb	r3, [r0, #7]
}
 80010d2:	4770      	bx	lr

080010d4 <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80010d4:	6903      	ldr	r3, [r0, #16]
 80010d6:	4219      	tst	r1, r3
 80010d8:	d101      	bne.n	80010de <GPIO_ReadInputDataBit+0xa>
  {
    bitstatus = (uint8_t)Bit_SET;
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80010da:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 80010dc:	4770      	bx	lr
    bitstatus = (uint8_t)Bit_SET;
 80010de:	2001      	movs	r0, #1
 80010e0:	4770      	bx	lr

080010e2 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80010e2:	8301      	strh	r1, [r0, #24]
}
 80010e4:	4770      	bx	lr

080010e6 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80010e6:	8341      	strh	r1, [r0, #26]
}
 80010e8:	4770      	bx	lr

080010ea <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80010ea:	b430      	push	{r4, r5}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80010ec:	f001 0307 	and.w	r3, r1, #7
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	409a      	lsls	r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80010f4:	08c9      	lsrs	r1, r1, #3
 80010f6:	3108      	adds	r1, #8
 80010f8:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 80010fc:	250f      	movs	r5, #15
 80010fe:	fa05 f303 	lsl.w	r3, r5, r3
 8001102:	ea24 0303 	bic.w	r3, r4, r3
 8001106:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800110a:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800110e:	431a      	orrs	r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8001110:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
}
 8001114:	bc30      	pop	{r4, r5}
 8001116:	4770      	bx	lr

08001118 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001118:	b410      	push	{r4}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800111a:	4b29      	ldr	r3, [pc, #164]	; (80011c0 <RCC_GetClocksFreq+0xa8>)
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 8001122:	2b04      	cmp	r3, #4
 8001124:	d023      	beq.n	800116e <RCC_GetClocksFreq+0x56>
 8001126:	2b08      	cmp	r3, #8
 8001128:	d024      	beq.n	8001174 <RCC_GetClocksFreq+0x5c>
 800112a:	b113      	cbz	r3, 8001132 <RCC_GetClocksFreq+0x1a>

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
      break;
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800112c:	4b25      	ldr	r3, [pc, #148]	; (80011c4 <RCC_GetClocksFreq+0xac>)
 800112e:	6003      	str	r3, [r0, #0]
      break;
 8001130:	e001      	b.n	8001136 <RCC_GetClocksFreq+0x1e>
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001132:	4b24      	ldr	r3, [pc, #144]	; (80011c4 <RCC_GetClocksFreq+0xac>)
 8001134:	6003      	str	r3, [r0, #0]
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001136:	4c22      	ldr	r4, [pc, #136]	; (80011c0 <RCC_GetClocksFreq+0xa8>)
 8001138:	68a3      	ldr	r3, [r4, #8]
  tmp = tmp >> 4;
 800113a:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];
 800113e:	4922      	ldr	r1, [pc, #136]	; (80011c8 <RCC_GetClocksFreq+0xb0>)
 8001140:	5ccb      	ldrb	r3, [r1, r3]
 8001142:	b2da      	uxtb	r2, r3
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001144:	6803      	ldr	r3, [r0, #0]
 8001146:	40d3      	lsrs	r3, r2
 8001148:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800114a:	68a2      	ldr	r2, [r4, #8]
  tmp = tmp >> 10;
 800114c:	f3c2 2282 	ubfx	r2, r2, #10, #3
  presc = APBAHBPrescTable[tmp];
 8001150:	5c8a      	ldrb	r2, [r1, r2]
 8001152:	b2d2      	uxtb	r2, r2
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001154:	fa23 f202 	lsr.w	r2, r3, r2
 8001158:	6082      	str	r2, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800115a:	68a2      	ldr	r2, [r4, #8]
  tmp = tmp >> 13;
 800115c:	f3c2 3242 	ubfx	r2, r2, #13, #3
  presc = APBAHBPrescTable[tmp];
 8001160:	5c8a      	ldrb	r2, [r1, r2]
 8001162:	b2d2      	uxtb	r2, r2
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001164:	40d3      	lsrs	r3, r2
 8001166:	60c3      	str	r3, [r0, #12]
}
 8001168:	f85d 4b04 	ldr.w	r4, [sp], #4
 800116c:	4770      	bx	lr
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800116e:	4b17      	ldr	r3, [pc, #92]	; (80011cc <RCC_GetClocksFreq+0xb4>)
 8001170:	6003      	str	r3, [r0, #0]
      break;
 8001172:	e7e0      	b.n	8001136 <RCC_GetClocksFreq+0x1e>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001174:	4b12      	ldr	r3, [pc, #72]	; (80011c0 <RCC_GetClocksFreq+0xa8>)
 8001176:	685a      	ldr	r2, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
      if (pllsource != 0)
 800117e:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 8001182:	d012      	beq.n	80011aa <RCC_GetClocksFreq+0x92>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001184:	4a11      	ldr	r2, [pc, #68]	; (80011cc <RCC_GetClocksFreq+0xb4>)
 8001186:	fbb2 f2f3 	udiv	r2, r2, r3
 800118a:	4b0d      	ldr	r3, [pc, #52]	; (80011c0 <RCC_GetClocksFreq+0xa8>)
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001192:	fb03 f302 	mul.w	r3, r3, r2
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001196:	4a0a      	ldr	r2, [pc, #40]	; (80011c0 <RCC_GetClocksFreq+0xa8>)
 8001198:	6852      	ldr	r2, [r2, #4]
 800119a:	f3c2 4201 	ubfx	r2, r2, #16, #2
 800119e:	3201      	adds	r2, #1
 80011a0:	0052      	lsls	r2, r2, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80011a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80011a6:	6003      	str	r3, [r0, #0]
      break;
 80011a8:	e7c5      	b.n	8001136 <RCC_GetClocksFreq+0x1e>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80011aa:	4a06      	ldr	r2, [pc, #24]	; (80011c4 <RCC_GetClocksFreq+0xac>)
 80011ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80011b0:	4b03      	ldr	r3, [pc, #12]	; (80011c0 <RCC_GetClocksFreq+0xa8>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80011b8:	fb03 f302 	mul.w	r3, r3, r2
 80011bc:	e7eb      	b.n	8001196 <RCC_GetClocksFreq+0x7e>
 80011be:	bf00      	nop
 80011c0:	40023800 	.word	0x40023800
 80011c4:	00f42400 	.word	0x00f42400
 80011c8:	20000000 	.word	0x20000000
 80011cc:	017d7840 	.word	0x017d7840

080011d0 <RCC_AHB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80011d0:	b929      	cbnz	r1, 80011de <RCC_AHB1PeriphClockCmd+0xe>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80011d2:	4a05      	ldr	r2, [pc, #20]	; (80011e8 <RCC_AHB1PeriphClockCmd+0x18>)
 80011d4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80011d6:	ea23 0000 	bic.w	r0, r3, r0
 80011da:	6310      	str	r0, [r2, #48]	; 0x30
  }
}
 80011dc:	4770      	bx	lr
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80011de:	4a02      	ldr	r2, [pc, #8]	; (80011e8 <RCC_AHB1PeriphClockCmd+0x18>)
 80011e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80011e2:	4318      	orrs	r0, r3
 80011e4:	6310      	str	r0, [r2, #48]	; 0x30
 80011e6:	4770      	bx	lr
 80011e8:	40023800 	.word	0x40023800

080011ec <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80011ec:	b929      	cbnz	r1, 80011fa <RCC_APB1PeriphClockCmd+0xe>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80011ee:	4a05      	ldr	r2, [pc, #20]	; (8001204 <RCC_APB1PeriphClockCmd+0x18>)
 80011f0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80011f2:	ea23 0000 	bic.w	r0, r3, r0
 80011f6:	6410      	str	r0, [r2, #64]	; 0x40
  }
}
 80011f8:	4770      	bx	lr
    RCC->APB1ENR |= RCC_APB1Periph;
 80011fa:	4a02      	ldr	r2, [pc, #8]	; (8001204 <RCC_APB1PeriphClockCmd+0x18>)
 80011fc:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80011fe:	4318      	orrs	r0, r3
 8001200:	6410      	str	r0, [r2, #64]	; 0x40
 8001202:	4770      	bx	lr
 8001204:	40023800 	.word	0x40023800

08001208 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001208:	b929      	cbnz	r1, 8001216 <RCC_APB2PeriphClockCmd+0xe>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800120a:	4a05      	ldr	r2, [pc, #20]	; (8001220 <RCC_APB2PeriphClockCmd+0x18>)
 800120c:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800120e:	ea23 0000 	bic.w	r0, r3, r0
 8001212:	6450      	str	r0, [r2, #68]	; 0x44
  }
}
 8001214:	4770      	bx	lr
    RCC->APB2ENR |= RCC_APB2Periph;
 8001216:	4a02      	ldr	r2, [pc, #8]	; (8001220 <RCC_APB2PeriphClockCmd+0x18>)
 8001218:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800121a:	4318      	orrs	r0, r3
 800121c:	6450      	str	r0, [r2, #68]	; 0x44
 800121e:	4770      	bx	lr
 8001220:	40023800 	.word	0x40023800

08001224 <RCC_APB1PeriphResetCmd>:
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001224:	b929      	cbnz	r1, 8001232 <RCC_APB1PeriphResetCmd+0xe>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001226:	4a05      	ldr	r2, [pc, #20]	; (800123c <RCC_APB1PeriphResetCmd+0x18>)
 8001228:	6a13      	ldr	r3, [r2, #32]
 800122a:	ea23 0000 	bic.w	r0, r3, r0
 800122e:	6210      	str	r0, [r2, #32]
  }
}
 8001230:	4770      	bx	lr
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001232:	4a02      	ldr	r2, [pc, #8]	; (800123c <RCC_APB1PeriphResetCmd+0x18>)
 8001234:	6a13      	ldr	r3, [r2, #32]
 8001236:	4318      	orrs	r0, r3
 8001238:	6210      	str	r0, [r2, #32]
 800123a:	4770      	bx	lr
 800123c:	40023800 	.word	0x40023800

08001240 <RCC_APB2PeriphResetCmd>:
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001240:	b929      	cbnz	r1, 800124e <RCC_APB2PeriphResetCmd+0xe>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001242:	4a05      	ldr	r2, [pc, #20]	; (8001258 <RCC_APB2PeriphResetCmd+0x18>)
 8001244:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8001246:	ea23 0000 	bic.w	r0, r3, r0
 800124a:	6250      	str	r0, [r2, #36]	; 0x24
  }
}
 800124c:	4770      	bx	lr
    RCC->APB2RSTR |= RCC_APB2Periph;
 800124e:	4a02      	ldr	r2, [pc, #8]	; (8001258 <RCC_APB2PeriphResetCmd+0x18>)
 8001250:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8001252:	4318      	orrs	r0, r3
 8001254:	6250      	str	r0, [r2, #36]	; 0x24
 8001256:	4770      	bx	lr
 8001258:	40023800 	.word	0x40023800

0800125c <SPI_I2S_DeInit>:
  *         is managed by the I2S peripheral clock).
  *             
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 800125c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 800125e:	4b2a      	ldr	r3, [pc, #168]	; (8001308 <SPI_I2S_DeInit+0xac>)
 8001260:	4298      	cmp	r0, r3
 8001262:	d00f      	beq.n	8001284 <SPI_I2S_DeInit+0x28>
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
  }
  else if (SPIx == SPI2)
 8001264:	4b29      	ldr	r3, [pc, #164]	; (800130c <SPI_I2S_DeInit+0xb0>)
 8001266:	4298      	cmp	r0, r3
 8001268:	d017      	beq.n	800129a <SPI_I2S_DeInit+0x3e>
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
  }
  else if (SPIx == SPI3)
 800126a:	4b29      	ldr	r3, [pc, #164]	; (8001310 <SPI_I2S_DeInit+0xb4>)
 800126c:	4298      	cmp	r0, r3
 800126e:	d01f      	beq.n	80012b0 <SPI_I2S_DeInit+0x54>
    /* Enable SPI3 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
    /* Release SPI3 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
  }
  else if (SPIx == SPI4)
 8001270:	4b28      	ldr	r3, [pc, #160]	; (8001314 <SPI_I2S_DeInit+0xb8>)
 8001272:	4298      	cmp	r0, r3
 8001274:	d027      	beq.n	80012c6 <SPI_I2S_DeInit+0x6a>
    /* Enable SPI4 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
    /* Release SPI4 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
  }
  else if (SPIx == SPI5)
 8001276:	4b28      	ldr	r3, [pc, #160]	; (8001318 <SPI_I2S_DeInit+0xbc>)
 8001278:	4298      	cmp	r0, r3
 800127a:	d02f      	beq.n	80012dc <SPI_I2S_DeInit+0x80>
    /* Release SPI5 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
  }
  else 
  {
    if (SPIx == SPI6)
 800127c:	4b27      	ldr	r3, [pc, #156]	; (800131c <SPI_I2S_DeInit+0xc0>)
 800127e:	4298      	cmp	r0, r3
 8001280:	d037      	beq.n	80012f2 <SPI_I2S_DeInit+0x96>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8001282:	bd08      	pop	{r3, pc}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8001284:	2101      	movs	r1, #1
 8001286:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800128a:	f7ff ffd9 	bl	8001240 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 800128e:	2100      	movs	r1, #0
 8001290:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001294:	f7ff ffd4 	bl	8001240 <RCC_APB2PeriphResetCmd>
 8001298:	e7f3      	b.n	8001282 <SPI_I2S_DeInit+0x26>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 800129a:	2101      	movs	r1, #1
 800129c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80012a0:	f7ff ffc0 	bl	8001224 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 80012a4:	2100      	movs	r1, #0
 80012a6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80012aa:	f7ff ffbb 	bl	8001224 <RCC_APB1PeriphResetCmd>
 80012ae:	e7e8      	b.n	8001282 <SPI_I2S_DeInit+0x26>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 80012b0:	2101      	movs	r1, #1
 80012b2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80012b6:	f7ff ffb5 	bl	8001224 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 80012ba:	2100      	movs	r1, #0
 80012bc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80012c0:	f7ff ffb0 	bl	8001224 <RCC_APB1PeriphResetCmd>
 80012c4:	e7dd      	b.n	8001282 <SPI_I2S_DeInit+0x26>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
 80012c6:	2101      	movs	r1, #1
 80012c8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80012cc:	f7ff ffb8 	bl	8001240 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
 80012d0:	2100      	movs	r1, #0
 80012d2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80012d6:	f7ff ffb3 	bl	8001240 <RCC_APB2PeriphResetCmd>
 80012da:	e7d2      	b.n	8001282 <SPI_I2S_DeInit+0x26>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, ENABLE);
 80012dc:	2101      	movs	r1, #1
 80012de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80012e2:	f7ff ffad 	bl	8001240 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
 80012e6:	2100      	movs	r1, #0
 80012e8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80012ec:	f7ff ffa8 	bl	8001240 <RCC_APB2PeriphResetCmd>
 80012f0:	e7c7      	b.n	8001282 <SPI_I2S_DeInit+0x26>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
 80012f2:	2101      	movs	r1, #1
 80012f4:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80012f8:	f7ff ffa2 	bl	8001240 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
 80012fc:	2100      	movs	r1, #0
 80012fe:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001302:	f7ff ff9d 	bl	8001240 <RCC_APB2PeriphResetCmd>
}
 8001306:	e7bc      	b.n	8001282 <SPI_I2S_DeInit+0x26>
 8001308:	40013000 	.word	0x40013000
 800130c:	40003800 	.word	0x40003800
 8001310:	40003c00 	.word	0x40003c00
 8001314:	40013400 	.word	0x40013400
 8001318:	40015000 	.word	0x40015000
 800131c:	40015400 	.word	0x40015400

08001320 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8001320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8001324:	8803      	ldrh	r3, [r0, #0]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8001326:	f403 5241 	and.w	r2, r3, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800132a:	f8b1 e000 	ldrh.w	lr, [r1]
 800132e:	f8b1 8002 	ldrh.w	r8, [r1, #2]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001332:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8001336:	88cf      	ldrh	r7, [r1, #6]
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001338:	890e      	ldrh	r6, [r1, #8]
 800133a:	894d      	ldrh	r5, [r1, #10]
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 800133c:	898c      	ldrh	r4, [r1, #12]
 800133e:	89cb      	ldrh	r3, [r1, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001340:	ea4e 0e08 	orr.w	lr, lr, r8
 8001344:	ea4c 0c0e 	orr.w	ip, ip, lr
 8001348:	ea47 070c 	orr.w	r7, r7, ip
 800134c:	433e      	orrs	r6, r7
 800134e:	4335      	orrs	r5, r6
 8001350:	432c      	orrs	r4, r5
 8001352:	4323      	orrs	r3, r4
 8001354:	4313      	orrs	r3, r2
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8001356:	8003      	strh	r3, [r0, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8001358:	8b83      	ldrh	r3, [r0, #28]
 800135a:	b29b      	uxth	r3, r3
 800135c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001360:	b29b      	uxth	r3, r3
 8001362:	8383      	strh	r3, [r0, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8001364:	8a0b      	ldrh	r3, [r1, #16]
 8001366:	8203      	strh	r3, [r0, #16]
}
 8001368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800136c <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800136c:	2300      	movs	r3, #0
 800136e:	8003      	strh	r3, [r0, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8001370:	8043      	strh	r3, [r0, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8001372:	8083      	strh	r3, [r0, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8001374:	80c3      	strh	r3, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8001376:	8103      	strh	r3, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8001378:	8143      	strh	r3, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 800137a:	8183      	strh	r3, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 800137c:	81c3      	strh	r3, [r0, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 800137e:	2307      	movs	r3, #7
 8001380:	8203      	strh	r3, [r0, #16]
}
 8001382:	4770      	bx	lr

08001384 <SPI_Cmd>:
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001384:	b931      	cbnz	r1, 8001394 <SPI_Cmd+0x10>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8001386:	8803      	ldrh	r3, [r0, #0]
 8001388:	b29b      	uxth	r3, r3
 800138a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800138e:	b29b      	uxth	r3, r3
 8001390:	8003      	strh	r3, [r0, #0]
  }
}
 8001392:	4770      	bx	lr
    SPIx->CR1 |= SPI_CR1_SPE;
 8001394:	8803      	ldrh	r3, [r0, #0]
 8001396:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800139a:	8003      	strh	r3, [r0, #0]
 800139c:	4770      	bx	lr

0800139e <SPI_NSSInternalSoftwareConfig>:
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 800139e:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 80013a2:	4299      	cmp	r1, r3
 80013a4:	d004      	beq.n	80013b0 <SPI_NSSInternalSoftwareConfig+0x12>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 80013a6:	8803      	ldrh	r3, [r0, #0]
 80013a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013ac:	8003      	strh	r3, [r0, #0]
 80013ae:	4770      	bx	lr
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 80013b0:	8803      	ldrh	r3, [r0, #0]
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013b8:	b29b      	uxth	r3, r3
 80013ba:	8003      	strh	r3, [r0, #0]
  }
}
 80013bc:	4770      	bx	lr

080013be <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 80013be:	8980      	ldrh	r0, [r0, #12]
}
 80013c0:	4770      	bx	lr

080013c2 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80013c2:	8181      	strh	r1, [r0, #12]
}
 80013c4:	4770      	bx	lr

080013c6 <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80013c6:	8903      	ldrh	r3, [r0, #8]
 80013c8:	4219      	tst	r1, r3
 80013ca:	d101      	bne.n	80013d0 <SPI_I2S_GetFlagStatus+0xa>
    bitstatus = SET;
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80013cc:	2000      	movs	r0, #0
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 80013ce:	4770      	bx	lr
    bitstatus = SET;
 80013d0:	2001      	movs	r0, #1
 80013d2:	4770      	bx	lr

080013d4 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80013d4:	b430      	push	{r4, r5}

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80013d6:	f001 0303 	and.w	r3, r1, #3
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	240f      	movs	r4, #15
 80013de:	fa04 f503 	lsl.w	r5, r4, r3
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80013e2:	0889      	lsrs	r1, r1, #2
 80013e4:	4a07      	ldr	r2, [pc, #28]	; (8001404 <SYSCFG_EXTILineConfig+0x30>)
 80013e6:	3102      	adds	r1, #2
 80013e8:	f852 4021 	ldr.w	r4, [r2, r1, lsl #2]
 80013ec:	ea24 0405 	bic.w	r4, r4, r5
 80013f0:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80013f4:	f852 4021 	ldr.w	r4, [r2, r1, lsl #2]
 80013f8:	4098      	lsls	r0, r3
 80013fa:	4320      	orrs	r0, r4
 80013fc:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
}
 8001400:	bc30      	pop	{r4, r5}
 8001402:	4770      	bx	lr
 8001404:	40013800 	.word	0x40013800

08001408 <TIM_TimeBaseInit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001408:	8803      	ldrh	r3, [r0, #0]
 800140a:	b29b      	uxth	r3, r3

  if((TIMx == TIM1) || (TIMx == TIM8)||
 800140c:	4a1b      	ldr	r2, [pc, #108]	; (800147c <TIM_TimeBaseInit+0x74>)
 800140e:	4290      	cmp	r0, r2
 8001410:	d012      	beq.n	8001438 <TIM_TimeBaseInit+0x30>
 8001412:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001416:	4290      	cmp	r0, r2
 8001418:	d00e      	beq.n	8001438 <TIM_TimeBaseInit+0x30>
 800141a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800141e:	d00b      	beq.n	8001438 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001420:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8001424:	4290      	cmp	r0, r2
 8001426:	d007      	beq.n	8001438 <TIM_TimeBaseInit+0x30>
 8001428:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800142c:	4290      	cmp	r0, r2
 800142e:	d003      	beq.n	8001438 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001430:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001434:	4290      	cmp	r0, r2
 8001436:	d103      	bne.n	8001440 <TIM_TimeBaseInit+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001438:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800143c:	884a      	ldrh	r2, [r1, #2]
 800143e:	4313      	orrs	r3, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001440:	4a0f      	ldr	r2, [pc, #60]	; (8001480 <TIM_TimeBaseInit+0x78>)
 8001442:	4290      	cmp	r0, r2
 8001444:	d008      	beq.n	8001458 <TIM_TimeBaseInit+0x50>
 8001446:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800144a:	4290      	cmp	r0, r2
 800144c:	d004      	beq.n	8001458 <TIM_TimeBaseInit+0x50>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800144e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001452:	b29b      	uxth	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001454:	890a      	ldrh	r2, [r1, #8]
 8001456:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8001458:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800145a:	684b      	ldr	r3, [r1, #4]
 800145c:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800145e:	880b      	ldrh	r3, [r1, #0]
 8001460:	8503      	strh	r3, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8001462:	4b06      	ldr	r3, [pc, #24]	; (800147c <TIM_TimeBaseInit+0x74>)
 8001464:	4298      	cmp	r0, r3
 8001466:	d003      	beq.n	8001470 <TIM_TimeBaseInit+0x68>
 8001468:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800146c:	4298      	cmp	r0, r3
 800146e:	d101      	bne.n	8001474 <TIM_TimeBaseInit+0x6c>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001470:	7a8b      	ldrb	r3, [r1, #10]
 8001472:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001474:	2301      	movs	r3, #1
 8001476:	8283      	strh	r3, [r0, #20]
}
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	40010000 	.word	0x40010000
 8001480:	40001000 	.word	0x40001000

08001484 <TIM_TimeBaseStructInit>:
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8001484:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001488:	6043      	str	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 800148a:	2300      	movs	r3, #0
 800148c:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800148e:	8103      	strh	r3, [r0, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8001490:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8001492:	7283      	strb	r3, [r0, #10]
}
 8001494:	4770      	bx	lr

08001496 <TIM_SetCounter>:
{
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8001496:	6241      	str	r1, [r0, #36]	; 0x24
}
 8001498:	4770      	bx	lr

0800149a <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800149a:	b931      	cbnz	r1, 80014aa <TIM_ARRPreloadConfig+0x10>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 800149c:	8803      	ldrh	r3, [r0, #0]
 800149e:	b29b      	uxth	r3, r3
 80014a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	8003      	strh	r3, [r0, #0]
  }
}
 80014a8:	4770      	bx	lr
    TIMx->CR1 |= TIM_CR1_ARPE;
 80014aa:	8803      	ldrh	r3, [r0, #0]
 80014ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014b0:	8003      	strh	r3, [r0, #0]
 80014b2:	4770      	bx	lr

080014b4 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80014b4:	b931      	cbnz	r1, 80014c4 <TIM_Cmd+0x10>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80014b6:	8803      	ldrh	r3, [r0, #0]
 80014b8:	b29b      	uxth	r3, r3
 80014ba:	f023 0301 	bic.w	r3, r3, #1
 80014be:	b29b      	uxth	r3, r3
 80014c0:	8003      	strh	r3, [r0, #0]
  }
}
 80014c2:	4770      	bx	lr
    TIMx->CR1 |= TIM_CR1_CEN;
 80014c4:	8803      	ldrh	r3, [r0, #0]
 80014c6:	f043 0301 	orr.w	r3, r3, #1
 80014ca:	8003      	strh	r3, [r0, #0]
 80014cc:	4770      	bx	lr

080014ce <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 80014ce:	6381      	str	r1, [r0, #56]	; 0x38
}
 80014d0:	4770      	bx	lr

080014d2 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 80014d2:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 80014d4:	2301      	movs	r3, #1
 80014d6:	408b      	lsls	r3, r1
 80014d8:	b29b      	uxth	r3, r3

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 80014da:	8c04      	ldrh	r4, [r0, #32]
 80014dc:	ea24 0303 	bic.w	r3, r4, r3
 80014e0:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 80014e2:	8c03      	ldrh	r3, [r0, #32]
 80014e4:	fa02 f101 	lsl.w	r1, r2, r1
 80014e8:	b289      	uxth	r1, r1
 80014ea:	4319      	orrs	r1, r3
 80014ec:	8401      	strh	r1, [r0, #32]
}
 80014ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <TIM_ITConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80014f4:	b922      	cbnz	r2, 8001500 <TIM_ITConfig+0xc>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80014f6:	8983      	ldrh	r3, [r0, #12]
 80014f8:	ea23 0101 	bic.w	r1, r3, r1
 80014fc:	8181      	strh	r1, [r0, #12]
  }
}
 80014fe:	4770      	bx	lr
    TIMx->DIER |= TIM_IT;
 8001500:	8983      	ldrh	r3, [r0, #12]
 8001502:	4319      	orrs	r1, r3
 8001504:	8181      	strh	r1, [r0, #12]
 8001506:	4770      	bx	lr

08001508 <TIM_GetITStatus>:
  uint16_t itstatus = 0x0, itenable = 0x0;
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8001508:	8a02      	ldrh	r2, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 800150a:	8983      	ldrh	r3, [r0, #12]
 800150c:	400b      	ands	r3, r1
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 800150e:	4211      	tst	r1, r2
 8001510:	d002      	beq.n	8001518 <TIM_GetITStatus+0x10>
 8001512:	b91b      	cbnz	r3, 800151c <TIM_GetITStatus+0x14>
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 8001514:	2000      	movs	r0, #0
 8001516:	4770      	bx	lr
 8001518:	2000      	movs	r0, #0
 800151a:	4770      	bx	lr
    bitstatus = SET;
 800151c:	2001      	movs	r0, #1
  }
  return bitstatus;
}
 800151e:	4770      	bx	lr

08001520 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001520:	43c9      	mvns	r1, r1
 8001522:	b289      	uxth	r1, r1
 8001524:	8201      	strh	r1, [r0, #16]
}
 8001526:	4770      	bx	lr

08001528 <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8001528:	8883      	ldrh	r3, [r0, #4]
 800152a:	b29b      	uxth	r3, r3
 800152c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001530:	b29b      	uxth	r3, r3
 8001532:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8001534:	8883      	ldrh	r3, [r0, #4]
 8001536:	4319      	orrs	r1, r3
 8001538:	8081      	strh	r1, [r0, #4]
}
 800153a:	4770      	bx	lr

0800153c <CAT25512_SendByte>:

/*
Send one byte to eeprom via SPI
*/
void CAT25512_SendByte(unsigned char mData)
{
 800153c:	b510      	push	{r4, lr}
 800153e:	4604      	mov	r4, r0
	while(!SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE)); 
 8001540:	2102      	movs	r1, #2
 8001542:	4809      	ldr	r0, [pc, #36]	; (8001568 <CAT25512_SendByte+0x2c>)
 8001544:	f7ff ff3f 	bl	80013c6 <SPI_I2S_GetFlagStatus>
 8001548:	2800      	cmp	r0, #0
 800154a:	d0f9      	beq.n	8001540 <CAT25512_SendByte+0x4>
	SPI_I2S_SendData(SPI3, mData);
 800154c:	4621      	mov	r1, r4
 800154e:	4806      	ldr	r0, [pc, #24]	; (8001568 <CAT25512_SendByte+0x2c>)
 8001550:	f7ff ff37 	bl	80013c2 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_RXNE));
 8001554:	2101      	movs	r1, #1
 8001556:	4804      	ldr	r0, [pc, #16]	; (8001568 <CAT25512_SendByte+0x2c>)
 8001558:	f7ff ff35 	bl	80013c6 <SPI_I2S_GetFlagStatus>
 800155c:	2800      	cmp	r0, #0
 800155e:	d0f9      	beq.n	8001554 <CAT25512_SendByte+0x18>
	SPI_I2S_ReceiveData(SPI3);
 8001560:	4801      	ldr	r0, [pc, #4]	; (8001568 <CAT25512_SendByte+0x2c>)
 8001562:	f7ff ff2c 	bl	80013be <SPI_I2S_ReceiveData>
};
 8001566:	bd10      	pop	{r4, pc}
 8001568:	40003c00 	.word	0x40003c00

0800156c <CAT25512_RecieveData>:

/*
Receive one byte from eeprom via SPI
*/
unsigned short int CAT25512_RecieveData(void)
{
 800156c:	b508      	push	{r3, lr}
	while(!SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE)){}; 
 800156e:	2102      	movs	r1, #2
 8001570:	4809      	ldr	r0, [pc, #36]	; (8001598 <CAT25512_RecieveData+0x2c>)
 8001572:	f7ff ff28 	bl	80013c6 <SPI_I2S_GetFlagStatus>
 8001576:	2800      	cmp	r0, #0
 8001578:	d0f9      	beq.n	800156e <CAT25512_RecieveData+0x2>
	SPI_I2S_SendData(SPI3, 0x00); 
 800157a:	2100      	movs	r1, #0
 800157c:	4806      	ldr	r0, [pc, #24]	; (8001598 <CAT25512_RecieveData+0x2c>)
 800157e:	f7ff ff20 	bl	80013c2 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_RXNE)){};
 8001582:	2101      	movs	r1, #1
 8001584:	4804      	ldr	r0, [pc, #16]	; (8001598 <CAT25512_RecieveData+0x2c>)
 8001586:	f7ff ff1e 	bl	80013c6 <SPI_I2S_GetFlagStatus>
 800158a:	2800      	cmp	r0, #0
 800158c:	d0f9      	beq.n	8001582 <CAT25512_RecieveData+0x16>
	return SPI_ReceiveData(SPI3);
 800158e:	4802      	ldr	r0, [pc, #8]	; (8001598 <CAT25512_RecieveData+0x2c>)
 8001590:	f7ff ff15 	bl	80013be <SPI_I2S_ReceiveData>
};
 8001594:	bd08      	pop	{r3, pc}
 8001596:	bf00      	nop
 8001598:	40003c00 	.word	0x40003c00

0800159c <CAT25512_init>:

/*
Initialization of CAT25512 eeprom
*/
void CAT25512_init(void)
{
 800159c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80015a0:	b089      	sub	sp, #36	; 0x24
	/* SPI2 setting up*/	
	GPIO_InitTypeDef mGPIO_InitStructure;
	SPI_InitTypeDef mSPI;
		
	/*GPIO Init*/
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80015a2:	2101      	movs	r1, #1
 80015a4:	2004      	movs	r0, #4
 80015a6:	f7ff fe13 	bl	80011d0 <RCC_AHB1PeriphClockCmd>
	
	GPIO_StructInit(&mGPIO_InitStructure);
 80015aa:	a806      	add	r0, sp, #24
 80015ac:	f7ff fd89 	bl	80010c2 <GPIO_StructInit>
	mGPIO_InitStructure.GPIO_Pin 		= GPIO_Pin_10|GPIO_Pin_11|GPIO_Pin_12;
 80015b0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80015b4:	9306      	str	r3, [sp, #24]
	mGPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_AF;
 80015b6:	2702      	movs	r7, #2
 80015b8:	f88d 701c 	strb.w	r7, [sp, #28]
	mGPIO_InitStructure.GPIO_OType	= GPIO_OType_PP;
 80015bc:	2500      	movs	r5, #0
 80015be:	f88d 501e 	strb.w	r5, [sp, #30]
	mGPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_UP;
 80015c2:	2401      	movs	r4, #1
 80015c4:	f88d 401f 	strb.w	r4, [sp, #31]
	mGPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 80015c8:	f88d 701d 	strb.w	r7, [sp, #29]
	GPIO_Init(GPIOC, &mGPIO_InitStructure);
 80015cc:	4e32      	ldr	r6, [pc, #200]	; (8001698 <CAT25512_init+0xfc>)
 80015ce:	a906      	add	r1, sp, #24
 80015d0:	4630      	mov	r0, r6
 80015d2:	f7ff fd31 	bl	8001038 <GPIO_Init>
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80015d6:	4621      	mov	r1, r4
 80015d8:	2008      	movs	r0, #8
 80015da:	f7ff fdf9 	bl	80011d0 <RCC_AHB1PeriphClockCmd>
	GPIO_StructInit(&mGPIO_InitStructure);
 80015de:	a806      	add	r0, sp, #24
 80015e0:	f7ff fd6f 	bl	80010c2 <GPIO_StructInit>
	mGPIO_InitStructure.GPIO_Pin 		= GPIO_Pin_2;
 80015e4:	f04f 0904 	mov.w	r9, #4
 80015e8:	f8cd 9018 	str.w	r9, [sp, #24]
	mGPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_OUT;
 80015ec:	f88d 401c 	strb.w	r4, [sp, #28]
	mGPIO_InitStructure.GPIO_OType	= GPIO_OType_PP;
 80015f0:	f88d 501e 	strb.w	r5, [sp, #30]
	mGPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_UP;
 80015f4:	f88d 401f 	strb.w	r4, [sp, #31]
	mGPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_100MHz;
 80015f8:	2303      	movs	r3, #3
 80015fa:	f88d 301d 	strb.w	r3, [sp, #29]
	GPIO_Init(GPIOD, &mGPIO_InitStructure);
 80015fe:	f8df 809c 	ldr.w	r8, [pc, #156]	; 800169c <CAT25512_init+0x100>
 8001602:	a906      	add	r1, sp, #24
 8001604:	4640      	mov	r0, r8
 8001606:	f7ff fd17 	bl	8001038 <GPIO_Init>
	
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource10, GPIO_AF_SPI3);
 800160a:	2206      	movs	r2, #6
 800160c:	210a      	movs	r1, #10
 800160e:	4630      	mov	r0, r6
 8001610:	f7ff fd6b 	bl	80010ea <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource11, GPIO_AF_SPI3);
 8001614:	2206      	movs	r2, #6
 8001616:	210b      	movs	r1, #11
 8001618:	4630      	mov	r0, r6
 800161a:	f7ff fd66 	bl	80010ea <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource12, GPIO_AF_SPI3);	
 800161e:	2206      	movs	r2, #6
 8001620:	210c      	movs	r1, #12
 8001622:	4630      	mov	r0, r6
 8001624:	f7ff fd61 	bl	80010ea <GPIO_PinAFConfig>
		
	CAT25512_CS_CLEAR;
 8001628:	4649      	mov	r1, r9
 800162a:	4640      	mov	r0, r8
 800162c:	f7ff fd59 	bl	80010e2 <GPIO_SetBits>
	
	/*SPI init*/
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI3, ENABLE);
 8001630:	4621      	mov	r1, r4
 8001632:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001636:	f7ff fdd9 	bl	80011ec <RCC_APB1PeriphClockCmd>
	SPI_I2S_DeInit(SPI3);
 800163a:	f5a6 36e6 	sub.w	r6, r6, #117760	; 0x1cc00
 800163e:	4630      	mov	r0, r6
 8001640:	f7ff fe0c 	bl	800125c <SPI_I2S_DeInit>
	SPI_StructInit(&mSPI);
 8001644:	eb0d 0009 	add.w	r0, sp, r9
 8001648:	f7ff fe90 	bl	800136c <SPI_StructInit>
	
	mSPI.SPI_Direction 					= SPI_Direction_2Lines_FullDuplex;
 800164c:	f8ad 5004 	strh.w	r5, [sp, #4]
	mSPI.SPI_BaudRatePrescaler 	= SPI_BaudRatePrescaler_8;
 8001650:	2310      	movs	r3, #16
 8001652:	f8ad 3010 	strh.w	r3, [sp, #16]
	mSPI.SPI_Mode 							= SPI_Mode_Master;
 8001656:	f44f 7382 	mov.w	r3, #260	; 0x104
 800165a:	f8ad 3006 	strh.w	r3, [sp, #6]
	mSPI.SPI_DataSize 					= SPI_DataSize_8b;
 800165e:	f8ad 5008 	strh.w	r5, [sp, #8]
	mSPI.SPI_CPOL 							= SPI_CPOL_High;
 8001662:	f8ad 700a 	strh.w	r7, [sp, #10]
	mSPI.SPI_CPHA 							= SPI_CPHA_2Edge;
 8001666:	f8ad 400c 	strh.w	r4, [sp, #12]
	mSPI.SPI_FirstBit 					= SPI_FirstBit_MSB;	
 800166a:	f8ad 5012 	strh.w	r5, [sp, #18]
	mSPI.SPI_NSS 								= SPI_NSS_Soft;
 800166e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001672:	f8ad 300e 	strh.w	r3, [sp, #14]
	
	SPI_Init(SPI3, &mSPI);
 8001676:	eb0d 0109 	add.w	r1, sp, r9
 800167a:	4630      	mov	r0, r6
 800167c:	f7ff fe50 	bl	8001320 <SPI_Init>
	SPI_Cmd(SPI3, ENABLE);
 8001680:	4621      	mov	r1, r4
 8001682:	4630      	mov	r0, r6
 8001684:	f7ff fe7e 	bl	8001384 <SPI_Cmd>
	SPI_NSSInternalSoftwareConfig(SPI3, SPI_NSSInternalSoft_Set);
 8001688:	f44f 7180 	mov.w	r1, #256	; 0x100
 800168c:	4630      	mov	r0, r6
 800168e:	f7ff fe86 	bl	800139e <SPI_NSSInternalSoftwareConfig>
};
 8001692:	b009      	add	sp, #36	; 0x24
 8001694:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001698:	40020800 	.word	0x40020800
 800169c:	40020c00 	.word	0x40020c00

080016a0 <CAT25512_ReadStatusRegister>:

/*Returns the contents of eeprom status register*/
unsigned char CAT25512_ReadStatusRegister()
{
 80016a0:	b538      	push	{r3, r4, r5, lr}
	unsigned char mData = 0;
	CAT25512_CS_SET;
 80016a2:	4c0b      	ldr	r4, [pc, #44]	; (80016d0 <CAT25512_ReadStatusRegister+0x30>)
 80016a4:	2104      	movs	r1, #4
 80016a6:	4620      	mov	r0, r4
 80016a8:	f7ff fd1d 	bl	80010e6 <GPIO_ResetBits>
	CAT25512_SendByte( INTSRUCTION_RDSR );
 80016ac:	2005      	movs	r0, #5
 80016ae:	f7ff ff45 	bl	800153c <CAT25512_SendByte>
	delay_ns(2);
 80016b2:	2002      	movs	r0, #2
 80016b4:	f004 fe20 	bl	80062f8 <delay_ns>
	mData = CAT25512_RecieveData();
 80016b8:	f7ff ff58 	bl	800156c <CAT25512_RecieveData>
 80016bc:	b2c5      	uxtb	r5, r0
	delay_ns(200);
 80016be:	20c8      	movs	r0, #200	; 0xc8
 80016c0:	f004 fe1a 	bl	80062f8 <delay_ns>
	CAT25512_CS_CLEAR;
 80016c4:	2104      	movs	r1, #4
 80016c6:	4620      	mov	r0, r4
 80016c8:	f7ff fd0b 	bl	80010e2 <GPIO_SetBits>
	return mData;
};
 80016cc:	4628      	mov	r0, r5
 80016ce:	bd38      	pop	{r3, r4, r5, pc}
 80016d0:	40020c00 	.word	0x40020c00

080016d4 <CAT25512_WREN>:
	CAT25512_CS_CLEAR;
};

/*Write enable command*/
void CAT25512_WREN(void)
{
 80016d4:	b510      	push	{r4, lr}
	CAT25512_CS_SET;
 80016d6:	4c08      	ldr	r4, [pc, #32]	; (80016f8 <CAT25512_WREN+0x24>)
 80016d8:	2104      	movs	r1, #4
 80016da:	4620      	mov	r0, r4
 80016dc:	f7ff fd03 	bl	80010e6 <GPIO_ResetBits>
	CAT25512_SendByte(INTSRUCTION_WREN);
 80016e0:	2006      	movs	r0, #6
 80016e2:	f7ff ff2b 	bl	800153c <CAT25512_SendByte>
	delay_ns(200);
 80016e6:	20c8      	movs	r0, #200	; 0xc8
 80016e8:	f004 fe06 	bl	80062f8 <delay_ns>
	CAT25512_CS_CLEAR;
 80016ec:	2104      	movs	r1, #4
 80016ee:	4620      	mov	r0, r4
 80016f0:	f7ff fcf7 	bl	80010e2 <GPIO_SetBits>
};
 80016f4:	bd10      	pop	{r4, pc}
 80016f6:	bf00      	nop
 80016f8:	40020c00 	.word	0x40020c00

080016fc <CAT25512_write_block>:
	return Data;
};

/*Writes the Length bytes of Data started from certain Address*/
void CAT25512_write_block(unsigned short int Address, unsigned char *Data, unsigned short int length)
{
 80016fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001700:	4607      	mov	r7, r0
 8001702:	460e      	mov	r6, r1
 8001704:	4615      	mov	r5, r2
	unsigned short int totalcnt=0;
	
	CAT25512_WREN();
 8001706:	f7ff ffe5 	bl	80016d4 <CAT25512_WREN>
	
	CAT25512_CS_SET;
 800170a:	2104      	movs	r1, #4
 800170c:	482c      	ldr	r0, [pc, #176]	; (80017c0 <CAT25512_write_block+0xc4>)
 800170e:	f7ff fcea 	bl	80010e6 <GPIO_ResetBits>
	CAT25512_SendByte(INTSRUCTION_WRITE);
 8001712:	2002      	movs	r0, #2
 8001714:	f7ff ff12 	bl	800153c <CAT25512_SendByte>
	CAT25512_SendByte((Address&0xFF00)>>8);
 8001718:	0a38      	lsrs	r0, r7, #8
 800171a:	f7ff ff0f 	bl	800153c <CAT25512_SendByte>
	CAT25512_SendByte((Address&0x00FF));
 800171e:	fa5f f887 	uxtb.w	r8, r7
 8001722:	4640      	mov	r0, r8
 8001724:	f7ff ff0a 	bl	800153c <CAT25512_SendByte>
	unsigned short int totalcnt=0;
 8001728:	2400      	movs	r4, #0
	
	while(totalcnt<length) {
 800172a:	e022      	b.n	8001772 <CAT25512_write_block+0x76>
			CAT25512_CS_CLEAR;
			
			//read status register
			delay_ms(1);
			while ((CAT25512_ReadStatusRegister() & (SR_RDY) ) != 0) {
				delay_ms(1);
 800172c:	2001      	movs	r0, #1
 800172e:	f004 f81b 	bl	8005768 <delay_ms>
			while ((CAT25512_ReadStatusRegister() & (SR_RDY) ) != 0) {
 8001732:	f7ff ffb5 	bl	80016a0 <CAT25512_ReadStatusRegister>
 8001736:	f010 0f01 	tst.w	r0, #1
 800173a:	d1f7      	bne.n	800172c <CAT25512_write_block+0x30>
			};
			
			delay_ms(1);	
 800173c:	2001      	movs	r0, #1
 800173e:	f004 f813 	bl	8005768 <delay_ms>

			CAT25512_WREN();			
 8001742:	f7ff ffc7 	bl	80016d4 <CAT25512_WREN>
			
			CAT25512_CS_SET;
 8001746:	2104      	movs	r1, #4
 8001748:	481d      	ldr	r0, [pc, #116]	; (80017c0 <CAT25512_write_block+0xc4>)
 800174a:	f7ff fccc 	bl	80010e6 <GPIO_ResetBits>
			CAT25512_SendByte(INTSRUCTION_WRITE);
 800174e:	2002      	movs	r0, #2
 8001750:	f7ff fef4 	bl	800153c <CAT25512_SendByte>
			CAT25512_SendByte(((Address+totalcnt)&0xFF00)>>8);
 8001754:	19e0      	adds	r0, r4, r7
 8001756:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800175a:	f7ff feef 	bl	800153c <CAT25512_SendByte>
			CAT25512_SendByte(((Address+totalcnt)&0x00FF));			
 800175e:	fa58 f084 	uxtab	r0, r8, r4
 8001762:	b2c0      	uxtb	r0, r0
 8001764:	f7ff feea 	bl	800153c <CAT25512_SendByte>
		};
		
		CAT25512_SendByte(Data[totalcnt]);	
 8001768:	5d30      	ldrb	r0, [r6, r4]
 800176a:	f7ff fee7 	bl	800153c <CAT25512_SendByte>
		
		totalcnt++;
 800176e:	3401      	adds	r4, #1
 8001770:	b2a4      	uxth	r4, r4
	while(totalcnt<length) {
 8001772:	42ac      	cmp	r4, r5
 8001774:	d20f      	bcs.n	8001796 <CAT25512_write_block+0x9a>
		if ( (((/*Address+*/totalcnt)&0x007F) == 0) && (totalcnt != 0) ) {
 8001776:	f014 0f7f 	tst.w	r4, #127	; 0x7f
 800177a:	d1f5      	bne.n	8001768 <CAT25512_write_block+0x6c>
 800177c:	2c00      	cmp	r4, #0
 800177e:	d0f3      	beq.n	8001768 <CAT25512_write_block+0x6c>
			delay_ns(200);
 8001780:	20c8      	movs	r0, #200	; 0xc8
 8001782:	f004 fdb9 	bl	80062f8 <delay_ns>
			CAT25512_CS_CLEAR;
 8001786:	2104      	movs	r1, #4
 8001788:	480d      	ldr	r0, [pc, #52]	; (80017c0 <CAT25512_write_block+0xc4>)
 800178a:	f7ff fcaa 	bl	80010e2 <GPIO_SetBits>
			delay_ms(1);
 800178e:	2001      	movs	r0, #1
 8001790:	f003 ffea 	bl	8005768 <delay_ms>
			while ((CAT25512_ReadStatusRegister() & (SR_RDY) ) != 0) {
 8001794:	e7cd      	b.n	8001732 <CAT25512_write_block+0x36>
	};
	
	delay_ns(200);
 8001796:	20c8      	movs	r0, #200	; 0xc8
 8001798:	f004 fdae 	bl	80062f8 <delay_ns>
	CAT25512_CS_CLEAR;
 800179c:	2104      	movs	r1, #4
 800179e:	4808      	ldr	r0, [pc, #32]	; (80017c0 <CAT25512_write_block+0xc4>)
 80017a0:	f7ff fc9f 	bl	80010e2 <GPIO_SetBits>
	
	delay_ms(1);
 80017a4:	2001      	movs	r0, #1
 80017a6:	f003 ffdf 	bl	8005768 <delay_ms>
	while ((CAT25512_ReadStatusRegister() & (SR_RDY) ) != 0) {
 80017aa:	f7ff ff79 	bl	80016a0 <CAT25512_ReadStatusRegister>
 80017ae:	f010 0f01 	tst.w	r0, #1
 80017b2:	d003      	beq.n	80017bc <CAT25512_write_block+0xc0>
		delay_ms(1);
 80017b4:	2001      	movs	r0, #1
 80017b6:	f003 ffd7 	bl	8005768 <delay_ms>
 80017ba:	e7f6      	b.n	80017aa <CAT25512_write_block+0xae>
	};
};
 80017bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80017c0:	40020c00 	.word	0x40020c00

080017c4 <CAT25512_read_block>:

/*Reads the Length bytes of Data started from certain Address*/
void CAT25512_read_block(unsigned short int Address, unsigned char *Data, unsigned short int length)
{
 80017c4:	b570      	push	{r4, r5, r6, lr}
 80017c6:	4604      	mov	r4, r0
 80017c8:	460e      	mov	r6, r1
 80017ca:	4615      	mov	r5, r2
	unsigned short int cnt=0, totalcnt=0;
	
	CAT25512_CS_SET;
 80017cc:	2104      	movs	r1, #4
 80017ce:	480e      	ldr	r0, [pc, #56]	; (8001808 <CAT25512_read_block+0x44>)
 80017d0:	f7ff fc89 	bl	80010e6 <GPIO_ResetBits>
	CAT25512_SendByte(INTSRUCTION_READ);
 80017d4:	2003      	movs	r0, #3
 80017d6:	f7ff feb1 	bl	800153c <CAT25512_SendByte>
	CAT25512_SendByte((Address&0xFF00)>>8);
 80017da:	0a20      	lsrs	r0, r4, #8
 80017dc:	f7ff feae 	bl	800153c <CAT25512_SendByte>
	CAT25512_SendByte((Address&0x00FF));
 80017e0:	b2e0      	uxtb	r0, r4
 80017e2:	f7ff feab 	bl	800153c <CAT25512_SendByte>
	unsigned short int cnt=0, totalcnt=0;
 80017e6:	2400      	movs	r4, #0
	while(totalcnt<length) {
 80017e8:	e004      	b.n	80017f4 <CAT25512_read_block+0x30>
			CAT25512_SendByte(INTSRUCTION_READ);
			CAT25512_SendByte(((Address+totalcnt)&0xFF00)>>8);
			CAT25512_SendByte(((Address+totalcnt)&0x00FF));	
		};*/
		
		Data[totalcnt] = CAT25512_RecieveData();
 80017ea:	f7ff febf 	bl	800156c <CAT25512_RecieveData>
 80017ee:	5530      	strb	r0, [r6, r4]
		totalcnt++;
 80017f0:	3401      	adds	r4, #1
 80017f2:	b2a4      	uxth	r4, r4
	while(totalcnt<length) {
 80017f4:	42ac      	cmp	r4, r5
 80017f6:	d3f8      	bcc.n	80017ea <CAT25512_read_block+0x26>
		cnt++;
	}
	
	delay_ns(200);
 80017f8:	20c8      	movs	r0, #200	; 0xc8
 80017fa:	f004 fd7d 	bl	80062f8 <delay_ns>
	CAT25512_CS_CLEAR;
 80017fe:	2104      	movs	r1, #4
 8001800:	4801      	ldr	r0, [pc, #4]	; (8001808 <CAT25512_read_block+0x44>)
 8001802:	f7ff fc6e 	bl	80010e2 <GPIO_SetBits>
	
};
 8001806:	bd70      	pop	{r4, r5, r6, pc}
 8001808:	40020c00 	.word	0x40020c00

0800180c <init_HC165>:

#define _BV(x)  (1<<x);

///Setting up PORTs IO
void init_HC165(void)
{
 800180c:	b570      	push	{r4, r5, r6, lr}
 800180e:	b084      	sub	sp, #16
	
	/* init pins struct*/
	GPIO_InitTypeDef mGPIO_InitStructure;
	GPIO_InitTypeDef mGPIO_InitStructure2;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001810:	2101      	movs	r1, #1
 8001812:	2004      	movs	r0, #4
 8001814:	f7ff fcdc 	bl	80011d0 <RCC_AHB1PeriphClockCmd>
	
	memset(&mGPIO_InitStructure, 0, sizeof(mGPIO_InitStructure));
 8001818:	2600      	movs	r6, #0
 800181a:	f8ad 600e 	strh.w	r6, [sp, #14]
	mGPIO_InitStructure.GPIO_Pin 		= SW_CP|SW_PL|SW_CE;
 800181e:	230e      	movs	r3, #14
 8001820:	9302      	str	r3, [sp, #8]
	mGPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_OUT;
 8001822:	2501      	movs	r5, #1
 8001824:	f88d 500c 	strb.w	r5, [sp, #12]
	mGPIO_InitStructure.GPIO_OType 	= GPIO_OType_PP;
	mGPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_NOPULL;
	mGPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_100MHz;
 8001828:	2303      	movs	r3, #3
 800182a:	f88d 300d 	strb.w	r3, [sp, #13]
	
	GPIO_Init(GPIOC, &mGPIO_InitStructure);
 800182e:	4c0c      	ldr	r4, [pc, #48]	; (8001860 <init_HC165+0x54>)
 8001830:	a902      	add	r1, sp, #8
 8001832:	4620      	mov	r0, r4
 8001834:	f7ff fc00 	bl	8001038 <GPIO_Init>
	
	memset(&mGPIO_InitStructure2, 0, sizeof(mGPIO_InitStructure2));
 8001838:	9601      	str	r6, [sp, #4]
	mGPIO_InitStructure2.GPIO_Pin 		= SW_DAT;
 800183a:	9500      	str	r5, [sp, #0]
	mGPIO_InitStructure2.GPIO_Mode 		= GPIO_Mode_IN;

	GPIO_Init(GPIOC, &mGPIO_InitStructure2);
 800183c:	4669      	mov	r1, sp
 800183e:	4620      	mov	r0, r4
 8001840:	f7ff fbfa 	bl	8001038 <GPIO_Init>
	
	SS_HIGH;
 8001844:	2108      	movs	r1, #8
 8001846:	4620      	mov	r0, r4
 8001848:	f7ff fc4b 	bl	80010e2 <GPIO_SetBits>
	CE_LOW;
 800184c:	2104      	movs	r1, #4
 800184e:	4620      	mov	r0, r4
 8001850:	f7ff fc49 	bl	80010e6 <GPIO_ResetBits>
	CLK_LOW;
 8001854:	2102      	movs	r1, #2
 8001856:	4620      	mov	r0, r4
 8001858:	f7ff fc45 	bl	80010e6 <GPIO_ResetBits>
}
 800185c:	b004      	add	sp, #16
 800185e:	bd70      	pop	{r4, r5, r6, pc}
 8001860:	40020800 	.word	0x40020800

08001864 <HC165_LatchUp>:

//Close latch and load data to internal registers 165
void HC165_LatchUp(void)
{
 8001864:	b510      	push	{r4, lr}
	CE_LOW;
 8001866:	4c0a      	ldr	r4, [pc, #40]	; (8001890 <HC165_LatchUp+0x2c>)
 8001868:	2104      	movs	r1, #4
 800186a:	4620      	mov	r0, r4
 800186c:	f7ff fc3b 	bl	80010e6 <GPIO_ResetBits>
	CLK_LOW;
 8001870:	2102      	movs	r1, #2
 8001872:	4620      	mov	r0, r4
 8001874:	f7ff fc37 	bl	80010e6 <GPIO_ResetBits>

	SS_LOW;
 8001878:	2108      	movs	r1, #8
 800187a:	4620      	mov	r0, r4
 800187c:	f7ff fc33 	bl	80010e6 <GPIO_ResetBits>
	delay_us(1);
 8001880:	2001      	movs	r0, #1
 8001882:	f004 fab9 	bl	8005df8 <delay_us>
	SS_HIGH;	
 8001886:	2108      	movs	r1, #8
 8001888:	4620      	mov	r0, r4
 800188a:	f7ff fc2a 	bl	80010e2 <GPIO_SetBits>
}
 800188e:	bd10      	pop	{r4, pc}
 8001890:	40020800 	.word	0x40020800

08001894 <HC165_GetByte>:


unsigned char HC165_GetByte(void)
{
 8001894:	b570      	push	{r4, r5, r6, lr}
	unsigned char data = 0x00, cnt = 0;	

	if (  GPIO_ReadInputDataBit(GPIOC, SW_DAT) == 1 ) {
 8001896:	2101      	movs	r1, #1
 8001898:	4818      	ldr	r0, [pc, #96]	; (80018fc <HC165_GetByte+0x68>)
 800189a:	f7ff fc1b 	bl	80010d4 <GPIO_ReadInputDataBit>
 800189e:	2801      	cmp	r0, #1
 80018a0:	d006      	beq.n	80018b0 <HC165_GetByte+0x1c>
	unsigned char data = 0x00, cnt = 0;	
 80018a2:	2500      	movs	r5, #0
		data = data | (0x01);
	};

	CLK_HIGH;	
 80018a4:	2102      	movs	r1, #2
 80018a6:	4815      	ldr	r0, [pc, #84]	; (80018fc <HC165_GetByte+0x68>)
 80018a8:	f7ff fc1b 	bl	80010e2 <GPIO_SetBits>

	for(cnt=0; cnt<7;cnt++)
 80018ac:	2400      	movs	r4, #0
 80018ae:	e00a      	b.n	80018c6 <HC165_GetByte+0x32>
		data = data | (0x01);
 80018b0:	2501      	movs	r5, #1
 80018b2:	e7f7      	b.n	80018a4 <HC165_GetByte+0x10>

		data = data << 1;		
		if (  GPIO_ReadInputDataBit(GPIOC, SW_DAT) == 1 ) {
			data = data | (0x01);
		};
		CLK_HIGH;		
 80018b4:	2102      	movs	r1, #2
 80018b6:	4811      	ldr	r0, [pc, #68]	; (80018fc <HC165_GetByte+0x68>)
 80018b8:	f7ff fc13 	bl	80010e2 <GPIO_SetBits>
		delay_us(1);		
 80018bc:	2001      	movs	r0, #1
 80018be:	f004 fa9b 	bl	8005df8 <delay_us>
	for(cnt=0; cnt<7;cnt++)
 80018c2:	3401      	adds	r4, #1
 80018c4:	b2e4      	uxtb	r4, r4
 80018c6:	2c06      	cmp	r4, #6
 80018c8:	d812      	bhi.n	80018f0 <HC165_GetByte+0x5c>
		CLK_LOW;
 80018ca:	4e0c      	ldr	r6, [pc, #48]	; (80018fc <HC165_GetByte+0x68>)
 80018cc:	2102      	movs	r1, #2
 80018ce:	4630      	mov	r0, r6
 80018d0:	f7ff fc09 	bl	80010e6 <GPIO_ResetBits>
		delay_us(1);
 80018d4:	2001      	movs	r0, #1
 80018d6:	f004 fa8f 	bl	8005df8 <delay_us>
		data = data << 1;		
 80018da:	006d      	lsls	r5, r5, #1
 80018dc:	b2ed      	uxtb	r5, r5
		if (  GPIO_ReadInputDataBit(GPIOC, SW_DAT) == 1 ) {
 80018de:	2101      	movs	r1, #1
 80018e0:	4630      	mov	r0, r6
 80018e2:	f7ff fbf7 	bl	80010d4 <GPIO_ReadInputDataBit>
 80018e6:	2801      	cmp	r0, #1
 80018e8:	d1e4      	bne.n	80018b4 <HC165_GetByte+0x20>
			data = data | (0x01);
 80018ea:	f045 0501 	orr.w	r5, r5, #1
 80018ee:	e7e1      	b.n	80018b4 <HC165_GetByte+0x20>
	}

	CLK_LOW;
 80018f0:	2102      	movs	r1, #2
 80018f2:	4802      	ldr	r0, [pc, #8]	; (80018fc <HC165_GetByte+0x68>)
 80018f4:	f7ff fbf7 	bl	80010e6 <GPIO_ResetBits>
	return data;
}
 80018f8:	4628      	mov	r0, r5
 80018fa:	bd70      	pop	{r4, r5, r6, pc}
 80018fc:	40020800 	.word	0x40020800

08001900 <HC165_GetDWord>:

unsigned long int HC165_GetDWord(void)
{
 8001900:	b570      	push	{r4, r5, r6, lr}
	unsigned char tmp[4] = {0,0,0,0};
	
	tmp[0] = HC165_GetByte();
 8001902:	f7ff ffc7 	bl	8001894 <HC165_GetByte>
 8001906:	4605      	mov	r5, r0
	tmp[1] = HC165_GetByte();
 8001908:	f7ff ffc4 	bl	8001894 <HC165_GetByte>
 800190c:	4606      	mov	r6, r0
	tmp[2] = HC165_GetByte();
 800190e:	f7ff ffc1 	bl	8001894 <HC165_GetByte>
 8001912:	4604      	mov	r4, r0
	tmp[3] = HC165_GetByte();
 8001914:	f7ff ffbe 	bl	8001894 <HC165_GetByte>

	return (unsigned long int) ((((unsigned long int) (tmp[3]))<<24)|(((unsigned long int) (tmp[2]))<<16)|((unsigned long int) (tmp[1])<<8)|(unsigned long int) (tmp[0]));
 8001918:	0424      	lsls	r4, r4, #16
 800191a:	ea44 6000 	orr.w	r0, r4, r0, lsl #24
 800191e:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
}
 8001922:	4328      	orrs	r0, r5
 8001924:	bd70      	pop	{r4, r5, r6, pc}

08001926 <HC165_GetDWord1>:

unsigned long int HC165_GetDWord1(void)
{
 8001926:	b538      	push	{r3, r4, r5, lr}
	unsigned char tmp[4] = {0,0,0,0};

	tmp[0] = HC165_GetByte();
 8001928:	f7ff ffb4 	bl	8001894 <HC165_GetByte>
 800192c:	4605      	mov	r5, r0
	tmp[1] = HC165_GetByte();
 800192e:	f7ff ffb1 	bl	8001894 <HC165_GetByte>
 8001932:	4604      	mov	r4, r0
	tmp[2] = HC165_GetByte();
 8001934:	f7ff ffae 	bl	8001894 <HC165_GetByte>

	return (unsigned long int) ((((unsigned long int) (tmp[3]))<<24)|(((unsigned long int) (tmp[2]))<<16)|((unsigned long int) (tmp[1])<<8)|(unsigned long int) (tmp[0]));
 8001938:	0224      	lsls	r4, r4, #8
 800193a:	ea44 4000 	orr.w	r0, r4, r0, lsl #16
}
 800193e:	4328      	orrs	r0, r5
 8001940:	bd38      	pop	{r3, r4, r5, pc}
	...

08001944 <GetButton>:

//Get buttons state
unsigned long long int GetButton(void)
{
 8001944:	b570      	push	{r4, r5, r6, lr}
	unsigned long int keys_state_1, keys_state_2;
	
	CE_LOW;
 8001946:	4c0c      	ldr	r4, [pc, #48]	; (8001978 <GetButton+0x34>)
 8001948:	2104      	movs	r1, #4
 800194a:	4620      	mov	r0, r4
 800194c:	f7ff fbcb 	bl	80010e6 <GPIO_ResetBits>
	delay_us(10);
 8001950:	200a      	movs	r0, #10
 8001952:	f004 fa51 	bl	8005df8 <delay_us>
	HC165_LatchUp();
 8001956:	f7ff ff85 	bl	8001864 <HC165_LatchUp>
	keys_state_1 = HC165_GetDWord();
 800195a:	f7ff ffd1 	bl	8001900 <HC165_GetDWord>
 800195e:	4605      	mov	r5, r0
	keys_state_2 = HC165_GetDWord1();
 8001960:	f7ff ffe1 	bl	8001926 <HC165_GetDWord1>
 8001964:	4606      	mov	r6, r0
	CE_HIGH;
 8001966:	2104      	movs	r1, #4
 8001968:	4620      	mov	r0, r4
 800196a:	f7ff fbba 	bl	80010e2 <GPIO_SetBits>

	return (unsigned long long int) ( ((unsigned long long int) (keys_state_1)) |  ( ((unsigned long long int) keys_state_2)<<32) );
 800196e:	2300      	movs	r3, #0
}
 8001970:	ea43 0005 	orr.w	r0, r3, r5
 8001974:	4631      	mov	r1, r6
 8001976:	bd70      	pop	{r4, r5, r6, pc}
 8001978:	40020800 	.word	0x40020800

0800197c <SendData>:
#include <stm32f4xx_gpio.h>

#include "MAX5135.h"

void SendData(unsigned char mData)
{
 800197c:	b510      	push	{r4, lr}
 800197e:	4604      	mov	r4, r0
	while(!SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE)); 
 8001980:	2102      	movs	r1, #2
 8001982:	4809      	ldr	r0, [pc, #36]	; (80019a8 <SendData+0x2c>)
 8001984:	f7ff fd1f 	bl	80013c6 <SPI_I2S_GetFlagStatus>
 8001988:	2800      	cmp	r0, #0
 800198a:	d0f9      	beq.n	8001980 <SendData+0x4>
	SPI_I2S_SendData(SPI2, mData);
 800198c:	4621      	mov	r1, r4
 800198e:	4806      	ldr	r0, [pc, #24]	; (80019a8 <SendData+0x2c>)
 8001990:	f7ff fd17 	bl	80013c2 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE));
 8001994:	2101      	movs	r1, #1
 8001996:	4804      	ldr	r0, [pc, #16]	; (80019a8 <SendData+0x2c>)
 8001998:	f7ff fd15 	bl	80013c6 <SPI_I2S_GetFlagStatus>
 800199c:	2800      	cmp	r0, #0
 800199e:	d0f9      	beq.n	8001994 <SendData+0x18>
	SPI_I2S_ReceiveData(SPI2);
 80019a0:	4801      	ldr	r0, [pc, #4]	; (80019a8 <SendData+0x2c>)
 80019a2:	f7ff fd0c 	bl	80013be <SPI_I2S_ReceiveData>
	;
};
 80019a6:	bd10      	pop	{r4, pc}
 80019a8:	40003800 	.word	0x40003800

080019ac <MAX5135_SendPack>:

void MAX5135_SendPack(unsigned char _data1, unsigned char _data2)
{
 80019ac:	b570      	push	{r4, r5, r6, lr}
 80019ae:	4606      	mov	r6, r0
 80019b0:	460d      	mov	r5, r1
	GPIO_ResetBits(GPIOB, GPIO_Pin_12);
 80019b2:	4c09      	ldr	r4, [pc, #36]	; (80019d8 <MAX5135_SendPack+0x2c>)
 80019b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019b8:	4620      	mov	r0, r4
 80019ba:	f7ff fb94 	bl	80010e6 <GPIO_ResetBits>
	
	SendData(_data1);
 80019be:	4630      	mov	r0, r6
 80019c0:	f7ff ffdc 	bl	800197c <SendData>
	SendData(_data2);
 80019c4:	4628      	mov	r0, r5
 80019c6:	f7ff ffd9 	bl	800197c <SendData>
	
	;	
	//delay_us(1);
	
	GPIO_SetBits(GPIOB, GPIO_Pin_12);
 80019ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019ce:	4620      	mov	r0, r4
 80019d0:	f7ff fb87 	bl	80010e2 <GPIO_SetBits>
}
 80019d4:	bd70      	pop	{r4, r5, r6, pc}
 80019d6:	bf00      	nop
 80019d8:	40020400 	.word	0x40020400

080019dc <MAX5135init>:

void MAX5135init(void)
{
 80019dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019de:	b089      	sub	sp, #36	; 0x24
	/* SPI2 setting up*/
	
	GPIO_InitTypeDef mGPIO_InitStructure;
	SPI_InitTypeDef mSPI;
		
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80019e0:	2101      	movs	r1, #1
 80019e2:	2002      	movs	r0, #2
 80019e4:	f7ff fbf4 	bl	80011d0 <RCC_AHB1PeriphClockCmd>
	
	//GPIO_PinAFConfig(GPIOB, GPIO_PinSource12, GPIO_AF_SPI2);
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource13, GPIO_AF_SPI2);
 80019e8:	4d2f      	ldr	r5, [pc, #188]	; (8001aa8 <MAX5135init+0xcc>)
 80019ea:	2205      	movs	r2, #5
 80019ec:	210d      	movs	r1, #13
 80019ee:	4628      	mov	r0, r5
 80019f0:	f7ff fb7b 	bl	80010ea <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource15, GPIO_AF_SPI2);
 80019f4:	2205      	movs	r2, #5
 80019f6:	210f      	movs	r1, #15
 80019f8:	4628      	mov	r0, r5
 80019fa:	f7ff fb76 	bl	80010ea <GPIO_PinAFConfig>
	
	mGPIO_InitStructure.GPIO_Pin 		= /*GPIO_Pin_12|*/GPIO_Pin_13|GPIO_Pin_15;
 80019fe:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001a02:	9306      	str	r3, [sp, #24]
	mGPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_AF;
 8001a04:	2702      	movs	r7, #2
 8001a06:	f88d 701c 	strb.w	r7, [sp, #28]
	mGPIO_InitStructure.GPIO_OType	= GPIO_OType_PP;
 8001a0a:	2400      	movs	r4, #0
 8001a0c:	f88d 401e 	strb.w	r4, [sp, #30]
	mGPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_NOPULL;
 8001a10:	f88d 401f 	strb.w	r4, [sp, #31]
	mGPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 8001a14:	f88d 701d 	strb.w	r7, [sp, #29]
	GPIO_Init(GPIOB, &mGPIO_InitStructure);
 8001a18:	a906      	add	r1, sp, #24
 8001a1a:	4628      	mov	r0, r5
 8001a1c:	f7ff fb0c 	bl	8001038 <GPIO_Init>
	
	mGPIO_InitStructure.GPIO_Pin 		= GPIO_Pin_12/*|GPIO_Pin_0*/;
 8001a20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a24:	9306      	str	r3, [sp, #24]
	mGPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_OUT;
 8001a26:	2601      	movs	r6, #1
 8001a28:	f88d 601c 	strb.w	r6, [sp, #28]
	mGPIO_InitStructure.GPIO_OType	= GPIO_OType_PP;
 8001a2c:	f88d 401e 	strb.w	r4, [sp, #30]
	mGPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_UP;
 8001a30:	f88d 601f 	strb.w	r6, [sp, #31]
	mGPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 8001a34:	f88d 701d 	strb.w	r7, [sp, #29]
	GPIO_Init(GPIOB, &mGPIO_InitStructure);
 8001a38:	a906      	add	r1, sp, #24
 8001a3a:	4628      	mov	r0, r5
 8001a3c:	f7ff fafc 	bl	8001038 <GPIO_Init>
	
	//GPIO_SetBits(GPIOB, GPIO_Pin_0);
	
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);
 8001a40:	4631      	mov	r1, r6
 8001a42:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001a46:	f7ff fbd1 	bl	80011ec <RCC_APB1PeriphClockCmd>
	
	SPI_I2S_DeInit(SPI2);
 8001a4a:	f5a5 35e6 	sub.w	r5, r5, #117760	; 0x1cc00
 8001a4e:	4628      	mov	r0, r5
 8001a50:	f7ff fc04 	bl	800125c <SPI_I2S_DeInit>
	SPI_StructInit(&mSPI);
 8001a54:	a801      	add	r0, sp, #4
 8001a56:	f7ff fc89 	bl	800136c <SPI_StructInit>
	
	mSPI.SPI_Direction = SPI_Direction_Tx;
 8001a5a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001a5e:	f8ad 3004 	strh.w	r3, [sp, #4]
	mSPI.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8001a62:	f8ad 4010 	strh.w	r4, [sp, #16]
	mSPI.SPI_Mode = SPI_Mode_Master;
 8001a66:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001a6a:	f8ad 3006 	strh.w	r3, [sp, #6]
	mSPI.SPI_DataSize = 8;
 8001a6e:	2308      	movs	r3, #8
 8001a70:	f8ad 3008 	strh.w	r3, [sp, #8]
	mSPI.SPI_CPOL = SPI_CPOL_Low;
 8001a74:	f8ad 400a 	strh.w	r4, [sp, #10]
	mSPI.SPI_CPHA = SPI_CPHA_1Edge;
 8001a78:	f8ad 400c 	strh.w	r4, [sp, #12]
	mSPI.SPI_FirstBit = SPI_FirstBit_MSB;	
 8001a7c:	f8ad 4012 	strh.w	r4, [sp, #18]
	mSPI.SPI_NSS = SPI_NSS_Soft;
 8001a80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a84:	f8ad 300e 	strh.w	r3, [sp, #14]
	
	SPI_Init(SPI2, &mSPI);
 8001a88:	a901      	add	r1, sp, #4
 8001a8a:	4628      	mov	r0, r5
 8001a8c:	f7ff fc48 	bl	8001320 <SPI_Init>
	SPI_Cmd(SPI2, ENABLE);
 8001a90:	4631      	mov	r1, r6
 8001a92:	4628      	mov	r0, r5
 8001a94:	f7ff fc76 	bl	8001384 <SPI_Cmd>
	SPI_NSSInternalSoftwareConfig(SPI2, SPI_NSSInternalSoft_Set);
 8001a98:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a9c:	4628      	mov	r0, r5
 8001a9e:	f7ff fc7e 	bl	800139e <SPI_NSSInternalSoftwareConfig>
	//delay_ms(10);
	////Clr linearity bit
	//MAX5135_SendPack(MAX5135_CMD_LINEARITY, MAX5135_DATA_NONE, MAX5135_DATA_NONE);
	
	//init END
}
 8001aa2:	b009      	add	sp, #36	; 0x24
 8001aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40020400 	.word	0x40020400

08001aac <MAX5135_DAC_send>:


void MAX5135_DAC_send(unsigned char DAC_Ch, unsigned int DAC_val)
{
 8001aac:	b508      	push	{r3, lr}
	uint8_t msb = 0,lsb = 0;
	if(DAC_val > 1023) DAC_val = 1023;
 8001aae:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8001ab2:	d301      	bcc.n	8001ab8 <MAX5135_DAC_send+0xc>
 8001ab4:	f240 31ff 	movw	r1, #1023	; 0x3ff
	
	switch(DAC_Ch)
 8001ab8:	2803      	cmp	r0, #3
 8001aba:	d825      	bhi.n	8001b08 <MAX5135_DAC_send+0x5c>
 8001abc:	e8df f000 	tbb	[pc, r0]
 8001ac0:	1c140c02 	.word	0x1c140c02
	{
		case 0:
		{
			msb = 0x30 | ((DAC_val >> 6) & 0x0F);
 8001ac4:	f3c1 1083 	ubfx	r0, r1, #6, #4
 8001ac8:	f040 0030 	orr.w	r0, r0, #48	; 0x30
			lsb = (DAC_val << 2) & 0xFC;
 8001acc:	b2c9      	uxtb	r1, r1
 8001ace:	0089      	lsls	r1, r1, #2
 8001ad0:	b2c9      	uxtb	r1, r1
			msb = 0xF0 | ((DAC_val >> 6) & 0x0F);
			lsb = (DAC_val << 2) & 0xFC;
			break;
		}
	}
	MAX5135_SendPack(msb, lsb);
 8001ad2:	f7ff ff6b 	bl	80019ac <MAX5135_SendPack>
}
 8001ad6:	bd08      	pop	{r3, pc}
			msb = 0x70 | ((DAC_val >> 6) & 0x0F);
 8001ad8:	f3c1 1083 	ubfx	r0, r1, #6, #4
 8001adc:	f040 0070 	orr.w	r0, r0, #112	; 0x70
			lsb = (DAC_val << 2) & 0xFC;
 8001ae0:	b2c9      	uxtb	r1, r1
 8001ae2:	0089      	lsls	r1, r1, #2
 8001ae4:	b2c9      	uxtb	r1, r1
			break;
 8001ae6:	e7f4      	b.n	8001ad2 <MAX5135_DAC_send+0x26>
			msb = 0xB0 | ((DAC_val >> 6) & 0x0F);
 8001ae8:	f3c1 1083 	ubfx	r0, r1, #6, #4
 8001aec:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
			lsb = (DAC_val << 2) & 0xFC;
 8001af0:	b2c9      	uxtb	r1, r1
 8001af2:	0089      	lsls	r1, r1, #2
 8001af4:	b2c9      	uxtb	r1, r1
			break;
 8001af6:	e7ec      	b.n	8001ad2 <MAX5135_DAC_send+0x26>
			msb = 0xF0 | ((DAC_val >> 6) & 0x0F);
 8001af8:	f3c1 1087 	ubfx	r0, r1, #6, #8
 8001afc:	f040 00f0 	orr.w	r0, r0, #240	; 0xf0
			lsb = (DAC_val << 2) & 0xFC;
 8001b00:	b2c9      	uxtb	r1, r1
 8001b02:	0089      	lsls	r1, r1, #2
 8001b04:	b2c9      	uxtb	r1, r1
			break;
 8001b06:	e7e4      	b.n	8001ad2 <MAX5135_DAC_send+0x26>
	uint8_t msb = 0,lsb = 0;
 8001b08:	2100      	movs	r1, #0
 8001b0a:	4608      	mov	r0, r1
 8001b0c:	e7e1      	b.n	8001ad2 <MAX5135_DAC_send+0x26>
	...

08001b10 <ADC_POTS_selector_init>:
};


//Init GPIOs for ADC channels multiplexers
void ADC_POTS_selector_init(void)
{
 8001b10:	b500      	push	{lr}
 8001b12:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	
	/* Setting up peripherial */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001b14:	2101      	movs	r1, #1
 8001b16:	2004      	movs	r0, #4
 8001b18:	f7ff fb5a 	bl	80011d0 <RCC_AHB1PeriphClockCmd>
	
	memset(&GPIO_InitStructure, 0, sizeof(GPIO_InitStructure));
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	f8ad 3006 	strh.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Pin 	= ADC_PS_SH_PIN|ADC_PS_ST_PIN|ADC_PS_DS_PIN;
 8001b22:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001b26:	9300      	str	r3, [sp, #0]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	f88d 3005 	strb.w	r3, [sp, #5]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_OUT;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	f88d 3004 	strb.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd	= GPIO_PuPd_UP;
 8001b34:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001b38:	4669      	mov	r1, sp
 8001b3a:	4803      	ldr	r0, [pc, #12]	; (8001b48 <ADC_POTS_selector_init+0x38>)
 8001b3c:	f7ff fa7c 	bl	8001038 <GPIO_Init>
}
 8001b40:	b003      	add	sp, #12
 8001b42:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b46:	bf00      	nop
 8001b48:	40020800 	.word	0x40020800

08001b4c <ADC_POTS_selector_SendByte>:
void ADC_POTS_selector_SendByte(unsigned char data)
{
	unsigned char dat, cnt;
	
	dat = data;
	for(cnt=0; cnt<8; cnt++)
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	e00c      	b.n	8001b6a <ADC_POTS_selector_SendByte+0x1e>
	{
		if ((dat & 0x80) > 0) {
			ADC_POTS_SELECTOR_DATA_HIGH;
 8001b50:	4a0d      	ldr	r2, [pc, #52]	; (8001b88 <ADC_POTS_selector_SendByte+0x3c>)
 8001b52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b56:	8311      	strh	r1, [r2, #24]
		} else {
			ADC_POTS_SELECTOR_DATA_LOW;
		}

		ADC_POTS_SELECTOR_SHIFT_LOW;
 8001b58:	4a0b      	ldr	r2, [pc, #44]	; (8001b88 <ADC_POTS_selector_SendByte+0x3c>)
 8001b5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b5e:	8351      	strh	r1, [r2, #26]
 
		ADC_POTS_SELECTOR_SHIFT_HIGH;
 8001b60:	8311      	strh	r1, [r2, #24]
   
		dat = dat << 1;
 8001b62:	0040      	lsls	r0, r0, #1
 8001b64:	b2c0      	uxtb	r0, r0
	for(cnt=0; cnt<8; cnt++)
 8001b66:	3301      	adds	r3, #1
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	2b07      	cmp	r3, #7
 8001b6c:	d807      	bhi.n	8001b7e <ADC_POTS_selector_SendByte+0x32>
		if ((dat & 0x80) > 0) {
 8001b6e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001b72:	d1ed      	bne.n	8001b50 <ADC_POTS_selector_SendByte+0x4>
			ADC_POTS_SELECTOR_DATA_LOW;
 8001b74:	4a04      	ldr	r2, [pc, #16]	; (8001b88 <ADC_POTS_selector_SendByte+0x3c>)
 8001b76:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b7a:	8351      	strh	r1, [r2, #26]
 8001b7c:	e7ec      	b.n	8001b58 <ADC_POTS_selector_SendByte+0xc>
	}
	
	ADC_POTS_SELECTOR_DATA_LOW;
 8001b7e:	4b02      	ldr	r3, [pc, #8]	; (8001b88 <ADC_POTS_selector_SendByte+0x3c>)
 8001b80:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b84:	835a      	strh	r2, [r3, #26]
}
 8001b86:	4770      	bx	lr
 8001b88:	40020800 	.word	0x40020800

08001b8c <ADC_POTS_selector_SendDWord>:

//Send 5 bytes to ADC channels multiplexers
void ADC_POTS_selector_SendDWord(unsigned long long int data)
{	
 8001b8c:	b510      	push	{r4, lr}
 8001b8e:	4604      	mov	r4, r0
	ADC_POTS_selector_SendByte((unsigned char) ((data&0xFF00000000)>>32));
 8001b90:	b2c8      	uxtb	r0, r1
 8001b92:	f7ff ffdb 	bl	8001b4c <ADC_POTS_selector_SendByte>
	ADC_POTS_selector_SendByte((unsigned char) ((data&0xFF000000)>>24));
 8001b96:	0e20      	lsrs	r0, r4, #24
 8001b98:	f7ff ffd8 	bl	8001b4c <ADC_POTS_selector_SendByte>
	ADC_POTS_selector_SendByte((unsigned char) ( data&0x000000FF));
 8001b9c:	b2e0      	uxtb	r0, r4
 8001b9e:	f7ff ffd5 	bl	8001b4c <ADC_POTS_selector_SendByte>
	ADC_POTS_selector_SendByte((unsigned char) ((data&0x0000FF00)>>8));
 8001ba2:	f3c4 2007 	ubfx	r0, r4, #8, #8
 8001ba6:	f7ff ffd1 	bl	8001b4c <ADC_POTS_selector_SendByte>
	ADC_POTS_selector_SendByte((unsigned char) ((data&0x00FF0000)>>16));
 8001baa:	f3c4 4007 	ubfx	r0, r4, #16, #8
 8001bae:	f7ff ffcd 	bl	8001b4c <ADC_POTS_selector_SendByte>

	
	ADC_POTS_SELECTOR_STORAGE_LOW;
 8001bb2:	4b03      	ldr	r3, [pc, #12]	; (8001bc0 <ADC_POTS_selector_SendDWord+0x34>)
 8001bb4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001bb8:	835a      	strh	r2, [r3, #26]
	
	ADC_POTS_SELECTOR_STORAGE_HIGH;
 8001bba:	831a      	strh	r2, [r3, #24]
}
 8001bbc:	bd10      	pop	{r4, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40020800 	.word	0x40020800

08001bc4 <ADC_POTS_selector_Ch>:

//Select ADC channel
void ADC_POTS_selector_Ch(unsigned char Ch)
{
 8001bc4:	b508      	push	{r3, lr}
	ADC_POTS_selector_SendDWord((unsigned long long int) ChSelData[Ch]);
 8001bc6:	4b04      	ldr	r3, [pc, #16]	; (8001bd8 <ADC_POTS_selector_Ch+0x14>)
 8001bc8:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8001bcc:	e9d0 0100 	ldrd	r0, r1, [r0]
 8001bd0:	f7ff ffdc 	bl	8001b8c <ADC_POTS_selector_SendDWord>
}
 8001bd4:	bd08      	pop	{r3, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20000010 	.word	0x20000010

08001bdc <DipConfig_init>:
#define DipConfigPin3 GPIO_Pin_13
#define DipConfigPin4 GPIO_Pin_8

/*Init GPIOs for configuration dip switch*/
void DipConfig_init(void)
{
 8001bdc:	b500      	push	{lr}
 8001bde:	b083      	sub	sp, #12
	GPIO_InitTypeDef mGPIO_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001be0:	2101      	movs	r1, #1
 8001be2:	4608      	mov	r0, r1
 8001be4:	f7ff faf4 	bl	80011d0 <RCC_AHB1PeriphClockCmd>
	
	//setup gpio speed


	mGPIO_InitStructure.GPIO_Pin 		= DipConfigPin1|DipConfigPin2|/*DipConfigPin3|*/DipConfigPin4;
 8001be8:	f44f 4309 	mov.w	r3, #35072	; 0x8900
 8001bec:	9300      	str	r3, [sp, #0]
	mGPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_IN;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	f88d 3004 	strb.w	r3, [sp, #4]
	mGPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_UP;
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	f88d 2007 	strb.w	r2, [sp, #7]
	mGPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_2MHz;
 8001bfa:	f88d 3005 	strb.w	r3, [sp, #5]
	


	GPIO_Init(GPIOA, &mGPIO_InitStructure);
 8001bfe:	4669      	mov	r1, sp
 8001c00:	4802      	ldr	r0, [pc, #8]	; (8001c0c <DipConfig_init+0x30>)
 8001c02:	f7ff fa19 	bl	8001038 <GPIO_Init>
};
 8001c06:	b003      	add	sp, #12
 8001c08:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c0c:	40020000 	.word	0x40020000

08001c10 <GetDipConfig>:

/*Returns the state of dip switch*/
uDipConfig GetDipConfig(void)
{
 8001c10:	b538      	push	{r3, r4, r5, lr}
	uDipConfig lDipConfig;
	
	lDipConfig.b.V_OUT_1V2 		= ~GPIO_ReadInputDataBit(GPIOA, DipConfigPin1);
 8001c12:	4d0f      	ldr	r5, [pc, #60]	; (8001c50 <GetDipConfig+0x40>)
 8001c14:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c18:	4628      	mov	r0, r5
 8001c1a:	f7ff fa5b 	bl	80010d4 <GPIO_ReadInputDataBit>
 8001c1e:	43c0      	mvns	r0, r0
 8001c20:	f04f 0400 	mov.w	r4, #0
 8001c24:	f360 0400 	bfi	r4, r0, #0, #1
	//lDipConfig.b.SAVE_V_LEVEL = ~GPIO_ReadInputDataBit(GPIOA, DipConfigPin3);
	lDipConfig.b.SAVE_V_LEVEL = 1;
 8001c28:	f044 0404 	orr.w	r4, r4, #4
	lDipConfig.b.V_OUT_1V 		= ~GPIO_ReadInputDataBit(GPIOA, DipConfigPin2);
 8001c2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c30:	4628      	mov	r0, r5
 8001c32:	f7ff fa4f 	bl	80010d4 <GPIO_ReadInputDataBit>
 8001c36:	43c0      	mvns	r0, r0
 8001c38:	f360 0441 	bfi	r4, r0, #1, #1
	lDipConfig.b.EXPANDER_ON 	= ~GPIO_ReadInputDataBit(GPIOA, DipConfigPin4);
 8001c3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c40:	4628      	mov	r0, r5
 8001c42:	f7ff fa47 	bl	80010d4 <GPIO_ReadInputDataBit>
 8001c46:	43c0      	mvns	r0, r0
 8001c48:	f360 04c3 	bfi	r4, r0, #3, #1
	
	return lDipConfig;
}
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	bd38      	pop	{r3, r4, r5, pc}
 8001c50:	40020000 	.word	0x40020000

08001c54 <Init_Expander_GPIO>:
#include "expander.h"
#include "dip_config.h"


void Init_Expander_GPIO(void)
{
 8001c54:	b500      	push	{lr}
 8001c56:	b083      	sub	sp, #12
	GPIO_InitTypeDef mGPIO_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8001c58:	2101      	movs	r1, #1
 8001c5a:	2002      	movs	r0, #2
 8001c5c:	f7ff fab8 	bl	80011d0 <RCC_AHB1PeriphClockCmd>
	
	mGPIO_InitStructure.GPIO_Pin 		= EXPANDER_PIN;
 8001c60:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001c64:	9300      	str	r3, [sp, #0]
	mGPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_IN;
 8001c66:	2300      	movs	r3, #0
 8001c68:	f88d 3004 	strb.w	r3, [sp, #4]
	mGPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_DOWN;
 8001c6c:	2202      	movs	r2, #2
 8001c6e:	f88d 2007 	strb.w	r2, [sp, #7]
	mGPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_2MHz;
 8001c72:	f88d 3005 	strb.w	r3, [sp, #5]
	
	GPIO_Init(EXPANDER_GPIO, &mGPIO_InitStructure);
 8001c76:	4669      	mov	r1, sp
 8001c78:	4802      	ldr	r0, [pc, #8]	; (8001c84 <Init_Expander_GPIO+0x30>)
 8001c7a:	f7ff f9dd 	bl	8001038 <GPIO_Init>
}
 8001c7e:	b003      	add	sp, #12
 8001c80:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c84:	40020400 	.word	0x40020400

08001c88 <Is_Expander_Present>:

/*Returns 1 if expander is connected, otherwise returns 0*/
uint8_t Is_Expander_Present(void)
{
 8001c88:	b508      	push	{r3, lr}
	uDipConfig DipConfig;
	
	DipConfig = GetDipConfig();
 8001c8a:	f7ff ffc1 	bl	8001c10 <GetDipConfig>
	if(DipConfig.b.EXPANDER_ON) return 1;
 8001c8e:	f010 0f08 	tst.w	r0, #8
 8001c92:	d101      	bne.n	8001c98 <Is_Expander_Present+0x10>
	else return 0;
 8001c94:	2000      	movs	r0, #0
}
 8001c96:	bd08      	pop	{r3, pc}
	if(DipConfig.b.EXPANDER_ON) return 1;
 8001c98:	2001      	movs	r0, #1
 8001c9a:	e7fc      	b.n	8001c96 <Is_Expander_Present+0xe>

08001c9c <LEDS_modes_init>:

#define LEDS_MODES_DATA_HIGH		GPIO_SetBits(GPIOC, GPIO_Pin_5)
#define LEDS_MODES_DATA_LOW			GPIO_ResetBits(GPIOC, GPIO_Pin_5)

void LEDS_modes_init(void)
{
 8001c9c:	b500      	push	{lr}
 8001c9e:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	
	/* Setting up peripherial */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001ca0:	2101      	movs	r1, #1
 8001ca2:	2004      	movs	r0, #4
 8001ca4:	f7ff fa94 	bl	80011d0 <RCC_AHB1PeriphClockCmd>
	memset(&GPIO_InitStructure, 0, sizeof(GPIO_InitStructure));
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f8ad 3006 	strh.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_4|GPIO_Pin_5|GPIO_Pin_6;
 8001cae:	2370      	movs	r3, #112	; 0x70
 8001cb0:	9300      	str	r3, [sp, #0]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	f88d 3005 	strb.w	r3, [sp, #5]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_OUT; 
 8001cb8:	2301      	movs	r3, #1
 8001cba:	f88d 3004 	strb.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd	= GPIO_PuPd_UP;
 8001cbe:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001cc2:	4669      	mov	r1, sp
 8001cc4:	4802      	ldr	r0, [pc, #8]	; (8001cd0 <LEDS_modes_init+0x34>)
 8001cc6:	f7ff f9b7 	bl	8001038 <GPIO_Init>
}
 8001cca:	b003      	add	sp, #12
 8001ccc:	f85d fb04 	ldr.w	pc, [sp], #4
 8001cd0:	40020800 	.word	0x40020800

08001cd4 <LEDS_modes_SendByte>:

void LEDS_modes_SendByte(unsigned char data)
{
 8001cd4:	b570      	push	{r4, r5, r6, lr}
 8001cd6:	4605      	mov	r5, r0
	unsigned char dat, cnt;
	dat = data;
	for(cnt=0; cnt<8; cnt++)
 8001cd8:	2400      	movs	r4, #0
 8001cda:	e010      	b.n	8001cfe <LEDS_modes_SendByte+0x2a>
	{
		if ((dat & 0x80) > 0) {
			LEDS_MODES_DATA_HIGH;
 8001cdc:	2120      	movs	r1, #32
 8001cde:	480f      	ldr	r0, [pc, #60]	; (8001d1c <LEDS_modes_SendByte+0x48>)
 8001ce0:	f7ff f9ff 	bl	80010e2 <GPIO_SetBits>
		} else {
			LEDS_MODES_DATA_LOW;
		}
		
		LEDS_MODES_SHIFT_LOW;		
 8001ce4:	4e0d      	ldr	r6, [pc, #52]	; (8001d1c <LEDS_modes_SendByte+0x48>)
 8001ce6:	2110      	movs	r1, #16
 8001ce8:	4630      	mov	r0, r6
 8001cea:	f7ff f9fc 	bl	80010e6 <GPIO_ResetBits>
		LEDS_MODES_SHIFT_HIGH;
 8001cee:	2110      	movs	r1, #16
 8001cf0:	4630      	mov	r0, r6
 8001cf2:	f7ff f9f6 	bl	80010e2 <GPIO_SetBits>

		dat = dat << 1;
 8001cf6:	006d      	lsls	r5, r5, #1
 8001cf8:	b2ed      	uxtb	r5, r5
	for(cnt=0; cnt<8; cnt++)
 8001cfa:	3401      	adds	r4, #1
 8001cfc:	b2e4      	uxtb	r4, r4
 8001cfe:	2c07      	cmp	r4, #7
 8001d00:	d807      	bhi.n	8001d12 <LEDS_modes_SendByte+0x3e>
		if ((dat & 0x80) > 0) {
 8001d02:	f015 0f80 	tst.w	r5, #128	; 0x80
 8001d06:	d1e9      	bne.n	8001cdc <LEDS_modes_SendByte+0x8>
			LEDS_MODES_DATA_LOW;
 8001d08:	2120      	movs	r1, #32
 8001d0a:	4804      	ldr	r0, [pc, #16]	; (8001d1c <LEDS_modes_SendByte+0x48>)
 8001d0c:	f7ff f9eb 	bl	80010e6 <GPIO_ResetBits>
 8001d10:	e7e8      	b.n	8001ce4 <LEDS_modes_SendByte+0x10>
	}
	LEDS_MODES_DATA_LOW;
 8001d12:	2120      	movs	r1, #32
 8001d14:	4801      	ldr	r0, [pc, #4]	; (8001d1c <LEDS_modes_SendByte+0x48>)
 8001d16:	f7ff f9e6 	bl	80010e6 <GPIO_ResetBits>
	
}
 8001d1a:	bd70      	pop	{r4, r5, r6, pc}
 8001d1c:	40020800 	.word	0x40020800

08001d20 <LEDS_modes_SendStruct>:
	LEDS_MODES_STORAGE_HIGH;
}


void LEDS_modes_SendStruct(uLeds *_Leds)
{
 8001d20:	b510      	push	{r4, lr}
 8001d22:	4604      	mov	r4, r0
	LEDS_modes_SendByte(_Leds->value[0]);
 8001d24:	7800      	ldrb	r0, [r0, #0]
 8001d26:	f7ff ffd5 	bl	8001cd4 <LEDS_modes_SendByte>
	LEDS_modes_SendByte(_Leds->value[1]);
 8001d2a:	7860      	ldrb	r0, [r4, #1]
 8001d2c:	f7ff ffd2 	bl	8001cd4 <LEDS_modes_SendByte>
	LEDS_modes_SendByte(_Leds->value[2]);
 8001d30:	78a0      	ldrb	r0, [r4, #2]
 8001d32:	f7ff ffcf 	bl	8001cd4 <LEDS_modes_SendByte>
	LEDS_modes_SendByte(_Leds->value[3]);
 8001d36:	78e0      	ldrb	r0, [r4, #3]
 8001d38:	f7ff ffcc 	bl	8001cd4 <LEDS_modes_SendByte>

	LEDS_MODES_STORAGE_LOW;
 8001d3c:	4c04      	ldr	r4, [pc, #16]	; (8001d50 <LEDS_modes_SendStruct+0x30>)
 8001d3e:	2140      	movs	r1, #64	; 0x40
 8001d40:	4620      	mov	r0, r4
 8001d42:	f7ff f9d0 	bl	80010e6 <GPIO_ResetBits>
	LEDS_MODES_STORAGE_HIGH;
 8001d46:	2140      	movs	r1, #64	; 0x40
 8001d48:	4620      	mov	r0, r4
 8001d4a:	f7ff f9ca 	bl	80010e2 <GPIO_SetBits>
}
 8001d4e:	bd10      	pop	{r4, pc}
 8001d50:	40020800 	.word	0x40020800

08001d54 <LED_STEP_init>:
#define LED_STEP_DATA_HIGH			GPIO_SetBits(GPIOC, GPIO_Pin_8)
#define LED_STEP_DATA_LOW				GPIO_ResetBits(GPIOC, GPIO_Pin_8)

/*Init GPIO for LEDs control via HC595 shift registers*/
void LED_STEP_init(void)
{
 8001d54:	b500      	push	{lr}
 8001d56:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001d58:	2101      	movs	r1, #1
 8001d5a:	2004      	movs	r0, #4
 8001d5c:	f7ff fa38 	bl	80011d0 <RCC_AHB1PeriphClockCmd>
	memset(&GPIO_InitStructure, 0, sizeof(GPIO_InitStructure));
 8001d60:	2300      	movs	r3, #0
 8001d62:	f8ad 3006 	strh.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_7|GPIO_Pin_8|GPIO_Pin_9;
 8001d66:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001d6a:	9300      	str	r3, [sp, #0]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz; //100mhz default
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	f88d 3005 	strb.w	r3, [sp, #5]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_OUT;	 
 8001d72:	2301      	movs	r3, #1
 8001d74:	f88d 3004 	strb.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd	= GPIO_PuPd_UP;
 8001d78:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001d7c:	4669      	mov	r1, sp
 8001d7e:	4803      	ldr	r0, [pc, #12]	; (8001d8c <LED_STEP_init+0x38>)
 8001d80:	f7ff f95a 	bl	8001038 <GPIO_Init>
}
 8001d84:	b003      	add	sp, #12
 8001d86:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d8a:	bf00      	nop
 8001d8c:	40020800 	.word	0x40020800

08001d90 <LED_STEP_SendByte>:

/*Shift one byte to HC595 registers which control LEDs*/
void LED_STEP_SendByte(unsigned char data)
{
 8001d90:	b570      	push	{r4, r5, r6, lr}
 8001d92:	4605      	mov	r5, r0
	unsigned char dat, cnt;
	dat = data;
	for(cnt=0; cnt<8; cnt++)
 8001d94:	2400      	movs	r4, #0
 8001d96:	e011      	b.n	8001dbc <LED_STEP_SendByte+0x2c>
	{
		if ((dat & 0x80) > 0) {
			LED_STEP_DATA_HIGH;
 8001d98:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d9c:	4810      	ldr	r0, [pc, #64]	; (8001de0 <LED_STEP_SendByte+0x50>)
 8001d9e:	f7ff f9a0 	bl	80010e2 <GPIO_SetBits>
		} else {
			LED_STEP_DATA_LOW;
		}

		LED_STEP_SHIFT_LOW;
 8001da2:	4e0f      	ldr	r6, [pc, #60]	; (8001de0 <LED_STEP_SendByte+0x50>)
 8001da4:	2180      	movs	r1, #128	; 0x80
 8001da6:	4630      	mov	r0, r6
 8001da8:	f7ff f99d 	bl	80010e6 <GPIO_ResetBits>
		LED_STEP_SHIFT_HIGH;
 8001dac:	2180      	movs	r1, #128	; 0x80
 8001dae:	4630      	mov	r0, r6
 8001db0:	f7ff f997 	bl	80010e2 <GPIO_SetBits>

		dat = dat << 1;
 8001db4:	006d      	lsls	r5, r5, #1
 8001db6:	b2ed      	uxtb	r5, r5
	for(cnt=0; cnt<8; cnt++)
 8001db8:	3401      	adds	r4, #1
 8001dba:	b2e4      	uxtb	r4, r4
 8001dbc:	2c07      	cmp	r4, #7
 8001dbe:	d808      	bhi.n	8001dd2 <LED_STEP_SendByte+0x42>
		if ((dat & 0x80) > 0) {
 8001dc0:	f015 0f80 	tst.w	r5, #128	; 0x80
 8001dc4:	d1e8      	bne.n	8001d98 <LED_STEP_SendByte+0x8>
			LED_STEP_DATA_LOW;
 8001dc6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dca:	4805      	ldr	r0, [pc, #20]	; (8001de0 <LED_STEP_SendByte+0x50>)
 8001dcc:	f7ff f98b 	bl	80010e6 <GPIO_ResetBits>
 8001dd0:	e7e7      	b.n	8001da2 <LED_STEP_SendByte+0x12>
	}
	LED_STEP_DATA_LOW;
 8001dd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dd6:	4802      	ldr	r0, [pc, #8]	; (8001de0 <LED_STEP_SendByte+0x50>)
 8001dd8:	f7ff f985 	bl	80010e6 <GPIO_ResetBits>
}
 8001ddc:	bd70      	pop	{r4, r5, r6, pc}
 8001dde:	bf00      	nop
 8001de0:	40020800 	.word	0x40020800

08001de4 <LED_STEP_SendWord>:

/*Shift two bytes to HC595 registers which control LEDs*/
void LED_STEP_SendWord(unsigned long int data)
{
 8001de4:	b510      	push	{r4, lr}
 8001de6:	4604      	mov	r4, r0
	LED_STEP_SendByte((unsigned char) ((data&0xFF00)>>8) );
 8001de8:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8001dec:	f7ff ffd0 	bl	8001d90 <LED_STEP_SendByte>
	LED_STEP_SendByte((unsigned char) (data&0x00FF) );
 8001df0:	b2e0      	uxtb	r0, r4
 8001df2:	f7ff ffcd 	bl	8001d90 <LED_STEP_SendByte>

	LED_STEP_STORAGE_LOW;
 8001df6:	4c06      	ldr	r4, [pc, #24]	; (8001e10 <LED_STEP_SendWord+0x2c>)
 8001df8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dfc:	4620      	mov	r0, r4
 8001dfe:	f7ff f972 	bl	80010e6 <GPIO_ResetBits>
	LED_STEP_STORAGE_HIGH;
 8001e02:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e06:	4620      	mov	r0, r4
 8001e08:	f7ff f96b 	bl	80010e2 <GPIO_SetBits>
}
 8001e0c:	bd10      	pop	{r4, pc}
 8001e0e:	bf00      	nop
 8001e10:	40020800 	.word	0x40020800

08001e14 <LED_STEP_LightStep>:

/*Turn on the LED which indicates the step number StepNum*/
void LED_STEP_LightStep(unsigned int StepNum)
{
 8001e14:	b538      	push	{r3, r4, r5, lr}
	unsigned long dat = 0xFFFFFFFF;
	unsigned char cnt, tmp1, tmp2;
	
	dat &= ~(1<<0);
	for(cnt=0;cnt<StepNum;cnt++)
 8001e16:	2300      	movs	r3, #0
	dat &= ~(1<<0);
 8001e18:	f06f 0401 	mvn.w	r4, #1
	for(cnt=0;cnt<StepNum;cnt++)
 8001e1c:	e004      	b.n	8001e28 <LED_STEP_LightStep+0x14>
	{		
		dat = dat<<1;
 8001e1e:	0064      	lsls	r4, r4, #1
		dat |= (1<<0);		
 8001e20:	f044 0401 	orr.w	r4, r4, #1
	for(cnt=0;cnt<StepNum;cnt++)
 8001e24:	3301      	adds	r3, #1
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	4283      	cmp	r3, r0
 8001e2a:	d3f8      	bcc.n	8001e1e <LED_STEP_LightStep+0xa>
	};
		
	if(!Is_Expander_Present())
 8001e2c:	f7ff ff2c 	bl	8001c88 <Is_Expander_Present>
 8001e30:	b1d0      	cbz	r0, 8001e68 <LED_STEP_LightStep+0x54>
		LED_STEP_SendWord(dat & 0xFFFF);
	}
	else
	{
		//if expander is presented we should control 32 LEDs instead of 16
		tmp1 = dat >> 24;
 8001e32:	0e25      	lsrs	r5, r4, #24
		tmp2 = dat >> 16;
		
		LED_STEP_SendByte((unsigned char) (tmp2) );
 8001e34:	f3c4 4007 	ubfx	r0, r4, #16, #8
 8001e38:	f7ff ffaa 	bl	8001d90 <LED_STEP_SendByte>
		LED_STEP_SendByte((unsigned char) (tmp1) );
 8001e3c:	4628      	mov	r0, r5
 8001e3e:	f7ff ffa7 	bl	8001d90 <LED_STEP_SendByte>
		LED_STEP_SendByte((unsigned char) (dat >> 8) );
 8001e42:	f3c4 2007 	ubfx	r0, r4, #8, #8
 8001e46:	f7ff ffa3 	bl	8001d90 <LED_STEP_SendByte>
		LED_STEP_SendByte((unsigned char) (dat) );
 8001e4a:	b2e0      	uxtb	r0, r4
 8001e4c:	f7ff ffa0 	bl	8001d90 <LED_STEP_SendByte>
		
		LED_STEP_STORAGE_LOW;
 8001e50:	4c07      	ldr	r4, [pc, #28]	; (8001e70 <LED_STEP_LightStep+0x5c>)
 8001e52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e56:	4620      	mov	r0, r4
 8001e58:	f7ff f945 	bl	80010e6 <GPIO_ResetBits>
		LED_STEP_STORAGE_HIGH;
 8001e5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e60:	4620      	mov	r0, r4
 8001e62:	f7ff f93e 	bl	80010e2 <GPIO_SetBits>
		
	}
};
 8001e66:	bd38      	pop	{r3, r4, r5, pc}
		LED_STEP_SendWord(dat & 0xFFFF);
 8001e68:	b2a0      	uxth	r0, r4
 8001e6a:	f7ff ffbb 	bl	8001de4 <LED_STEP_SendWord>
 8001e6e:	e7fa      	b.n	8001e66 <LED_STEP_LightStep+0x52>
 8001e70:	40020800 	.word	0x40020800

08001e74 <mADC_init>:
/*
	Setting up acts Timer 2 as source for ADC start conversion
	with 40 ksamples per second.
*/
void mADC_init(void)
{
 8001e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e78:	b08c      	sub	sp, #48	; 0x30
	ADC_InitTypeDef ADC_InitType;
	TIM_TimeBaseInitTypeDef TimeBaseInit;
	NVIC_InitTypeDef nvicStructure;
	
	//Timer init
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE); 
 8001e7a:	2101      	movs	r1, #1
 8001e7c:	4608      	mov	r0, r1
 8001e7e:	f7ff f9b5 	bl	80011ec <RCC_APB1PeriphClockCmd>
		
	TIM_TimeBaseStructInit(&TimeBaseInit);
 8001e82:	a801      	add	r0, sp, #4
 8001e84:	f7ff fafe 	bl	8001484 <TIM_TimeBaseStructInit>
  TimeBaseInit.TIM_Prescaler 			= 0;	//ADC1 Timer
 8001e88:	2400      	movs	r4, #0
 8001e8a:	f8ad 4004 	strh.w	r4, [sp, #4]
	TimeBaseInit.TIM_CounterMode 		= TIM_CounterMode_Up;
 8001e8e:	f8ad 4006 	strh.w	r4, [sp, #6]
  TimeBaseInit.TIM_Period 				= 4200-1;// for 40kHz
 8001e92:	f241 0367 	movw	r3, #4199	; 0x1067
 8001e96:	9302      	str	r3, [sp, #8]
	TimeBaseInit.TIM_ClockDivision 	= TIM_CKD_DIV1;	
 8001e98:	f8ad 400c 	strh.w	r4, [sp, #12]
  TIM_TimeBaseInit(TIM2, &TimeBaseInit); 
 8001e9c:	a901      	add	r1, sp, #4
 8001e9e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ea2:	f7ff fab1 	bl	8001408 <TIM_TimeBaseInit>

	TIM_SelectOutputTrigger(TIM2, TIM_TRGOSource_OC2Ref);
 8001ea6:	2150      	movs	r1, #80	; 0x50
 8001ea8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001eac:	f7ff fb3c 	bl	8001528 <TIM_SelectOutputTrigger>
	TIM_CCxCmd(TIM2, TIM_Channel_2, TIM_CCx_Enable);
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	2104      	movs	r1, #4
 8001eb4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001eb8:	f7ff fb0b 	bl	80014d2 <TIM_CCxCmd>
	TIM_SetCompare2(TIM2, 1);	
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ec2:	f7ff fb04 	bl	80014ce <TIM_SetCompare2>
	TIM2->CCMR1 |= TIM_CCMR1_OC2M;
 8001ec6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001eca:	8b03      	ldrh	r3, [r0, #24]
 8001ecc:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8001ed0:	8303      	strh	r3, [r0, #24]
  TIM_Cmd(TIM2, ENABLE); 
 8001ed2:	2101      	movs	r1, #1
 8001ed4:	f7ff faee 	bl	80014b4 <TIM_Cmd>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001ed8:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 8001fc8 <mADC_init+0x154>
 8001edc:	2310      	movs	r3, #16
 8001ede:	f888 3312 	strb.w	r3, [r8, #786]	; 0x312
	
	//ADC Init
	NVIC_SetPriority (ADC_IRQn, 1);  
	
	//ADC GPIO Init
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	4608      	mov	r0, r1
 8001ee6:	f7ff f973 	bl	80011d0 <RCC_AHB1PeriphClockCmd>
	memset(&GPIO_Init_user, 0, sizeof(GPIO_Init_user));
 8001eea:	940b      	str	r4, [sp, #44]	; 0x2c
	GPIO_Init_user.GPIO_Pin 	= GPIO_Pin_0|GPIO_Pin_1;
 8001eec:	2303      	movs	r3, #3
 8001eee:	930a      	str	r3, [sp, #40]	; 0x28
	GPIO_Init_user.GPIO_Mode 	= GPIO_Mode_AN; //Analog mode
 8001ef0:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
	GPIO_Init(GPIOA, & GPIO_Init_user);	
 8001ef4:	a90a      	add	r1, sp, #40	; 0x28
 8001ef6:	4830      	ldr	r0, [pc, #192]	; (8001fb8 <mADC_init+0x144>)
 8001ef8:	f7ff f89e 	bl	8001038 <GPIO_Init>
	
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8001efc:	2101      	movs	r1, #1
 8001efe:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001f02:	f7ff f981 	bl	8001208 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC2, ENABLE);
 8001f06:	2101      	movs	r1, #1
 8001f08:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001f0c:	f7ff f97c 	bl	8001208 <RCC_APB2PeriphClockCmd>
	
	ADC_StructInit(&ADC_InitType);
 8001f10:	a804      	add	r0, sp, #16
 8001f12:	f7fe ff61 	bl	8000dd8 <ADC_StructInit>
	ADC_InitType.ADC_ContinuousConvMode 	= DISABLE;
 8001f16:	f88d 4015 	strb.w	r4, [sp, #21]
	ADC_InitType.ADC_DataAlign 						= ADC_DataAlign_Right;
 8001f1a:	9408      	str	r4, [sp, #32]
	ADC_InitType.ADC_ExternalTrigConv 		= ADC_ExternalTrigConv_T2_TRGO;
 8001f1c:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8001f20:	9307      	str	r3, [sp, #28]
	ADC_InitType.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Rising;
 8001f22:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001f26:	9306      	str	r3, [sp, #24]
	ADC_InitType.ADC_NbrOfConversion 			= 1;
 8001f28:	2501      	movs	r5, #1
 8001f2a:	f88d 5024 	strb.w	r5, [sp, #36]	; 0x24
	ADC_InitType.ADC_Resolution 					= ADC_Resolution_12b;
 8001f2e:	9404      	str	r4, [sp, #16]
	ADC_InitType.ADC_ScanConvMode 				= DISABLE;
 8001f30:	f88d 4014 	strb.w	r4, [sp, #20]

	ADC_Init(ADC1, &ADC_InitType);
 8001f34:	4f21      	ldr	r7, [pc, #132]	; (8001fbc <mADC_init+0x148>)
 8001f36:	a904      	add	r1, sp, #16
 8001f38:	4638      	mov	r0, r7
 8001f3a:	f7fe ff25 	bl	8000d88 <ADC_Init>
	ADC_Init(ADC2, &ADC_InitType);	
 8001f3e:	4e20      	ldr	r6, [pc, #128]	; (8001fc0 <mADC_init+0x14c>)
 8001f40:	a904      	add	r1, sp, #16
 8001f42:	4630      	mov	r0, r6
 8001f44:	f7fe ff20 	bl	8000d88 <ADC_Init>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0 ,1, ADC_SampleTime_480Cycles);
 8001f48:	2307      	movs	r3, #7
 8001f4a:	462a      	mov	r2, r5
 8001f4c:	4621      	mov	r1, r4
 8001f4e:	4638      	mov	r0, r7
 8001f50:	f7fe ff57 	bl	8000e02 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_1 ,1, ADC_SampleTime_480Cycles);
 8001f54:	2307      	movs	r3, #7
 8001f56:	462a      	mov	r2, r5
 8001f58:	4629      	mov	r1, r5
 8001f5a:	4630      	mov	r0, r6
 8001f5c:	f7fe ff51 	bl	8000e02 <ADC_RegularChannelConfig>
	
	//ADC interrupts init
	nvicStructure.NVIC_IRQChannel = ADC_IRQn;
 8001f60:	2312      	movs	r3, #18
 8001f62:	f88d 3000 	strb.w	r3, [sp]
	nvicStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8001f66:	f88d 5001 	strb.w	r5, [sp, #1]
	nvicStructure.NVIC_IRQChannelSubPriority = 0;
 8001f6a:	f88d 4002 	strb.w	r4, [sp, #2]
	nvicStructure.NVIC_IRQChannelCmd = ENABLE;
 8001f6e:	f88d 5003 	strb.w	r5, [sp, #3]
	NVIC_Init(&nvicStructure);
 8001f72:	4668      	mov	r0, sp
 8001f74:	f7fe fed6 	bl	8000d24 <NVIC_Init>
	
	ADC_POT_sel_cnt = 0;
 8001f78:	4b12      	ldr	r3, [pc, #72]	; (8001fc4 <mADC_init+0x150>)
 8001f7a:	701c      	strb	r4, [r3, #0]
	ADC_POTS_selector_Ch(0);
 8001f7c:	4620      	mov	r0, r4
 8001f7e:	f7ff fe21 	bl	8001bc4 <ADC_POTS_selector_Ch>
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001f82:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001f86:	f8c8 3000 	str.w	r3, [r8]
	
	NVIC_EnableIRQ(ADC_IRQn);
	ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
 8001f8a:	462a      	mov	r2, r5
 8001f8c:	f240 2105 	movw	r1, #517	; 0x205
 8001f90:	4638      	mov	r0, r7
 8001f92:	f7fe ff7e 	bl	8000e92 <ADC_ITConfig>
	ADC_ITConfig(ADC2, ADC_IT_EOC, ENABLE);
 8001f96:	462a      	mov	r2, r5
 8001f98:	f240 2105 	movw	r1, #517	; 0x205
 8001f9c:	4630      	mov	r0, r6
 8001f9e:	f7fe ff78 	bl	8000e92 <ADC_ITConfig>
	ADC_Cmd(ADC1, ENABLE);	
 8001fa2:	4629      	mov	r1, r5
 8001fa4:	4638      	mov	r0, r7
 8001fa6:	f7fe ff21 	bl	8000dec <ADC_Cmd>
	ADC_Cmd(ADC2, ENABLE);	
 8001faa:	4629      	mov	r1, r5
 8001fac:	4630      	mov	r0, r6
 8001fae:	f7fe ff1d 	bl	8000dec <ADC_Cmd>
};
 8001fb2:	b00c      	add	sp, #48	; 0x30
 8001fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001fb8:	40020000 	.word	0x40020000
 8001fbc:	40012000 	.word	0x40012000
 8001fc0:	40012100 	.word	0x40012100
 8001fc4:	2000029c 	.word	0x2000029c
 8001fc8:	e000e100 	.word	0xe000e100

08001fcc <ADCPause>:
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8001fcc:	4b02      	ldr	r3, [pc, #8]	; (8001fd8 <ADCPause+0xc>)
 8001fce:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001fd2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80


void ADCPause(void)
{
	NVIC_DisableIRQ(ADC_IRQn);
};
 8001fd6:	4770      	bx	lr
 8001fd8:	e000e100 	.word	0xe000e100

08001fdc <mInterruptInit>:
	NVIC_EnableIRQ(ADC_IRQn);
};

//External interrupts init for start and stop switches
void mInterruptInit(void)
{
 8001fdc:	b530      	push	{r4, r5, lr}
 8001fde:	b087      	sub	sp, #28
	GPIO_InitTypeDef mGPIO;
	EXTI_InitTypeDef mInt;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001fe6:	f7ff f90f 	bl	8001208 <RCC_APB2PeriphClockCmd>
	
	mGPIO.GPIO_Mode = GPIO_Mode_IN;
 8001fea:	2400      	movs	r4, #0
 8001fec:	f88d 4014 	strb.w	r4, [sp, #20]
	mGPIO.GPIO_Pin = GPIO_Pin_0|GPIO_Pin_1|GPIO_Pin_5|GPIO_Pin_6|GPIO_Pin_7|GPIO_Pin_8;
 8001ff0:	f240 15e3 	movw	r5, #483	; 0x1e3
 8001ff4:	9504      	str	r5, [sp, #16]
	mGPIO.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001ff6:	f88d 4017 	strb.w	r4, [sp, #23]
	mGPIO.GPIO_Speed = GPIO_Speed_100MHz;	
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	f88d 3015 	strb.w	r3, [sp, #21]
	GPIO_Init(GPIOB, &mGPIO);
 8002000:	a904      	add	r1, sp, #16
 8002002:	4831      	ldr	r0, [pc, #196]	; (80020c8 <mInterruptInit+0xec>)
 8002004:	f7ff f818 	bl	8001038 <GPIO_Init>

	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, GPIO_PinSource0);
 8002008:	4621      	mov	r1, r4
 800200a:	2001      	movs	r0, #1
 800200c:	f7ff f9e2 	bl	80013d4 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, GPIO_PinSource1);
 8002010:	2101      	movs	r1, #1
 8002012:	4608      	mov	r0, r1
 8002014:	f7ff f9de 	bl	80013d4 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, GPIO_PinSource5);
 8002018:	2105      	movs	r1, #5
 800201a:	2001      	movs	r0, #1
 800201c:	f7ff f9da 	bl	80013d4 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, GPIO_PinSource6);
 8002020:	2106      	movs	r1, #6
 8002022:	2001      	movs	r0, #1
 8002024:	f7ff f9d6 	bl	80013d4 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, GPIO_PinSource7);
 8002028:	2107      	movs	r1, #7
 800202a:	2001      	movs	r0, #1
 800202c:	f7ff f9d2 	bl	80013d4 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, GPIO_PinSource8);
 8002030:	2108      	movs	r1, #8
 8002032:	2001      	movs	r0, #1
 8002034:	f7ff f9ce 	bl	80013d4 <SYSCFG_EXTILineConfig>

	
	//START-STOP LINE INIT Interrupt
	EXTI_DeInit();
 8002038:	f7fe ffa2 	bl	8000f80 <EXTI_DeInit>
	mInt.EXTI_Line = EXTI_Line0|EXTI_Line1|EXTI_Line5|EXTI_Line6|EXTI_Line7|EXTI_Line8;
 800203c:	9502      	str	r5, [sp, #8]
	mInt.EXTI_Mode = EXTI_Mode_Interrupt;
 800203e:	f88d 400c 	strb.w	r4, [sp, #12]
	mInt.EXTI_Trigger = EXTI_Trigger_Rising_Falling;
 8002042:	2310      	movs	r3, #16
 8002044:	f88d 300d 	strb.w	r3, [sp, #13]
	mInt.EXTI_LineCmd = ENABLE;	
 8002048:	2501      	movs	r5, #1
 800204a:	f88d 500e 	strb.w	r5, [sp, #14]
	EXTI_Init(&mInt);
 800204e:	a802      	add	r0, sp, #8
 8002050:	f7fe ffa4 	bl	8000f9c <EXTI_Init>
	
	NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn; 						
 8002054:	2306      	movs	r3, #6
 8002056:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority 	= 0x00; 
 800205a:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority 				= 0x00; 
 800205e:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; 
 8002062:	f88d 5007 	strb.w	r5, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 8002066:	a801      	add	r0, sp, #4
 8002068:	f7fe fe5c 	bl	8000d24 <NVIC_Init>
	
	NVIC_InitStructure.NVIC_IRQChannel = EXTI1_IRQn; 						
 800206c:	2307      	movs	r3, #7
 800206e:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority 	= 0x00; 
 8002072:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority 				= 0x00; 
 8002076:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; 
 800207a:	f88d 5007 	strb.w	r5, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 800207e:	a801      	add	r0, sp, #4
 8002080:	f7fe fe50 	bl	8000d24 <NVIC_Init>
	
	NVIC_InitStructure.NVIC_IRQChannel = EXTI9_5_IRQn; 						
 8002084:	2317      	movs	r3, #23
 8002086:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority 	= 0x00; 
 800208a:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority 				= 0x00; 
 800208e:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; 
 8002092:	f88d 5007 	strb.w	r5, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 8002096:	a801      	add	r0, sp, #4
 8002098:	f7fe fe44 	bl	8000d24 <NVIC_Init>
	
	EXTI_ClearITPendingBit(EXTI_Line0);	
 800209c:	4628      	mov	r0, r5
 800209e:	f7fe ffc5 	bl	800102c <EXTI_ClearITPendingBit>
	EXTI_ClearITPendingBit(EXTI_Line1);	
 80020a2:	2002      	movs	r0, #2
 80020a4:	f7fe ffc2 	bl	800102c <EXTI_ClearITPendingBit>
	EXTI_ClearITPendingBit(EXTI_Line5);	
 80020a8:	2020      	movs	r0, #32
 80020aa:	f7fe ffbf 	bl	800102c <EXTI_ClearITPendingBit>
	EXTI_ClearITPendingBit(EXTI_Line6);	
 80020ae:	2040      	movs	r0, #64	; 0x40
 80020b0:	f7fe ffbc 	bl	800102c <EXTI_ClearITPendingBit>
	EXTI_ClearITPendingBit(EXTI_Line7);	
 80020b4:	2080      	movs	r0, #128	; 0x80
 80020b6:	f7fe ffb9 	bl	800102c <EXTI_ClearITPendingBit>
	EXTI_ClearITPendingBit(EXTI_Line8);
 80020ba:	f44f 7080 	mov.w	r0, #256	; 0x100
 80020be:	f7fe ffb5 	bl	800102c <EXTI_ClearITPendingBit>
};
 80020c2:	b007      	add	sp, #28
 80020c4:	bd30      	pop	{r4, r5, pc}
 80020c6:	bf00      	nop
 80020c8:	40020400 	.word	0x40020400

080020cc <EXTI0_IRQHandler>:


//STOP KEY-BANANA Interrupt handler
//1 SECTION
void EXTI0_IRQHandler()
{
 80020cc:	b508      	push	{r3, lr}
	if ( !(GPIOB->IDR & GPIO_IDR_IDR_0) && 
 80020ce:	4b13      	ldr	r3, [pc, #76]	; (800211c <EXTI0_IRQHandler+0x50>)
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	f013 0f01 	tst.w	r3, #1
 80020d6:	d11d      	bne.n	8002114 <EXTI0_IRQHandler+0x48>
		(gSequencerMode_1 != SEQUENCER_MODE_WAIT && gSequencerMode_1 != SEQUENCER_MODE_WAIT_HI_Z && gSequencerMode_1 != SEQUENCER_MODE_STAY_HI_Z)
 80020d8:	4b11      	ldr	r3, [pc, #68]	; (8002120 <EXTI0_IRQHandler+0x54>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	b2db      	uxtb	r3, r3
	if ( !(GPIOB->IDR & GPIO_IDR_IDR_0) && 
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d018      	beq.n	8002114 <EXTI0_IRQHandler+0x48>
		(gSequencerMode_1 != SEQUENCER_MODE_WAIT && gSequencerMode_1 != SEQUENCER_MODE_WAIT_HI_Z && gSequencerMode_1 != SEQUENCER_MODE_STAY_HI_Z)
 80020e2:	4b0f      	ldr	r3, [pc, #60]	; (8002120 <EXTI0_IRQHandler+0x54>)
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	2b04      	cmp	r3, #4
 80020ea:	d013      	beq.n	8002114 <EXTI0_IRQHandler+0x48>
 80020ec:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <EXTI0_IRQHandler+0x54>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b05      	cmp	r3, #5
 80020f4:	d00e      	beq.n	8002114 <EXTI0_IRQHandler+0x48>
	) {
		gPrevSequencerMode_1 = SEQUENCER_MODE_RUN;
 80020f6:	4b0b      	ldr	r3, [pc, #44]	; (8002124 <EXTI0_IRQHandler+0x58>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	701a      	strb	r2, [r3, #0]
		gSequencerMode_1 = SEQUENCER_MODE_STOP;	
 80020fc:	4b08      	ldr	r3, [pc, #32]	; (8002120 <EXTI0_IRQHandler+0x54>)
 80020fe:	2202      	movs	r2, #2
 8002100:	701a      	strb	r2, [r3, #0]
		
		DisplayUpdateFlags.b.MainDisplay 	= 1;
 8002102:	4b09      	ldr	r3, [pc, #36]	; (8002128 <EXTI0_IRQHandler+0x5c>)
 8002104:	781a      	ldrb	r2, [r3, #0]
 8002106:	f042 0201 	orr.w	r2, r2, #1
 800210a:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 800210c:	781a      	ldrb	r2, [r3, #0]
 800210e:	f042 0202 	orr.w	r2, r2, #2
 8002112:	701a      	strb	r2, [r3, #0]
	};
	
	EXTI_ClearITPendingBit(EXTI_Line0);	
 8002114:	2001      	movs	r0, #1
 8002116:	f7fe ff89 	bl	800102c <EXTI_ClearITPendingBit>
};
 800211a:	bd08      	pop	{r3, pc}
 800211c:	40020400 	.word	0x40020400
 8002120:	200002c1 	.word	0x200002c1
 8002124:	200002bd 	.word	0x200002bd
 8002128:	200002f0 	.word	0x200002f0

0800212c <InitStart_1_SignalTimer>:

/*
	Init timer for start pulse (section 1) duration measurement 
*/
void InitStart_1_SignalTimer()
{
 800212c:	b508      	push	{r3, lr}
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 800212e:	2101      	movs	r1, #1
 8002130:	2002      	movs	r0, #2
 8002132:	f7ff f85b 	bl	80011ec <RCC_APB1PeriphClockCmd>
	
	TIM3->PSC = STEP_TIMER_PRESCALER;
 8002136:	4b09      	ldr	r3, [pc, #36]	; (800215c <InitStart_1_SignalTimer+0x30>)
 8002138:	f642 1204 	movw	r2, #10500	; 0x2904
 800213c:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM3->ARR = START_TIMER_SUSTAIN;
 800213e:	2201      	movs	r2, #1
 8002140:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->CNT = 0;
 8002142:	2100      	movs	r1, #0
 8002144:	6259      	str	r1, [r3, #36]	; 0x24
	TIM3->DIER = TIM_DIER_UIE;
 8002146:	819a      	strh	r2, [r3, #12]
	TIM3->CR1 |= TIM_CR1_CEN;
 8002148:	881a      	ldrh	r2, [r3, #0]
 800214a:	f042 0201 	orr.w	r2, r2, #1
 800214e:	801a      	strh	r2, [r3, #0]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8002150:	4b03      	ldr	r3, [pc, #12]	; (8002160 <InitStart_1_SignalTimer+0x34>)
 8002152:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002156:	601a      	str	r2, [r3, #0]
	
	NVIC_EnableIRQ(TIM3_IRQn);	
};
 8002158:	bd08      	pop	{r3, pc}
 800215a:	bf00      	nop
 800215c:	40000400 	.word	0x40000400
 8002160:	e000e100 	.word	0xe000e100

08002164 <InitStart_2_SignalTimer>:

/*
	Init timer for start pulse (section 2) duration measurement 
*/
void InitStart_2_SignalTimer()
{
 8002164:	b508      	push	{r3, lr}
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE);
 8002166:	2101      	movs	r1, #1
 8002168:	2020      	movs	r0, #32
 800216a:	f7ff f83f 	bl	80011ec <RCC_APB1PeriphClockCmd>
	
	TIM7->PSC = STEP_TIMER_PRESCALER;
 800216e:	4b09      	ldr	r3, [pc, #36]	; (8002194 <InitStart_2_SignalTimer+0x30>)
 8002170:	f642 1204 	movw	r2, #10500	; 0x2904
 8002174:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM7->ARR = START_TIMER_SUSTAIN;
 8002176:	2201      	movs	r2, #1
 8002178:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM7->CNT = 0;
 800217a:	2100      	movs	r1, #0
 800217c:	6259      	str	r1, [r3, #36]	; 0x24
	TIM7->DIER = TIM_DIER_UIE;
 800217e:	819a      	strh	r2, [r3, #12]
	TIM7->CR1 |= TIM_CR1_CEN;
 8002180:	881a      	ldrh	r2, [r3, #0]
 8002182:	f042 0201 	orr.w	r2, r2, #1
 8002186:	801a      	strh	r2, [r3, #0]
 8002188:	4b03      	ldr	r3, [pc, #12]	; (8002198 <InitStart_2_SignalTimer+0x34>)
 800218a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800218e:	605a      	str	r2, [r3, #4]
	
	NVIC_EnableIRQ(TIM7_IRQn);	
};
 8002190:	bd08      	pop	{r3, pc}
 8002192:	bf00      	nop
 8002194:	40001400 	.word	0x40001400
 8002198:	e000e100 	.word	0xe000e100

0800219c <InitClear_Timer>:

void InitClear_Timer()
{
 800219c:	b508      	push	{r3, lr}
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6, ENABLE);
 800219e:	2101      	movs	r1, #1
 80021a0:	2010      	movs	r0, #16
 80021a2:	f7ff f823 	bl	80011ec <RCC_APB1PeriphClockCmd>
	
	TIM6->PSC = 21000;
 80021a6:	480a      	ldr	r0, [pc, #40]	; (80021d0 <InitClear_Timer+0x34>)
 80021a8:	f245 2308 	movw	r3, #21000	; 0x5208
 80021ac:	8503      	strh	r3, [r0, #40]	; 0x28
	TIM6->ARR = 200;
 80021ae:	23c8      	movs	r3, #200	; 0xc8
 80021b0:	62c3      	str	r3, [r0, #44]	; 0x2c
	TIM6->CNT = 0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	6243      	str	r3, [r0, #36]	; 0x24
	TIM6->DIER = TIM_DIER_UIE;
 80021b6:	2101      	movs	r1, #1
 80021b8:	8181      	strh	r1, [r0, #12]
	TIM6->CR1 |= TIM_CR1_CEN;
 80021ba:	8803      	ldrh	r3, [r0, #0]
 80021bc:	430b      	orrs	r3, r1
 80021be:	8003      	strh	r3, [r0, #0]
 80021c0:	4b04      	ldr	r3, [pc, #16]	; (80021d4 <InitClear_Timer+0x38>)
 80021c2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80021c6:	605a      	str	r2, [r3, #4]
	
	NVIC_EnableIRQ(TIM6_DAC_IRQn);	
	TIM_ITConfig(TIM6, TIM_IT_Update, ENABLE);
 80021c8:	460a      	mov	r2, r1
 80021ca:	f7ff f993 	bl	80014f4 <TIM_ITConfig>
};
 80021ce:	bd08      	pop	{r3, pc}
 80021d0:	40001000 	.word	0x40001000
 80021d4:	e000e100 	.word	0xe000e100

080021d8 <EXTI1_IRQHandler>:

//STOP KEY-BANANA Interrupt handler
//2 SECTION
void EXTI1_IRQHandler()
{
 80021d8:	b508      	push	{r3, lr}
	//if we are not in wait condition then stop the sequenser
	if ( !(GPIOB->IDR & GPIO_IDR_IDR_1)  && 
 80021da:	4b13      	ldr	r3, [pc, #76]	; (8002228 <EXTI1_IRQHandler+0x50>)
 80021dc:	691b      	ldr	r3, [r3, #16]
 80021de:	f013 0f02 	tst.w	r3, #2
 80021e2:	d11d      	bne.n	8002220 <EXTI1_IRQHandler+0x48>
		(gSequencerMode_2 != SEQUENCER_MODE_WAIT && gSequencerMode_2 != SEQUENCER_MODE_WAIT_HI_Z && gSequencerMode_2 != SEQUENCER_MODE_STAY_HI_Z)
 80021e4:	4b11      	ldr	r3, [pc, #68]	; (800222c <EXTI1_IRQHandler+0x54>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	b2db      	uxtb	r3, r3
	if ( !(GPIOB->IDR & GPIO_IDR_IDR_1)  && 
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d018      	beq.n	8002220 <EXTI1_IRQHandler+0x48>
		(gSequencerMode_2 != SEQUENCER_MODE_WAIT && gSequencerMode_2 != SEQUENCER_MODE_WAIT_HI_Z && gSequencerMode_2 != SEQUENCER_MODE_STAY_HI_Z)
 80021ee:	4b0f      	ldr	r3, [pc, #60]	; (800222c <EXTI1_IRQHandler+0x54>)
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	2b04      	cmp	r3, #4
 80021f6:	d013      	beq.n	8002220 <EXTI1_IRQHandler+0x48>
 80021f8:	4b0c      	ldr	r3, [pc, #48]	; (800222c <EXTI1_IRQHandler+0x54>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	2b05      	cmp	r3, #5
 8002200:	d00e      	beq.n	8002220 <EXTI1_IRQHandler+0x48>
	) {
		gPrevSequencerMode_2 = SEQUENCER_MODE_RUN;
 8002202:	4b0b      	ldr	r3, [pc, #44]	; (8002230 <EXTI1_IRQHandler+0x58>)
 8002204:	2200      	movs	r2, #0
 8002206:	701a      	strb	r2, [r3, #0]
		gSequencerMode_2 = SEQUENCER_MODE_STOP;	
 8002208:	4b08      	ldr	r3, [pc, #32]	; (800222c <EXTI1_IRQHandler+0x54>)
 800220a:	2202      	movs	r2, #2
 800220c:	701a      	strb	r2, [r3, #0]
		
		//Update both
		DisplayUpdateFlags.b.MainDisplay = 1;
 800220e:	4b09      	ldr	r3, [pc, #36]	; (8002234 <EXTI1_IRQHandler+0x5c>)
 8002210:	781a      	ldrb	r2, [r3, #0]
 8002212:	f042 0201 	orr.w	r2, r2, #1
 8002216:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 8002218:	781a      	ldrb	r2, [r3, #0]
 800221a:	f042 0202 	orr.w	r2, r2, #2
 800221e:	701a      	strb	r2, [r3, #0]
	};
	
	EXTI_ClearITPendingBit(EXTI_Line1);
 8002220:	2002      	movs	r0, #2
 8002222:	f7fe ff03 	bl	800102c <EXTI_ClearITPendingBit>
};
 8002226:	bd08      	pop	{r3, pc}
 8002228:	40020400 	.word	0x40020400
 800222c:	200002c2 	.word	0x200002c2
 8002230:	200002be 	.word	0x200002be
 8002234:	200002f0 	.word	0x200002f0

08002238 <SaveSequence>:

/*
	Save current sequence to memory
*/
unsigned char SaveSequence(unsigned char SequenceCell)
{	
 8002238:	b570      	push	{r4, r5, r6, lr}
 800223a:	4604      	mov	r4, r0
	ADCPause();
 800223c:	f7ff fec6 	bl	8001fcc <ADCPause>
	if(!Is_Expander_Present())
 8002240:	f7ff fd22 	bl	8001c88 <Is_Expander_Present>
 8002244:	b1b0      	cbz	r0, 8002274 <SaveSequence+0x3c>
		CAT25512_write_block(bank*SequenceCell*sizeof(Steps), (unsigned char *) Steps[0], sizeof(Steps[0]));
		CAT25512_write_block(bank*SequenceCell*sizeof(Steps)+sizeof(Steps[0]), (unsigned char *) Steps[1], sizeof(Steps[1]));
	}
	else
	{
		CAT25512_write_block((SequenceCell+32)*sizeof(Steps), (unsigned char *) Steps[0], sizeof(Steps[0]));
 8002246:	3420      	adds	r4, #32
 8002248:	0264      	lsls	r4, r4, #9
 800224a:	b2a4      	uxth	r4, r4
 800224c:	4d17      	ldr	r5, [pc, #92]	; (80022ac <SaveSequence+0x74>)
 800224e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002252:	4629      	mov	r1, r5
 8002254:	4620      	mov	r0, r4
 8002256:	f7ff fa51 	bl	80016fc <CAT25512_write_block>
		CAT25512_write_block((SequenceCell+32)*sizeof(Steps)+sizeof(Steps[0]), (unsigned char *) Steps[1], sizeof(Steps[1]));		
 800225a:	f504 7080 	add.w	r0, r4, #256	; 0x100
 800225e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002262:	18a9      	adds	r1, r5, r2
 8002264:	f400 407f 	and.w	r0, r0, #65280	; 0xff00
 8002268:	f7ff fa48 	bl	80016fc <CAT25512_write_block>
	}
	mADC_init();
 800226c:	f7ff fe02 	bl	8001e74 <mADC_init>
	return 0;
};
 8002270:	2000      	movs	r0, #0
 8002272:	bd70      	pop	{r4, r5, r6, pc}
		CAT25512_write_block(bank*SequenceCell*sizeof(Steps), (unsigned char *) Steps[0], sizeof(Steps[0]));
 8002274:	4e0e      	ldr	r6, [pc, #56]	; (80022b0 <SaveSequence+0x78>)
 8002276:	7830      	ldrb	r0, [r6, #0]
 8002278:	b2a4      	uxth	r4, r4
 800227a:	4d0c      	ldr	r5, [pc, #48]	; (80022ac <SaveSequence+0x74>)
 800227c:	fb00 f004 	mul.w	r0, r0, r4
 8002280:	0240      	lsls	r0, r0, #9
 8002282:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002286:	4629      	mov	r1, r5
 8002288:	f400 407e 	and.w	r0, r0, #65024	; 0xfe00
 800228c:	f7ff fa36 	bl	80016fc <CAT25512_write_block>
		CAT25512_write_block(bank*SequenceCell*sizeof(Steps)+sizeof(Steps[0]), (unsigned char *) Steps[1], sizeof(Steps[1]));
 8002290:	7830      	ldrb	r0, [r6, #0]
 8002292:	fb00 f004 	mul.w	r0, r0, r4
 8002296:	0240      	lsls	r0, r0, #9
 8002298:	f500 7080 	add.w	r0, r0, #256	; 0x100
 800229c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022a0:	18a9      	adds	r1, r5, r2
 80022a2:	f400 407f 	and.w	r0, r0, #65280	; 0xff00
 80022a6:	f7ff fa29 	bl	80016fc <CAT25512_write_block>
 80022aa:	e7df      	b.n	800226c <SaveSequence+0x34>
 80022ac:	200008a4 	.word	0x200008a4
 80022b0:	20000270 	.word	0x20000270

080022b4 <LoadSequence>:

//Load a sequence from cell number SequenceCell
void LoadSequence(unsigned char SequenceCell)
{
 80022b4:	b570      	push	{r4, r5, r6, lr}
 80022b6:	4604      	mov	r4, r0
	unsigned char cnt;

	ADCPause();
 80022b8:	f7ff fe88 	bl	8001fcc <ADCPause>
	if(!Is_Expander_Present())
 80022bc:	f7ff fce4 	bl	8001c88 <Is_Expander_Present>
 80022c0:	bb38      	cbnz	r0, 8002312 <LoadSequence+0x5e>
	{
		CAT25512_read_block(bank*SequenceCell*sizeof(Steps), (unsigned char *) Steps[0], sizeof(Steps[0]));
 80022c2:	4e39      	ldr	r6, [pc, #228]	; (80023a8 <LoadSequence+0xf4>)
 80022c4:	7830      	ldrb	r0, [r6, #0]
 80022c6:	b2a4      	uxth	r4, r4
 80022c8:	4d38      	ldr	r5, [pc, #224]	; (80023ac <LoadSequence+0xf8>)
 80022ca:	fb00 f004 	mul.w	r0, r0, r4
 80022ce:	0240      	lsls	r0, r0, #9
 80022d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022d4:	4629      	mov	r1, r5
 80022d6:	f400 407e 	and.w	r0, r0, #65024	; 0xfe00
 80022da:	f7ff fa73 	bl	80017c4 <CAT25512_read_block>
		CAT25512_read_block(bank*SequenceCell*sizeof(Steps)+sizeof(Steps[0]), (unsigned char *) Steps[1], sizeof(Steps[1]));
 80022de:	7830      	ldrb	r0, [r6, #0]
 80022e0:	fb00 f004 	mul.w	r0, r0, r4
 80022e4:	0240      	lsls	r0, r0, #9
 80022e6:	f500 7080 	add.w	r0, r0, #256	; 0x100
 80022ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022ee:	18a9      	adds	r1, r5, r2
 80022f0:	f400 407f 	and.w	r0, r0, #65280	; 0xff00
 80022f4:	f7ff fa66 	bl	80017c4 <CAT25512_read_block>
		CAT25512_read_block((SequenceCell+32)*sizeof(Steps), (unsigned char *) Steps[0], sizeof(Steps[0]));
		CAT25512_read_block((SequenceCell+32)*sizeof(Steps)+sizeof(Steps[0]), (unsigned char *) Steps[1], sizeof(Steps[1]));
	}
	
	//Block sliders scanning while voltages from slider and preset aren't equal
	if (gDipConfig.b.SAVE_V_LEVEL == 1) {
 80022f8:	4b2d      	ldr	r3, [pc, #180]	; (80023b0 <LoadSequence+0xfc>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	f013 0f04 	tst.w	r3, #4
 8002300:	d14f      	bne.n	80023a2 <LoadSequence+0xee>
			Steps[1][cnt+16].b.WaitVoltageSlider = 1;
			Steps[1][cnt+16].b.WaitTimeSlider = 1;				
		};		
	};
	
	gSequencerMode_1 = SEQUENCER_MODE_STOP;
 8002302:	2302      	movs	r3, #2
 8002304:	4a2b      	ldr	r2, [pc, #172]	; (80023b4 <LoadSequence+0x100>)
 8002306:	7013      	strb	r3, [r2, #0]
	gSequencerMode_2 = SEQUENCER_MODE_STOP;
 8002308:	4a2b      	ldr	r2, [pc, #172]	; (80023b8 <LoadSequence+0x104>)
 800230a:	7013      	strb	r3, [r2, #0]
	
	mADC_init();
 800230c:	f7ff fdb2 	bl	8001e74 <mADC_init>
};
 8002310:	bd70      	pop	{r4, r5, r6, pc}
		CAT25512_read_block((SequenceCell+32)*sizeof(Steps), (unsigned char *) Steps[0], sizeof(Steps[0]));
 8002312:	3420      	adds	r4, #32
 8002314:	0264      	lsls	r4, r4, #9
 8002316:	b2a4      	uxth	r4, r4
 8002318:	4d24      	ldr	r5, [pc, #144]	; (80023ac <LoadSequence+0xf8>)
 800231a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800231e:	4629      	mov	r1, r5
 8002320:	4620      	mov	r0, r4
 8002322:	f7ff fa4f 	bl	80017c4 <CAT25512_read_block>
		CAT25512_read_block((SequenceCell+32)*sizeof(Steps)+sizeof(Steps[0]), (unsigned char *) Steps[1], sizeof(Steps[1]));
 8002326:	f504 7080 	add.w	r0, r4, #256	; 0x100
 800232a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800232e:	18a9      	adds	r1, r5, r2
 8002330:	f400 407f 	and.w	r0, r0, #65280	; 0xff00
 8002334:	f7ff fa46 	bl	80017c4 <CAT25512_read_block>
 8002338:	e7de      	b.n	80022f8 <LoadSequence+0x44>
			Steps[0][cnt].b.WaitVoltageSlider = 1;
 800233a:	4b1c      	ldr	r3, [pc, #112]	; (80023ac <LoadSequence+0xf8>)
 800233c:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 8002340:	6848      	ldr	r0, [r1, #4]
 8002342:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 8002346:	6048      	str	r0, [r1, #4]
			Steps[0][cnt].b.WaitTimeSlider = 1;
 8002348:	6848      	ldr	r0, [r1, #4]
 800234a:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
 800234e:	6048      	str	r0, [r1, #4]
			Steps[1][cnt].b.WaitVoltageSlider = 1;
 8002350:	f102 0120 	add.w	r1, r2, #32
 8002354:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8002358:	6848      	ldr	r0, [r1, #4]
 800235a:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 800235e:	6048      	str	r0, [r1, #4]
			Steps[1][cnt].b.WaitTimeSlider = 1;	
 8002360:	6848      	ldr	r0, [r1, #4]
 8002362:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
 8002366:	6048      	str	r0, [r1, #4]
			Steps[0][cnt+16].b.WaitVoltageSlider = 1;
 8002368:	f102 0110 	add.w	r1, r2, #16
 800236c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8002370:	6848      	ldr	r0, [r1, #4]
 8002372:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 8002376:	6048      	str	r0, [r1, #4]
			Steps[0][cnt+16].b.WaitTimeSlider = 1;
 8002378:	6848      	ldr	r0, [r1, #4]
 800237a:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
 800237e:	6048      	str	r0, [r1, #4]
			Steps[1][cnt+16].b.WaitVoltageSlider = 1;
 8002380:	f102 0130 	add.w	r1, r2, #48	; 0x30
 8002384:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8002388:	6859      	ldr	r1, [r3, #4]
 800238a:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 800238e:	6059      	str	r1, [r3, #4]
			Steps[1][cnt+16].b.WaitTimeSlider = 1;				
 8002390:	6859      	ldr	r1, [r3, #4]
 8002392:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8002396:	6059      	str	r1, [r3, #4]
		for(cnt=0; cnt<16; cnt++)
 8002398:	3201      	adds	r2, #1
 800239a:	b2d2      	uxtb	r2, r2
 800239c:	2a0f      	cmp	r2, #15
 800239e:	d9cc      	bls.n	800233a <LoadSequence+0x86>
 80023a0:	e7af      	b.n	8002302 <LoadSequence+0x4e>
 80023a2:	2200      	movs	r2, #0
 80023a4:	e7fa      	b.n	800239c <LoadSequence+0xe8>
 80023a6:	bf00      	nop
 80023a8:	20000270 	.word	0x20000270
 80023ac:	200008a4 	.word	0x200008a4
 80023b0:	200002e8 	.word	0x200002e8
 80023b4:	200002c1 	.word	0x200002c1
 80023b8:	200002c2 	.word	0x200002c2

080023bc <GetStepWidth>:
	Returns the duration of step number _StepNum in section _Section
*/
	#define EXT_VOLTAGE_STEP_SELECT	1023

unsigned long int GetStepWidth(unsigned char _Section, unsigned char _StepNum)
{
 80023bc:	b082      	sub	sp, #8
	unsigned long int ret_val = 0;
	unsigned long int time_level = 0;
	unsigned char ext_ban_num = 0;

	if (Steps[_Section][_StepNum].b.TimeSource) {
 80023be:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 80023c2:	4b56      	ldr	r3, [pc, #344]	; (800251c <GetStepWidth+0x160>)
 80023c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80023ce:	d04d      	beq.n	800246c <GetStepWidth+0xb0>
		
		//Step time is set externally
		ext_ban_num = Steps[_Section][_StepNum].b.TLevel/EXT_VOLTAGE_STEP_SELECT;
 80023d0:	4613      	mov	r3, r2
 80023d2:	4a52      	ldr	r2, [pc, #328]	; (800251c <GetStepWidth+0x160>)
 80023d4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80023d8:	f3c2 320b 	ubfx	r2, r2, #12, #12
 80023dc:	4b50      	ldr	r3, [pc, #320]	; (8002520 <GetStepWidth+0x164>)
 80023de:	fb83 c302 	smull	ip, r3, r3, r2
 80023e2:	4413      	add	r3, r2
 80023e4:	f3c3 2347 	ubfx	r3, r3, #9, #8
		if(ext_ban_num > 3) ext_ban_num = 3;
 80023e8:	2b03      	cmp	r3, #3
 80023ea:	d900      	bls.n	80023ee <GetStepWidth+0x32>
 80023ec:	2303      	movs	r3, #3
		
		time_level = AddData[ext_ban_num]*(4095.0f/((float)CalConstants[ext_ban_num]));
 80023ee:	4a4d      	ldr	r2, [pc, #308]	; (8002524 <GetStepWidth+0x168>)
 80023f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80023f4:	ee07 2a90 	vmov	s15, r2
 80023f8:	4a4b      	ldr	r2, [pc, #300]	; (8002528 <GetStepWidth+0x16c>)
 80023fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023fe:	ee07 3a10 	vmov	s14, r3
 8002402:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002406:	ed9f 6a49 	vldr	s12, [pc, #292]	; 800252c <GetStepWidth+0x170>
 800240a:	eec6 6a07 	vdiv.f32	s13, s12, s14
 800240e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002412:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002416:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	} else {
		//Step time is set on panel
		time_level = (Steps[_Section][_StepNum].b.TLevel + 1);
	};
	
	if (Steps[_Section][_StepNum].b.TimeRange_p03 == 1) {
 800241a:	eb01 1340 	add.w	r3, r1, r0, lsl #5
 800241e:	4a3f      	ldr	r2, [pc, #252]	; (800251c <GetStepWidth+0x160>)
 8002420:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f013 0f40 	tst.w	r3, #64	; 0x40
 800242a:	d12a      	bne.n	8002482 <GetStepWidth+0xc6>
	unsigned long int ret_val = 0;
 800242c:	2300      	movs	r3, #0
 800242e:	9301      	str	r3, [sp, #4]
		ret_val = (unsigned long int) ((((float) time_level * 112)/4095) +8);
	};
	
	if (Steps[_Section][_StepNum].b.TimeRange_p3 == 1) {
 8002430:	eb01 1340 	add.w	r3, r1, r0, lsl #5
 8002434:	4a39      	ldr	r2, [pc, #228]	; (800251c <GetStepWidth+0x160>)
 8002436:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002440:	d132      	bne.n	80024a8 <GetStepWidth+0xec>
		ret_val = (unsigned long int) ((((float) time_level * 1120)/4095) +80);
	};
	
	if (Steps[_Section][_StepNum].b.TimeRange_3 == 1) {
 8002442:	eb01 1340 	add.w	r3, r1, r0, lsl #5
 8002446:	4a35      	ldr	r2, [pc, #212]	; (800251c <GetStepWidth+0x160>)
 8002448:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002452:	d13c      	bne.n	80024ce <GetStepWidth+0x112>
		ret_val = (unsigned long int) ((((float) time_level * 11200)/4095) +800);
	};
	
	if (Steps[_Section][_StepNum].b.TimeRange_30 == 1) {
 8002454:	eb01 1140 	add.w	r1, r1, r0, lsl #5
 8002458:	4830      	ldr	r0, [pc, #192]	; (800251c <GetStepWidth+0x160>)
 800245a:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800245e:	684b      	ldr	r3, [r1, #4]
 8002460:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002464:	d146      	bne.n	80024f4 <GetStepWidth+0x138>
		ret_val = (unsigned long int) ((((float) time_level * 112000)/4095) +8000);
	};
	
	return ret_val;
};
 8002466:	9801      	ldr	r0, [sp, #4]
 8002468:	b002      	add	sp, #8
 800246a:	4770      	bx	lr
		time_level = (Steps[_Section][_StepNum].b.TLevel + 1);
 800246c:	eb01 1340 	add.w	r3, r1, r0, lsl #5
 8002470:	4a2a      	ldr	r2, [pc, #168]	; (800251c <GetStepWidth+0x160>)
 8002472:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002476:	f3c3 330b 	ubfx	r3, r3, #12, #12
 800247a:	3301      	adds	r3, #1
 800247c:	ee07 3a90 	vmov	s15, r3
 8002480:	e7cb      	b.n	800241a <GetStepWidth+0x5e>
		ret_val = (unsigned long int) ((((float) time_level * 112)/4095) +8);
 8002482:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002486:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002530 <GetStepWidth+0x174>
 800248a:	ee66 6a87 	vmul.f32	s13, s13, s14
 800248e:	ed9f 6a27 	vldr	s12, [pc, #156]	; 800252c <GetStepWidth+0x170>
 8002492:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8002496:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 800249a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800249e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80024a2:	ed8d 7a01 	vstr	s14, [sp, #4]
 80024a6:	e7c3      	b.n	8002430 <GetStepWidth+0x74>
		ret_val = (unsigned long int) ((((float) time_level * 1120)/4095) +80);
 80024a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024ac:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002534 <GetStepWidth+0x178>
 80024b0:	ee66 6a87 	vmul.f32	s13, s13, s14
 80024b4:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 800252c <GetStepWidth+0x170>
 80024b8:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80024bc:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8002538 <GetStepWidth+0x17c>
 80024c0:	ee37 7a26 	vadd.f32	s14, s14, s13
 80024c4:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80024c8:	ed8d 7a01 	vstr	s14, [sp, #4]
 80024cc:	e7b9      	b.n	8002442 <GetStepWidth+0x86>
		ret_val = (unsigned long int) ((((float) time_level * 11200)/4095) +800);
 80024ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024d2:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800253c <GetStepWidth+0x180>
 80024d6:	ee66 6a87 	vmul.f32	s13, s13, s14
 80024da:	ed9f 6a14 	vldr	s12, [pc, #80]	; 800252c <GetStepWidth+0x170>
 80024de:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80024e2:	eddf 6a17 	vldr	s13, [pc, #92]	; 8002540 <GetStepWidth+0x184>
 80024e6:	ee37 7a26 	vadd.f32	s14, s14, s13
 80024ea:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80024ee:	ed8d 7a01 	vstr	s14, [sp, #4]
 80024f2:	e7af      	b.n	8002454 <GetStepWidth+0x98>
		ret_val = (unsigned long int) ((((float) time_level * 112000)/4095) +8000);
 80024f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024f8:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8002544 <GetStepWidth+0x188>
 80024fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002500:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800252c <GetStepWidth+0x170>
 8002504:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002508:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8002548 <GetStepWidth+0x18c>
 800250c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002510:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002514:	edcd 7a01 	vstr	s15, [sp, #4]
	return ret_val;
 8002518:	e7a5      	b.n	8002466 <GetStepWidth+0xaa>
 800251a:	bf00      	nop
 800251c:	200008a4 	.word	0x200008a4
 8002520:	80200803 	.word	0x80200803
 8002524:	200007f8 	.word	0x200007f8
 8002528:	20000250 	.word	0x20000250
 800252c:	457ff000 	.word	0x457ff000
 8002530:	42e00000 	.word	0x42e00000
 8002534:	448c0000 	.word	0x448c0000
 8002538:	42a00000 	.word	0x42a00000
 800253c:	462f0000 	.word	0x462f0000
 8002540:	44480000 	.word	0x44480000
 8002544:	47dac000 	.word	0x47dac000
 8002548:	45fa0000 	.word	0x45fa0000

0800254c <GetStepVoltage>:
	#define MAX_DAC_VALUE			0xFFF
	#define FULL_RANGE_STEPS	60
	#define QUANTIZE_DIVIDER	MAX_DAC_VALUE/FULL_RANGE_STEPS 
	
unsigned int GetStepVoltage(unsigned char _Section, unsigned char _StepNum)
{
 800254c:	b430      	push	{r4, r5}
	unsigned int ret_val = 0;
	unsigned int voltage_level = 0;
	unsigned char ext_ban_num = 0;

	if (Steps[_Section][_StepNum].b.VoltageSource) {
 800254e:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 8002552:	4ba0      	ldr	r3, [pc, #640]	; (80027d4 <GetStepVoltage+0x288>)
 8002554:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8002558:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800255c:	d051      	beq.n	8002602 <GetStepVoltage+0xb6>
		//Step voltage is set externally
		ext_ban_num = Steps[_Section][_StepNum].b.VLevel/EXT_VOLTAGE_STEP_SELECT;
 800255e:	4613      	mov	r3, r2
 8002560:	4a9c      	ldr	r2, [pc, #624]	; (80027d4 <GetStepVoltage+0x288>)
 8002562:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002566:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800256a:	4b9b      	ldr	r3, [pc, #620]	; (80027d8 <GetStepVoltage+0x28c>)
 800256c:	fb83 4302 	smull	r4, r3, r3, r2
 8002570:	4413      	add	r3, r2
 8002572:	f3c3 2347 	ubfx	r3, r3, #9, #8
		if(ext_ban_num > 3) ext_ban_num = 3;
 8002576:	2b03      	cmp	r3, #3
 8002578:	d900      	bls.n	800257c <GetStepVoltage+0x30>
 800257a:	2303      	movs	r3, #3
		
		voltage_level = AddData[ext_ban_num]*(4095.0f/((float)CalConstants[ext_ban_num]));
 800257c:	4a97      	ldr	r2, [pc, #604]	; (80027dc <GetStepVoltage+0x290>)
 800257e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002582:	ee07 2a90 	vmov	s15, r2
 8002586:	4a96      	ldr	r2, [pc, #600]	; (80027e0 <GetStepVoltage+0x294>)
 8002588:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800258c:	ee07 3a10 	vmov	s14, r3
 8002590:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002594:	ed9f 6a93 	vldr	s12, [pc, #588]	; 80027e4 <GetStepVoltage+0x298>
 8002598:	eec6 6a07 	vdiv.f32	s13, s12, s14
 800259c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025a0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80025a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	} else {
		//Step voltage is set on panel
		voltage_level = Steps[_Section][_StepNum].b.VLevel;
	};
	
	if(voltage_level > 4095) voltage_level = 4095;
 80025a8:	ee17 3a90 	vmov	r3, s15
 80025ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025b0:	d301      	bcc.n	80025b6 <GetStepVoltage+0x6a>
 80025b2:	eddf 7a8d 	vldr	s15, [pc, #564]	; 80027e8 <GetStepVoltage+0x29c>

	if (Steps[_Section][_StepNum].b.FullRange) {		
 80025b6:	eb01 1340 	add.w	r3, r1, r0, lsl #5
 80025ba:	4a86      	ldr	r2, [pc, #536]	; (80027d4 <GetStepVoltage+0x288>)
 80025bc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80025c0:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 80025c4:	d027      	beq.n	8002616 <GetStepVoltage+0xca>
		ret_val = voltage_level;
		// if quantization mode is on
		if (Steps[_Section][_StepNum].b.Quantize) {
 80025c6:	eb01 1340 	add.w	r3, r1, r0, lsl #5
 80025ca:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80025ce:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80025d2:	f000 80fc 	beq.w	80027ce <GetStepVoltage+0x282>
		//Calculate the quantized voltage
			ret_val =  (ret_val / (12*divider)) ;
 80025d6:	4b85      	ldr	r3, [pc, #532]	; (80027ec <GetStepVoltage+0x2a0>)
 80025d8:	ed93 7a00 	vldr	s14, [r3]
 80025dc:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 80025e0:	ee67 6a26 	vmul.f32	s13, s14, s13
 80025e4:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 80025e8:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80025ec:	eebc 7ac7 	vcvt.u32.f32	s14, s14
			ret_val = ret_val * (12*divider);
 80025f0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80025f4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80025f8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80025fc:	ee17 3a10 	vmov	r3, s14
 8002600:	e00a      	b.n	8002618 <GetStepVoltage+0xcc>
		voltage_level = Steps[_Section][_StepNum].b.VLevel;
 8002602:	eb01 1340 	add.w	r3, r1, r0, lsl #5
 8002606:	4a73      	ldr	r2, [pc, #460]	; (80027d4 <GetStepVoltage+0x288>)
 8002608:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800260c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002610:	ee07 3a90 	vmov	s15, r3
 8002614:	e7c8      	b.n	80025a8 <GetStepVoltage+0x5c>
	unsigned int ret_val = 0;
 8002616:	2300      	movs	r3, #0
		};
	};
	
	if (Steps[_Section][_StepNum].b.Voltage0) {	
 8002618:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 800261c:	4c6d      	ldr	r4, [pc, #436]	; (80027d4 <GetStepVoltage+0x288>)
 800261e:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 8002622:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8002626:	d01f      	beq.n	8002668 <GetStepVoltage+0x11c>
		ret_val = (voltage_level/divider);
 8002628:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800262c:	4b6f      	ldr	r3, [pc, #444]	; (80027ec <GetStepVoltage+0x2a0>)
 800262e:	ed93 6a00 	vldr	s12, [r3]
 8002632:	eec7 6a06 	vdiv.f32	s13, s14, s12
 8002636:	eebc 7ae6 	vcvt.u32.f32	s14, s13
 800263a:	ee17 3a10 	vmov	r3, s14
		if (Steps[_Section][_StepNum].b.Quantize) {
 800263e:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 8002642:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 8002646:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 800264a:	d00d      	beq.n	8002668 <GetStepVoltage+0x11c>

			ret_val =  (ret_val / (offset/12)) ;
 800264c:	4d68      	ldr	r5, [pc, #416]	; (80027f0 <GetStepVoltage+0x2a4>)
 800264e:	682a      	ldr	r2, [r5, #0]
 8002650:	4c68      	ldr	r4, [pc, #416]	; (80027f4 <GetStepVoltage+0x2a8>)
 8002652:	fba4 c202 	umull	ip, r2, r4, r2
 8002656:	08d2      	lsrs	r2, r2, #3
 8002658:	fbb3 f3f2 	udiv	r3, r3, r2
			ret_val = ret_val * (offset/12);
 800265c:	682a      	ldr	r2, [r5, #0]
 800265e:	fba4 4202 	umull	r4, r2, r4, r2
 8002662:	08d2      	lsrs	r2, r2, #3
 8002664:	fb03 f302 	mul.w	r3, r3, r2
		};
	};
	
	if (Steps[_Section][_StepNum].b.Voltage2) {		
 8002668:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 800266c:	4c59      	ldr	r4, [pc, #356]	; (80027d4 <GetStepVoltage+0x288>)
 800266e:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 8002672:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8002676:	d022      	beq.n	80026be <GetStepVoltage+0x172>
		ret_val = (voltage_level/divider);
 8002678:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800267c:	4b5b      	ldr	r3, [pc, #364]	; (80027ec <GetStepVoltage+0x2a0>)
 800267e:	ed93 6a00 	vldr	s12, [r3]
 8002682:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8002686:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800268a:	ee17 3a10 	vmov	r3, s14
		if (Steps[_Section][_StepNum].b.Quantize) {
 800268e:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 8002692:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 8002696:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 800269a:	d00d      	beq.n	80026b8 <GetStepVoltage+0x16c>
			ret_val =  (ret_val / (offset/12)) ;
 800269c:	4a54      	ldr	r2, [pc, #336]	; (80027f0 <GetStepVoltage+0x2a4>)
 800269e:	6814      	ldr	r4, [r2, #0]
 80026a0:	4d54      	ldr	r5, [pc, #336]	; (80027f4 <GetStepVoltage+0x2a8>)
 80026a2:	fba5 c404 	umull	ip, r4, r5, r4
 80026a6:	08e4      	lsrs	r4, r4, #3
 80026a8:	fbb3 f3f4 	udiv	r3, r3, r4
			ret_val = ret_val * (offset/12);
 80026ac:	6812      	ldr	r2, [r2, #0]
 80026ae:	fba5 4202 	umull	r4, r2, r5, r2
 80026b2:	08d2      	lsrs	r2, r2, #3
 80026b4:	fb03 f302 	mul.w	r3, r3, r2
		};
		ret_val +=offset;
 80026b8:	4a4d      	ldr	r2, [pc, #308]	; (80027f0 <GetStepVoltage+0x2a4>)
 80026ba:	6812      	ldr	r2, [r2, #0]
 80026bc:	4413      	add	r3, r2
	};
	
	if (Steps[_Section][_StepNum].b.Voltage4) {		
 80026be:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 80026c2:	4c44      	ldr	r4, [pc, #272]	; (80027d4 <GetStepVoltage+0x288>)
 80026c4:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 80026c8:	f012 4f80 	tst.w	r2, #1073741824	; 0x40000000
 80026cc:	d023      	beq.n	8002716 <GetStepVoltage+0x1ca>
		ret_val = (voltage_level/divider);
 80026ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026d2:	4b46      	ldr	r3, [pc, #280]	; (80027ec <GetStepVoltage+0x2a0>)
 80026d4:	ed93 6a00 	vldr	s12, [r3]
 80026d8:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80026dc:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80026e0:	ee17 3a10 	vmov	r3, s14
		if (Steps[_Section][_StepNum].b.Quantize) {
 80026e4:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 80026e8:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 80026ec:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 80026f0:	d00d      	beq.n	800270e <GetStepVoltage+0x1c2>
			ret_val =  (ret_val / (offset/12)) ;
 80026f2:	4a3f      	ldr	r2, [pc, #252]	; (80027f0 <GetStepVoltage+0x2a4>)
 80026f4:	6814      	ldr	r4, [r2, #0]
 80026f6:	4d3f      	ldr	r5, [pc, #252]	; (80027f4 <GetStepVoltage+0x2a8>)
 80026f8:	fba5 c404 	umull	ip, r4, r5, r4
 80026fc:	08e4      	lsrs	r4, r4, #3
 80026fe:	fbb3 f3f4 	udiv	r3, r3, r4
			ret_val = ret_val * (offset/12);
 8002702:	6812      	ldr	r2, [r2, #0]
 8002704:	fba5 4202 	umull	r4, r2, r5, r2
 8002708:	08d2      	lsrs	r2, r2, #3
 800270a:	fb03 f302 	mul.w	r3, r3, r2
		};
		ret_val +=offset*2;
 800270e:	4a38      	ldr	r2, [pc, #224]	; (80027f0 <GetStepVoltage+0x2a4>)
 8002710:	6812      	ldr	r2, [r2, #0]
 8002712:	eb03 0342 	add.w	r3, r3, r2, lsl #1
	};
	
	if (Steps[_Section][_StepNum].b.Voltage6) {		
 8002716:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 800271a:	4c2e      	ldr	r4, [pc, #184]	; (80027d4 <GetStepVoltage+0x288>)
 800271c:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 8002720:	2a00      	cmp	r2, #0
 8002722:	da24      	bge.n	800276e <GetStepVoltage+0x222>
		ret_val = (voltage_level/divider);
 8002724:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002728:	4b30      	ldr	r3, [pc, #192]	; (80027ec <GetStepVoltage+0x2a0>)
 800272a:	ed93 6a00 	vldr	s12, [r3]
 800272e:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8002732:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8002736:	ee17 3a10 	vmov	r3, s14
		if (Steps[_Section][_StepNum].b.Quantize) {
 800273a:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 800273e:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 8002742:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 8002746:	d00d      	beq.n	8002764 <GetStepVoltage+0x218>
			ret_val =  (ret_val / (offset/12)) ;
 8002748:	4a29      	ldr	r2, [pc, #164]	; (80027f0 <GetStepVoltage+0x2a4>)
 800274a:	6814      	ldr	r4, [r2, #0]
 800274c:	4d29      	ldr	r5, [pc, #164]	; (80027f4 <GetStepVoltage+0x2a8>)
 800274e:	fba5 c404 	umull	ip, r4, r5, r4
 8002752:	08e4      	lsrs	r4, r4, #3
 8002754:	fbb3 f3f4 	udiv	r3, r3, r4
			ret_val = ret_val * (offset/12);
 8002758:	6812      	ldr	r2, [r2, #0]
 800275a:	fba5 4202 	umull	r4, r2, r5, r2
 800275e:	08d2      	lsrs	r2, r2, #3
 8002760:	fb03 f302 	mul.w	r3, r3, r2
		};
		ret_val +=offset*3;
 8002764:	4a22      	ldr	r2, [pc, #136]	; (80027f0 <GetStepVoltage+0x2a4>)
 8002766:	6812      	ldr	r2, [r2, #0]
 8002768:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800276c:	4413      	add	r3, r2
	};
	
	if (Steps[_Section][_StepNum].b.Voltage8) {		
 800276e:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 8002772:	4c18      	ldr	r4, [pc, #96]	; (80027d4 <GetStepVoltage+0x288>)
 8002774:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8002778:	6852      	ldr	r2, [r2, #4]
 800277a:	f012 0f01 	tst.w	r2, #1
 800277e:	d023      	beq.n	80027c8 <GetStepVoltage+0x27c>
		ret_val = (voltage_level/divider);
 8002780:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002784:	4b19      	ldr	r3, [pc, #100]	; (80027ec <GetStepVoltage+0x2a0>)
 8002786:	edd3 6a00 	vldr	s13, [r3]
 800278a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800278e:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8002792:	ee17 3a90 	vmov	r3, s15
		if (Steps[_Section][_StepNum].b.Quantize) {
 8002796:	eb01 1140 	add.w	r1, r1, r0, lsl #5
 800279a:	f854 2031 	ldr.w	r2, [r4, r1, lsl #3]
 800279e:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 80027a2:	d00d      	beq.n	80027c0 <GetStepVoltage+0x274>
			ret_val =  (ret_val / (offset/12)) ;
 80027a4:	4812      	ldr	r0, [pc, #72]	; (80027f0 <GetStepVoltage+0x2a4>)
 80027a6:	6802      	ldr	r2, [r0, #0]
 80027a8:	4912      	ldr	r1, [pc, #72]	; (80027f4 <GetStepVoltage+0x2a8>)
 80027aa:	fba1 4202 	umull	r4, r2, r1, r2
 80027ae:	08d2      	lsrs	r2, r2, #3
 80027b0:	fbb3 f3f2 	udiv	r3, r3, r2
			ret_val = ret_val * (offset/12);
 80027b4:	6800      	ldr	r0, [r0, #0]
 80027b6:	fba1 2000 	umull	r2, r0, r1, r0
 80027ba:	08c0      	lsrs	r0, r0, #3
 80027bc:	fb03 f300 	mul.w	r3, r3, r0
		};
		ret_val +=offset*4;
 80027c0:	4a0b      	ldr	r2, [pc, #44]	; (80027f0 <GetStepVoltage+0x2a4>)
 80027c2:	6810      	ldr	r0, [r2, #0]
 80027c4:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	};

	return ret_val;
};
 80027c8:	4618      	mov	r0, r3
 80027ca:	bc30      	pop	{r4, r5}
 80027cc:	4770      	bx	lr
		ret_val = voltage_level;
 80027ce:	ee17 3a90 	vmov	r3, s15
 80027d2:	e721      	b.n	8002618 <GetStepVoltage+0xcc>
 80027d4:	200008a4 	.word	0x200008a4
 80027d8:	80200803 	.word	0x80200803
 80027dc:	200007f8 	.word	0x200007f8
 80027e0:	20000250 	.word	0x20000250
 80027e4:	457ff000 	.word	0x457ff000
 80027e8:	00000fff 	.word	0x00000fff
 80027ec:	20000898 	.word	0x20000898
 80027f0:	200008a0 	.word	0x200008a0
 80027f4:	aaaaaaab 	.word	0xaaaaaaab

080027f8 <GetNextStep>:
/*
	Calculate the number of next step
	_StepNum - current step number in section _Section
*/
unsigned char GetNextStep(unsigned char _Section, unsigned char _StepNum)
{
 80027f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027fa:	4605      	mov	r5, r0
 80027fc:	460c      	mov	r4, r1
	unsigned char ret_val = 0;
	unsigned char isLastStage = 0;
	unsigned char tmp=0;
	unsigned char max_step;

	if(Is_Expander_Present()) max_step = 31;
 80027fe:	f7ff fa43 	bl	8001c88 <Is_Expander_Present>
 8002802:	b918      	cbnz	r0, 800280c <GetNextStep+0x14>
	else 
	{
		max_step = 15;
		if(_StepNum > 15) return 0;
 8002804:	2c0f      	cmp	r4, #15
 8002806:	d842      	bhi.n	800288e <GetNextStep+0x96>
		max_step = 15;
 8002808:	210f      	movs	r1, #15
 800280a:	e000      	b.n	800280e <GetNextStep+0x16>
	if(Is_Expander_Present()) max_step = 31;
 800280c:	211f      	movs	r1, #31
	}
	
	isLastStage = Steps[_Section][_StepNum].b.CycleLast;
 800280e:	462e      	mov	r6, r5
 8002810:	4627      	mov	r7, r4
 8002812:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8002816:	4b20      	ldr	r3, [pc, #128]	; (8002898 <GetNextStep+0xa0>)
 8002818:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800281c:	6868      	ldr	r0, [r5, #4]
 800281e:	f3c0 1040 	ubfx	r0, r0, #5, #1
	
	if (isLastStage != 0) {      
 8002822:	bb78      	cbnz	r0, 8002884 <GetNextStep+0x8c>
	isLastStage = Steps[_Section][_StepNum].b.CycleLast;
 8002824:	4602      	mov	r2, r0
			  isLastStage = 0;
			};
		};
    } 

    if (isLastStage == 0) {		
 8002826:	bb9a      	cbnz	r2, 8002890 <GetNextStep+0x98>
		if ( _StepNum >= max_step ) {
 8002828:	42a1      	cmp	r1, r4
 800282a:	d932      	bls.n	8002892 <GetNextStep+0x9a>
			ret_val = 0;
		} else {
			ret_val = _StepNum+1;
 800282c:	3401      	adds	r4, #1
 800282e:	b2e0      	uxtb	r0, r4
 8002830:	e02e      	b.n	8002890 <GetNextStep+0x98>
			  if (Steps[_Section][max_step-(tmp-_StepNum)].b.CycleFirst) {
 8002832:	1bda      	subs	r2, r3, r7
 8002834:	1a8a      	subs	r2, r1, r2
 8002836:	eb02 1246 	add.w	r2, r2, r6, lsl #5
 800283a:	4d17      	ldr	r5, [pc, #92]	; (8002898 <GetNextStep+0xa0>)
 800283c:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8002840:	6852      	ldr	r2, [r2, #4]
 8002842:	f012 0f10 	tst.w	r2, #16
 8002846:	d115      	bne.n	8002874 <GetNextStep+0x7c>
			if (tmp == max_step) {
 8002848:	428b      	cmp	r3, r1
 800284a:	d019      	beq.n	8002880 <GetNextStep+0x88>
		for(tmp = 0; tmp <= max_step; tmp++)
 800284c:	3301      	adds	r3, #1
 800284e:	b2db      	uxtb	r3, r3
 8002850:	428b      	cmp	r3, r1
 8002852:	d819      	bhi.n	8002888 <GetNextStep+0x90>
			if (tmp<=_StepNum) {
 8002854:	42a3      	cmp	r3, r4
 8002856:	d8ec      	bhi.n	8002832 <GetNextStep+0x3a>
			  if (Steps[_Section][_StepNum-tmp].b.CycleFirst) {
 8002858:	1afa      	subs	r2, r7, r3
 800285a:	eb02 1546 	add.w	r5, r2, r6, lsl #5
 800285e:	4a0e      	ldr	r2, [pc, #56]	; (8002898 <GetNextStep+0xa0>)
 8002860:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8002864:	6852      	ldr	r2, [r2, #4]
 8002866:	f012 0f10 	tst.w	r2, #16
 800286a:	d0ed      	beq.n	8002848 <GetNextStep+0x50>
			    ret_val = _StepNum-tmp;
 800286c:	1ae3      	subs	r3, r4, r3
			    break;
 800286e:	4602      	mov	r2, r0
			    ret_val = _StepNum-tmp;
 8002870:	b2d8      	uxtb	r0, r3
			    break;
 8002872:	e7d8      	b.n	8002826 <GetNextStep+0x2e>
			    ret_val = max_step-(tmp-_StepNum);
 8002874:	1ae3      	subs	r3, r4, r3
 8002876:	fa51 f383 	uxtab	r3, r1, r3
			    break;
 800287a:	4602      	mov	r2, r0
			    ret_val = max_step-(tmp-_StepNum);
 800287c:	b2d8      	uxtb	r0, r3
			    break;
 800287e:	e7d2      	b.n	8002826 <GetNextStep+0x2e>
			  isLastStage = 0;
 8002880:	2000      	movs	r0, #0
 8002882:	e7e3      	b.n	800284c <GetNextStep+0x54>
		for(tmp = 0; tmp <= max_step; tmp++)
 8002884:	2300      	movs	r3, #0
 8002886:	e7e3      	b.n	8002850 <GetNextStep+0x58>
 8002888:	4602      	mov	r2, r0
	unsigned char ret_val = 0;
 800288a:	2000      	movs	r0, #0
 800288c:	e7cb      	b.n	8002826 <GetNextStep+0x2e>
		if(_StepNum > 15) return 0;
 800288e:	2000      	movs	r0, #0
	};
	/* ENDOF:    -    */

    //printf("GetNextStepReturnValue: %i \n", ret_val);
    return ret_val;
};
 8002890:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			ret_val = 0;
 8002892:	4610      	mov	r0, r2
 8002894:	e7fc      	b.n	8002890 <GetNextStep+0x98>
 8002896:	bf00      	nop
 8002898:	200008a4 	.word	0x200008a4

0800289c <EXTI9_5_IRQHandler>:
{
 800289c:	b530      	push	{r4, r5, lr}
 800289e:	b083      	sub	sp, #12
	if (EXTI->PR & (1<<8)) {	 
 80028a0:	4bb3      	ldr	r3, [pc, #716]	; (8002b70 <EXTI9_5_IRQHandler+0x2d4>)
 80028a2:	695b      	ldr	r3, [r3, #20]
 80028a4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80028a8:	f000 80af 	beq.w	8002a0a <EXTI9_5_IRQHandler+0x16e>
		gPrevSequencerMode_1 = gSequencerMode_1;
 80028ac:	4ab1      	ldr	r2, [pc, #708]	; (8002b74 <EXTI9_5_IRQHandler+0x2d8>)
 80028ae:	7813      	ldrb	r3, [r2, #0]
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	49b1      	ldr	r1, [pc, #708]	; (8002b78 <EXTI9_5_IRQHandler+0x2dc>)
 80028b4:	700b      	strb	r3, [r1, #0]
		if((gSequencerMode_1 != SEQUENCER_MODE_STAY_HI_Z && gSequencerMode_1 != SEQUENCER_MODE_WAIT_HI_Z) && (gSequencerMode_1 != SEQUENCER_MODE_WAIT) && (gSequencerMode_1 != SEQUENCER_MODE_RUN))
 80028b6:	7813      	ldrb	r3, [r2, #0]
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	2b05      	cmp	r3, #5
 80028bc:	f000 8096 	beq.w	80029ec <EXTI9_5_IRQHandler+0x150>
 80028c0:	7813      	ldrb	r3, [r2, #0]
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	2b04      	cmp	r3, #4
 80028c6:	f000 8091 	beq.w	80029ec <EXTI9_5_IRQHandler+0x150>
 80028ca:	7813      	ldrb	r3, [r2, #0]
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	f000 808c 	beq.w	80029ec <EXTI9_5_IRQHandler+0x150>
 80028d4:	7813      	ldrb	r3, [r2, #0]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	f000 8088 	beq.w	80029ec <EXTI9_5_IRQHandler+0x150>
			if (Steps[0][gSequenceStepNumber_1].b.CycleLast)
 80028dc:	4ba7      	ldr	r3, [pc, #668]	; (8002b7c <EXTI9_5_IRQHandler+0x2e0>)
 80028de:	781a      	ldrb	r2, [r3, #0]
 80028e0:	4ba7      	ldr	r3, [pc, #668]	; (8002b80 <EXTI9_5_IRQHandler+0x2e4>)
 80028e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f013 0f20 	tst.w	r3, #32
 80028ec:	d044      	beq.n	8002978 <EXTI9_5_IRQHandler+0xdc>
					gSequencerMode_1 = SEQUENCER_MODE_RUN;
 80028ee:	4da1      	ldr	r5, [pc, #644]	; (8002b74 <EXTI9_5_IRQHandler+0x2d8>)
 80028f0:	2000      	movs	r0, #0
 80028f2:	7028      	strb	r0, [r5, #0]
					gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 80028f4:	4ca1      	ldr	r4, [pc, #644]	; (8002b7c <EXTI9_5_IRQHandler+0x2e0>)
 80028f6:	7821      	ldrb	r1, [r4, #0]
 80028f8:	f7ff ff7e 	bl	80027f8 <GetNextStep>
 80028fc:	7020      	strb	r0, [r4, #0]
					PULSE_LED_I_ALL_ON;
 80028fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002902:	48a0      	ldr	r0, [pc, #640]	; (8002b84 <EXTI9_5_IRQHandler+0x2e8>)
 8002904:	f7fe fbef 	bl	80010e6 <GPIO_ResetBits>
					PulseStatus;
 8002908:	7822      	ldrb	r2, [r4, #0]
 800290a:	782b      	ldrb	r3, [r5, #0]
 800290c:	499a      	ldr	r1, [pc, #616]	; (8002b78 <EXTI9_5_IRQHandler+0x2dc>)
 800290e:	7808      	ldrb	r0, [r1, #0]
 8002910:	7821      	ldrb	r1, [r4, #0]
 8002912:	4d9b      	ldr	r5, [pc, #620]	; (8002b80 <EXTI9_5_IRQHandler+0x2e4>)
 8002914:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8002918:	6849      	ldr	r1, [r1, #4]
 800291a:	f3c1 21c0 	ubfx	r1, r1, #11, #1
 800291e:	9101      	str	r1, [sp, #4]
 8002920:	9000      	str	r0, [sp, #0]
 8002922:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8002926:	4898      	ldr	r0, [pc, #608]	; (8002b88 <EXTI9_5_IRQHandler+0x2ec>)
 8002928:	f003 febf 	bl	80066aa <iprintf>
						if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 800292c:	7823      	ldrb	r3, [r4, #0]
 800292e:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8002932:	686b      	ldr	r3, [r5, #4]
 8002934:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002938:	d112      	bne.n	8002960 <EXTI9_5_IRQHandler+0xc4>
						if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 800293a:	4b90      	ldr	r3, [pc, #576]	; (8002b7c <EXTI9_5_IRQHandler+0x2e0>)
 800293c:	781a      	ldrb	r2, [r3, #0]
 800293e:	4b90      	ldr	r3, [pc, #576]	; (8002b80 <EXTI9_5_IRQHandler+0x2e4>)
 8002940:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800294a:	d10f      	bne.n	800296c <EXTI9_5_IRQHandler+0xd0>
						TIM_Cmd(TIM14, ENABLE);
 800294c:	4c8f      	ldr	r4, [pc, #572]	; (8002b8c <EXTI9_5_IRQHandler+0x2f0>)
 800294e:	2101      	movs	r1, #1
 8002950:	4620      	mov	r0, r4
 8002952:	f7fe fdaf 	bl	80014b4 <TIM_Cmd>
						TIM_SetCounter(TIM14, 0x00);
 8002956:	2100      	movs	r1, #0
 8002958:	4620      	mov	r0, r4
 800295a:	f7fe fd9c 	bl	8001496 <TIM_SetCounter>
						return;
 800295e:	e1f3      	b.n	8002d48 <EXTI9_5_IRQHandler+0x4ac>
							PULSE_LED_I_1_ON;
 8002960:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002964:	4887      	ldr	r0, [pc, #540]	; (8002b84 <EXTI9_5_IRQHandler+0x2e8>)
 8002966:	f7fe fbbe 	bl	80010e6 <GPIO_ResetBits>
 800296a:	e7e6      	b.n	800293a <EXTI9_5_IRQHandler+0x9e>
							PULSE_LED_I_2_ON;
 800296c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002970:	4884      	ldr	r0, [pc, #528]	; (8002b84 <EXTI9_5_IRQHandler+0x2e8>)
 8002972:	f7fe fbb8 	bl	80010e6 <GPIO_ResetBits>
 8002976:	e7e9      	b.n	800294c <EXTI9_5_IRQHandler+0xb0>
			gSequencerMode_1 = SEQUENCER_MODE_RUN;
 8002978:	4d7e      	ldr	r5, [pc, #504]	; (8002b74 <EXTI9_5_IRQHandler+0x2d8>)
 800297a:	2000      	movs	r0, #0
 800297c:	7028      	strb	r0, [r5, #0]
			gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 800297e:	4c7f      	ldr	r4, [pc, #508]	; (8002b7c <EXTI9_5_IRQHandler+0x2e0>)
 8002980:	7821      	ldrb	r1, [r4, #0]
 8002982:	f7ff ff39 	bl	80027f8 <GetNextStep>
 8002986:	7020      	strb	r0, [r4, #0]
			PULSE_LED_I_ALL_ON;
 8002988:	f44f 7100 	mov.w	r1, #512	; 0x200
 800298c:	487d      	ldr	r0, [pc, #500]	; (8002b84 <EXTI9_5_IRQHandler+0x2e8>)
 800298e:	f7fe fbaa 	bl	80010e6 <GPIO_ResetBits>
			PulseStatus;
 8002992:	7822      	ldrb	r2, [r4, #0]
 8002994:	782b      	ldrb	r3, [r5, #0]
 8002996:	4978      	ldr	r1, [pc, #480]	; (8002b78 <EXTI9_5_IRQHandler+0x2dc>)
 8002998:	7808      	ldrb	r0, [r1, #0]
 800299a:	7821      	ldrb	r1, [r4, #0]
 800299c:	4d78      	ldr	r5, [pc, #480]	; (8002b80 <EXTI9_5_IRQHandler+0x2e4>)
 800299e:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 80029a2:	6849      	ldr	r1, [r1, #4]
 80029a4:	f3c1 21c0 	ubfx	r1, r1, #11, #1
 80029a8:	9101      	str	r1, [sp, #4]
 80029aa:	9000      	str	r0, [sp, #0]
 80029ac:	f240 216d 	movw	r1, #621	; 0x26d
 80029b0:	4875      	ldr	r0, [pc, #468]	; (8002b88 <EXTI9_5_IRQHandler+0x2ec>)
 80029b2:	f003 fe7a 	bl	80066aa <iprintf>
						if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 80029b6:	7823      	ldrb	r3, [r4, #0]
 80029b8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80029bc:	686b      	ldr	r3, [r5, #4]
 80029be:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80029c2:	f040 808a 	bne.w	8002ada <EXTI9_5_IRQHandler+0x23e>
						if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 80029c6:	4b6d      	ldr	r3, [pc, #436]	; (8002b7c <EXTI9_5_IRQHandler+0x2e0>)
 80029c8:	781a      	ldrb	r2, [r3, #0]
 80029ca:	4b6d      	ldr	r3, [pc, #436]	; (8002b80 <EXTI9_5_IRQHandler+0x2e4>)
 80029cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80029d6:	f040 8086 	bne.w	8002ae6 <EXTI9_5_IRQHandler+0x24a>
						TIM_Cmd(TIM14, ENABLE);
 80029da:	4c6c      	ldr	r4, [pc, #432]	; (8002b8c <EXTI9_5_IRQHandler+0x2f0>)
 80029dc:	2101      	movs	r1, #1
 80029de:	4620      	mov	r0, r4
 80029e0:	f7fe fd68 	bl	80014b4 <TIM_Cmd>
						TIM_SetCounter(TIM14, 0x00);
 80029e4:	2100      	movs	r1, #0
 80029e6:	4620      	mov	r0, r4
 80029e8:	f7fe fd55 	bl	8001496 <TIM_SetCounter>
		if(gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z)
 80029ec:	4b61      	ldr	r3, [pc, #388]	; (8002b74 <EXTI9_5_IRQHandler+0x2d8>)
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	2b04      	cmp	r3, #4
 80029f4:	d07d      	beq.n	8002af2 <EXTI9_5_IRQHandler+0x256>
			if (gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z)
 80029f6:	4b5f      	ldr	r3, [pc, #380]	; (8002b74 <EXTI9_5_IRQHandler+0x2d8>)
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	2b05      	cmp	r3, #5
 80029fe:	f000 80ae 	beq.w	8002b5e <EXTI9_5_IRQHandler+0x2c2>
		EXTI_ClearITPendingBit(EXTI_Line8);
 8002a02:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002a06:	f7fe fb11 	bl	800102c <EXTI_ClearITPendingBit>
	 if (EXTI->PR & (1<<6)) {
 8002a0a:	4b59      	ldr	r3, [pc, #356]	; (8002b70 <EXTI9_5_IRQHandler+0x2d4>)
 8002a0c:	695b      	ldr	r3, [r3, #20]
 8002a0e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002a12:	f000 811b 	beq.w	8002c4c <EXTI9_5_IRQHandler+0x3b0>
		 gPrevSequencerMode_2 = gSequencerMode_2;
 8002a16:	4a5e      	ldr	r2, [pc, #376]	; (8002b90 <EXTI9_5_IRQHandler+0x2f4>)
 8002a18:	7813      	ldrb	r3, [r2, #0]
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	495d      	ldr	r1, [pc, #372]	; (8002b94 <EXTI9_5_IRQHandler+0x2f8>)
 8002a1e:	700b      	strb	r3, [r1, #0]
		 if((gSequencerMode_2 != SEQUENCER_MODE_STAY_HI_Z && gSequencerMode_2 != SEQUENCER_MODE_WAIT_HI_Z) && (gSequencerMode_2 != SEQUENCER_MODE_WAIT) && (gSequencerMode_2 != SEQUENCER_MODE_RUN))
 8002a20:	7813      	ldrb	r3, [r2, #0]
 8002a22:	b2db      	uxtb	r3, r3
 8002a24:	2b05      	cmp	r3, #5
 8002a26:	f000 8102 	beq.w	8002c2e <EXTI9_5_IRQHandler+0x392>
 8002a2a:	7813      	ldrb	r3, [r2, #0]
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b04      	cmp	r3, #4
 8002a30:	f000 80fd 	beq.w	8002c2e <EXTI9_5_IRQHandler+0x392>
 8002a34:	7813      	ldrb	r3, [r2, #0]
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	f000 80f8 	beq.w	8002c2e <EXTI9_5_IRQHandler+0x392>
 8002a3e:	7813      	ldrb	r3, [r2, #0]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 80f4 	beq.w	8002c2e <EXTI9_5_IRQHandler+0x392>
			 if (Steps[1][gSequenceStepNumber_2].b.CycleLast)
 8002a46:	4b54      	ldr	r3, [pc, #336]	; (8002b98 <EXTI9_5_IRQHandler+0x2fc>)
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	f103 0220 	add.w	r2, r3, #32
 8002a4e:	4b4c      	ldr	r3, [pc, #304]	; (8002b80 <EXTI9_5_IRQHandler+0x2e4>)
 8002a50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f013 0f20 	tst.w	r3, #32
 8002a5a:	f000 80a9 	beq.w	8002bb0 <EXTI9_5_IRQHandler+0x314>
											 gSequencerMode_2 = SEQUENCER_MODE_RUN;
 8002a5e:	4b4c      	ldr	r3, [pc, #304]	; (8002b90 <EXTI9_5_IRQHandler+0x2f4>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	701a      	strb	r2, [r3, #0]
											gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
 8002a64:	4d4c      	ldr	r5, [pc, #304]	; (8002b98 <EXTI9_5_IRQHandler+0x2fc>)
 8002a66:	7829      	ldrb	r1, [r5, #0]
 8002a68:	2001      	movs	r0, #1
 8002a6a:	f7ff fec5 	bl	80027f8 <GetNextStep>
 8002a6e:	7028      	strb	r0, [r5, #0]
											 PULSE_LED_II_ALL_ON;
 8002a70:	2104      	movs	r1, #4
 8002a72:	484a      	ldr	r0, [pc, #296]	; (8002b9c <EXTI9_5_IRQHandler+0x300>)
 8002a74:	f7fe fb37 	bl	80010e6 <GPIO_ResetBits>
											 PulseStatus;
 8002a78:	4940      	ldr	r1, [pc, #256]	; (8002b7c <EXTI9_5_IRQHandler+0x2e0>)
 8002a7a:	780a      	ldrb	r2, [r1, #0]
 8002a7c:	4b3d      	ldr	r3, [pc, #244]	; (8002b74 <EXTI9_5_IRQHandler+0x2d8>)
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	483d      	ldr	r0, [pc, #244]	; (8002b78 <EXTI9_5_IRQHandler+0x2dc>)
 8002a82:	7800      	ldrb	r0, [r0, #0]
 8002a84:	7809      	ldrb	r1, [r1, #0]
 8002a86:	4c3e      	ldr	r4, [pc, #248]	; (8002b80 <EXTI9_5_IRQHandler+0x2e4>)
 8002a88:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8002a8c:	6849      	ldr	r1, [r1, #4]
 8002a8e:	f3c1 21c0 	ubfx	r1, r1, #11, #1
 8002a92:	9101      	str	r1, [sp, #4]
 8002a94:	9000      	str	r0, [sp, #0]
 8002a96:	f240 21a5 	movw	r1, #677	; 0x2a5
 8002a9a:	483b      	ldr	r0, [pc, #236]	; (8002b88 <EXTI9_5_IRQHandler+0x2ec>)
 8002a9c:	f003 fe05 	bl	80066aa <iprintf>
											if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 8002aa0:	782b      	ldrb	r3, [r5, #0]
 8002aa2:	3320      	adds	r3, #32
 8002aa4:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8002aa8:	6863      	ldr	r3, [r4, #4]
 8002aaa:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002aae:	d159      	bne.n	8002b64 <EXTI9_5_IRQHandler+0x2c8>
											if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 8002ab0:	4b39      	ldr	r3, [pc, #228]	; (8002b98 <EXTI9_5_IRQHandler+0x2fc>)
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	f103 0220 	add.w	r2, r3, #32
 8002ab8:	4b31      	ldr	r3, [pc, #196]	; (8002b80 <EXTI9_5_IRQHandler+0x2e4>)
 8002aba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002ac4:	d16e      	bne.n	8002ba4 <EXTI9_5_IRQHandler+0x308>
											TIM_Cmd(TIM8, ENABLE);
 8002ac6:	4c36      	ldr	r4, [pc, #216]	; (8002ba0 <EXTI9_5_IRQHandler+0x304>)
 8002ac8:	2101      	movs	r1, #1
 8002aca:	4620      	mov	r0, r4
 8002acc:	f7fe fcf2 	bl	80014b4 <TIM_Cmd>
											TIM_SetCounter(TIM8, 0x00);
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	4620      	mov	r0, r4
 8002ad4:	f7fe fcdf 	bl	8001496 <TIM_SetCounter>
											return;
 8002ad8:	e136      	b.n	8002d48 <EXTI9_5_IRQHandler+0x4ac>
							PULSE_LED_I_1_ON;
 8002ada:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002ade:	4829      	ldr	r0, [pc, #164]	; (8002b84 <EXTI9_5_IRQHandler+0x2e8>)
 8002ae0:	f7fe fb01 	bl	80010e6 <GPIO_ResetBits>
 8002ae4:	e76f      	b.n	80029c6 <EXTI9_5_IRQHandler+0x12a>
							PULSE_LED_I_2_ON;
 8002ae6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002aea:	4826      	ldr	r0, [pc, #152]	; (8002b84 <EXTI9_5_IRQHandler+0x2e8>)
 8002aec:	f7fe fafb 	bl	80010e6 <GPIO_ResetBits>
 8002af0:	e773      	b.n	80029da <EXTI9_5_IRQHandler+0x13e>
			InitStart_1_SignalTimer();
 8002af2:	f7ff fb1b 	bl	800212c <InitStart_1_SignalTimer>
			gSequencerMode_1 = SEQUENCER_MODE_RUN;
 8002af6:	2000      	movs	r0, #0
 8002af8:	4b1e      	ldr	r3, [pc, #120]	; (8002b74 <EXTI9_5_IRQHandler+0x2d8>)
 8002afa:	7018      	strb	r0, [r3, #0]
			gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 8002afc:	4c1f      	ldr	r4, [pc, #124]	; (8002b7c <EXTI9_5_IRQHandler+0x2e0>)
 8002afe:	7821      	ldrb	r1, [r4, #0]
 8002b00:	f7ff fe7a 	bl	80027f8 <GetNextStep>
 8002b04:	7020      	strb	r0, [r4, #0]
			PULSE_LED_I_ALL_ON;
 8002b06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b0a:	481e      	ldr	r0, [pc, #120]	; (8002b84 <EXTI9_5_IRQHandler+0x2e8>)
 8002b0c:	f7fe faeb 	bl	80010e6 <GPIO_ResetBits>
			if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8002b10:	7822      	ldrb	r2, [r4, #0]
 8002b12:	4b1b      	ldr	r3, [pc, #108]	; (8002b80 <EXTI9_5_IRQHandler+0x2e4>)
 8002b14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002b1e:	d112      	bne.n	8002b46 <EXTI9_5_IRQHandler+0x2aa>
			if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8002b20:	4b16      	ldr	r3, [pc, #88]	; (8002b7c <EXTI9_5_IRQHandler+0x2e0>)
 8002b22:	781a      	ldrb	r2, [r3, #0]
 8002b24:	4b16      	ldr	r3, [pc, #88]	; (8002b80 <EXTI9_5_IRQHandler+0x2e4>)
 8002b26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002b30:	d10f      	bne.n	8002b52 <EXTI9_5_IRQHandler+0x2b6>
			TIM_Cmd(TIM14, ENABLE);
 8002b32:	4c16      	ldr	r4, [pc, #88]	; (8002b8c <EXTI9_5_IRQHandler+0x2f0>)
 8002b34:	2101      	movs	r1, #1
 8002b36:	4620      	mov	r0, r4
 8002b38:	f7fe fcbc 	bl	80014b4 <TIM_Cmd>
			TIM_SetCounter(TIM14, 0x00);
 8002b3c:	2100      	movs	r1, #0
 8002b3e:	4620      	mov	r0, r4
 8002b40:	f7fe fca9 	bl	8001496 <TIM_SetCounter>
 8002b44:	e757      	b.n	80029f6 <EXTI9_5_IRQHandler+0x15a>
				PULSE_LED_I_1_ON;
 8002b46:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002b4a:	480e      	ldr	r0, [pc, #56]	; (8002b84 <EXTI9_5_IRQHandler+0x2e8>)
 8002b4c:	f7fe facb 	bl	80010e6 <GPIO_ResetBits>
 8002b50:	e7e6      	b.n	8002b20 <EXTI9_5_IRQHandler+0x284>
				PULSE_LED_I_2_ON;
 8002b52:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b56:	480b      	ldr	r0, [pc, #44]	; (8002b84 <EXTI9_5_IRQHandler+0x2e8>)
 8002b58:	f7fe fac5 	bl	80010e6 <GPIO_ResetBits>
 8002b5c:	e7e9      	b.n	8002b32 <EXTI9_5_IRQHandler+0x296>
				InitStart_1_SignalTimer();
 8002b5e:	f7ff fae5 	bl	800212c <InitStart_1_SignalTimer>
 8002b62:	e74e      	b.n	8002a02 <EXTI9_5_IRQHandler+0x166>
												PULSE_LED_II_1_ON;
 8002b64:	2108      	movs	r1, #8
 8002b66:	480d      	ldr	r0, [pc, #52]	; (8002b9c <EXTI9_5_IRQHandler+0x300>)
 8002b68:	f7fe fabd 	bl	80010e6 <GPIO_ResetBits>
 8002b6c:	e7a0      	b.n	8002ab0 <EXTI9_5_IRQHandler+0x214>
 8002b6e:	bf00      	nop
 8002b70:	40013c00 	.word	0x40013c00
 8002b74:	200002c1 	.word	0x200002c1
 8002b78:	200002bd 	.word	0x200002bd
 8002b7c:	200002bf 	.word	0x200002bf
 8002b80:	200008a4 	.word	0x200008a4
 8002b84:	40020400 	.word	0x40020400
 8002b88:	08006788 	.word	0x08006788
 8002b8c:	40002000 	.word	0x40002000
 8002b90:	200002c2 	.word	0x200002c2
 8002b94:	200002be 	.word	0x200002be
 8002b98:	200002c0 	.word	0x200002c0
 8002b9c:	40020000 	.word	0x40020000
 8002ba0:	40010400 	.word	0x40010400
												PULSE_LED_II_2_ON;
 8002ba4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ba8:	48a1      	ldr	r0, [pc, #644]	; (8002e30 <EXTI9_5_IRQHandler+0x594>)
 8002baa:	f7fe fa9c 	bl	80010e6 <GPIO_ResetBits>
 8002bae:	e78a      	b.n	8002ac6 <EXTI9_5_IRQHandler+0x22a>
			 	 	 	gSequencerMode_2 = SEQUENCER_MODE_RUN;
 8002bb0:	4ba0      	ldr	r3, [pc, #640]	; (8002e34 <EXTI9_5_IRQHandler+0x598>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	701a      	strb	r2, [r3, #0]
						gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
 8002bb6:	4da0      	ldr	r5, [pc, #640]	; (8002e38 <EXTI9_5_IRQHandler+0x59c>)
 8002bb8:	7829      	ldrb	r1, [r5, #0]
 8002bba:	2001      	movs	r0, #1
 8002bbc:	f7ff fe1c 	bl	80027f8 <GetNextStep>
 8002bc0:	7028      	strb	r0, [r5, #0]
						 PulseStatus;
 8002bc2:	499e      	ldr	r1, [pc, #632]	; (8002e3c <EXTI9_5_IRQHandler+0x5a0>)
 8002bc4:	780a      	ldrb	r2, [r1, #0]
 8002bc6:	4b9e      	ldr	r3, [pc, #632]	; (8002e40 <EXTI9_5_IRQHandler+0x5a4>)
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	489e      	ldr	r0, [pc, #632]	; (8002e44 <EXTI9_5_IRQHandler+0x5a8>)
 8002bcc:	7800      	ldrb	r0, [r0, #0]
 8002bce:	7809      	ldrb	r1, [r1, #0]
 8002bd0:	4c9d      	ldr	r4, [pc, #628]	; (8002e48 <EXTI9_5_IRQHandler+0x5ac>)
 8002bd2:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8002bd6:	6849      	ldr	r1, [r1, #4]
 8002bd8:	f3c1 21c0 	ubfx	r1, r1, #11, #1
 8002bdc:	9101      	str	r1, [sp, #4]
 8002bde:	9000      	str	r0, [sp, #0]
 8002be0:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 8002be4:	4899      	ldr	r0, [pc, #612]	; (8002e4c <EXTI9_5_IRQHandler+0x5b0>)
 8002be6:	f003 fd60 	bl	80066aa <iprintf>
						PULSE_LED_II_ALL_ON;
 8002bea:	2104      	movs	r1, #4
 8002bec:	4890      	ldr	r0, [pc, #576]	; (8002e30 <EXTI9_5_IRQHandler+0x594>)
 8002bee:	f7fe fa7a 	bl	80010e6 <GPIO_ResetBits>
						if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 8002bf2:	782b      	ldrb	r3, [r5, #0]
 8002bf4:	3320      	adds	r3, #32
 8002bf6:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8002bfa:	6863      	ldr	r3, [r4, #4]
 8002bfc:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002c00:	f040 80a4 	bne.w	8002d4c <EXTI9_5_IRQHandler+0x4b0>
						if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 8002c04:	4b8c      	ldr	r3, [pc, #560]	; (8002e38 <EXTI9_5_IRQHandler+0x59c>)
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	f103 0220 	add.w	r2, r3, #32
 8002c0c:	4b8e      	ldr	r3, [pc, #568]	; (8002e48 <EXTI9_5_IRQHandler+0x5ac>)
 8002c0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002c18:	f040 809d 	bne.w	8002d56 <EXTI9_5_IRQHandler+0x4ba>
						TIM_Cmd(TIM8, ENABLE);
 8002c1c:	4c8c      	ldr	r4, [pc, #560]	; (8002e50 <EXTI9_5_IRQHandler+0x5b4>)
 8002c1e:	2101      	movs	r1, #1
 8002c20:	4620      	mov	r0, r4
 8002c22:	f7fe fc47 	bl	80014b4 <TIM_Cmd>
						TIM_SetCounter(TIM8, 0x00);
 8002c26:	2100      	movs	r1, #0
 8002c28:	4620      	mov	r0, r4
 8002c2a:	f7fe fc34 	bl	8001496 <TIM_SetCounter>
		if(gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z)
 8002c2e:	4b81      	ldr	r3, [pc, #516]	; (8002e34 <EXTI9_5_IRQHandler+0x598>)
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	2b04      	cmp	r3, #4
 8002c36:	f000 8094 	beq.w	8002d62 <EXTI9_5_IRQHandler+0x4c6>
		if(gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z)
 8002c3a:	4b7e      	ldr	r3, [pc, #504]	; (8002e34 <EXTI9_5_IRQHandler+0x598>)
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	2b05      	cmp	r3, #5
 8002c42:	f000 80d1 	beq.w	8002de8 <EXTI9_5_IRQHandler+0x54c>
		EXTI_ClearITPendingBit(EXTI_Line6);
 8002c46:	2040      	movs	r0, #64	; 0x40
 8002c48:	f7fe f9f0 	bl	800102c <EXTI_ClearITPendingBit>
	 	if (EXTI->PR & (1<<5)) {
 8002c4c:	4b81      	ldr	r3, [pc, #516]	; (8002e54 <EXTI9_5_IRQHandler+0x5b8>)
 8002c4e:	695b      	ldr	r3, [r3, #20]
 8002c50:	f013 0f20 	tst.w	r3, #32
 8002c54:	d036      	beq.n	8002cc4 <EXTI9_5_IRQHandler+0x428>
			gSequenceStepNumber_1 = (unsigned int) (pots_step[0]-1);
 8002c56:	4b80      	ldr	r3, [pc, #512]	; (8002e58 <EXTI9_5_IRQHandler+0x5bc>)
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	3b01      	subs	r3, #1
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	4a77      	ldr	r2, [pc, #476]	; (8002e3c <EXTI9_5_IRQHandler+0x5a0>)
 8002c60:	7013      	strb	r3, [r2, #0]
			if ( gDisplayMode == DISPLAY_MODE_VIEW_1 ) {
 8002c62:	4b7e      	ldr	r3, [pc, #504]	; (8002e5c <EXTI9_5_IRQHandler+0x5c0>)
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	b943      	cbnz	r3, 8002c7a <EXTI9_5_IRQHandler+0x3de>
				DisplayUpdateFlags.b.MainDisplay = 1;
 8002c68:	4b7d      	ldr	r3, [pc, #500]	; (8002e60 <EXTI9_5_IRQHandler+0x5c4>)
 8002c6a:	781a      	ldrb	r2, [r3, #0]
 8002c6c:	f042 0201 	orr.w	r2, r2, #1
 8002c70:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.StepsDisplay = 1;
 8002c72:	781a      	ldrb	r2, [r3, #0]
 8002c74:	f042 0202 	orr.w	r2, r2, #2
 8002c78:	701a      	strb	r2, [r3, #0]
				PULSE_LED_I_ALL_ON;
 8002c7a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c7e:	4879      	ldr	r0, [pc, #484]	; (8002e64 <EXTI9_5_IRQHandler+0x5c8>)
 8002c80:	f7fe fa31 	bl	80010e6 <GPIO_ResetBits>
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8002c84:	4b6d      	ldr	r3, [pc, #436]	; (8002e3c <EXTI9_5_IRQHandler+0x5a0>)
 8002c86:	781a      	ldrb	r2, [r3, #0]
 8002c88:	4b6f      	ldr	r3, [pc, #444]	; (8002e48 <EXTI9_5_IRQHandler+0x5ac>)
 8002c8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002c94:	f040 80ab 	bne.w	8002dee <EXTI9_5_IRQHandler+0x552>
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8002c98:	4b68      	ldr	r3, [pc, #416]	; (8002e3c <EXTI9_5_IRQHandler+0x5a0>)
 8002c9a:	781a      	ldrb	r2, [r3, #0]
 8002c9c:	4b6a      	ldr	r3, [pc, #424]	; (8002e48 <EXTI9_5_IRQHandler+0x5ac>)
 8002c9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002ca8:	f040 80a7 	bne.w	8002dfa <EXTI9_5_IRQHandler+0x55e>
				TIM_Cmd(TIM14, ENABLE);
 8002cac:	4c6e      	ldr	r4, [pc, #440]	; (8002e68 <EXTI9_5_IRQHandler+0x5cc>)
 8002cae:	2101      	movs	r1, #1
 8002cb0:	4620      	mov	r0, r4
 8002cb2:	f7fe fbff 	bl	80014b4 <TIM_Cmd>
				TIM_SetCounter(TIM14, 0x00);
 8002cb6:	2100      	movs	r1, #0
 8002cb8:	4620      	mov	r0, r4
 8002cba:	f7fe fbec 	bl	8001496 <TIM_SetCounter>
		EXTI_ClearITPendingBit(EXTI_Line5);
 8002cbe:	2020      	movs	r0, #32
 8002cc0:	f7fe f9b4 	bl	800102c <EXTI_ClearITPendingBit>
	 	if (EXTI->PR & (1<<7)) {
 8002cc4:	4b63      	ldr	r3, [pc, #396]	; (8002e54 <EXTI9_5_IRQHandler+0x5b8>)
 8002cc6:	695b      	ldr	r3, [r3, #20]
 8002cc8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002ccc:	d033      	beq.n	8002d36 <EXTI9_5_IRQHandler+0x49a>
		gSequenceStepNumber_2 = (unsigned int) (pots_step[1]-1);
 8002cce:	4b62      	ldr	r3, [pc, #392]	; (8002e58 <EXTI9_5_IRQHandler+0x5bc>)
 8002cd0:	785b      	ldrb	r3, [r3, #1]
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	4a58      	ldr	r2, [pc, #352]	; (8002e38 <EXTI9_5_IRQHandler+0x59c>)
 8002cd8:	7013      	strb	r3, [r2, #0]
		if ( gDisplayMode == DISPLAY_MODE_VIEW_2 ) {
 8002cda:	4b60      	ldr	r3, [pc, #384]	; (8002e5c <EXTI9_5_IRQHandler+0x5c0>)
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	f000 8090 	beq.w	8002e06 <EXTI9_5_IRQHandler+0x56a>
				PULSE_LED_II_ALL_ON;
 8002ce6:	2104      	movs	r1, #4
 8002ce8:	4851      	ldr	r0, [pc, #324]	; (8002e30 <EXTI9_5_IRQHandler+0x594>)
 8002cea:	f7fe f9fc 	bl	80010e6 <GPIO_ResetBits>
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 8002cee:	4b52      	ldr	r3, [pc, #328]	; (8002e38 <EXTI9_5_IRQHandler+0x59c>)
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	f103 0220 	add.w	r2, r3, #32
 8002cf6:	4b54      	ldr	r3, [pc, #336]	; (8002e48 <EXTI9_5_IRQHandler+0x5ac>)
 8002cf8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002d02:	f040 808a 	bne.w	8002e1a <EXTI9_5_IRQHandler+0x57e>
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 8002d06:	4b4c      	ldr	r3, [pc, #304]	; (8002e38 <EXTI9_5_IRQHandler+0x59c>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	f103 0220 	add.w	r2, r3, #32
 8002d0e:	4b4e      	ldr	r3, [pc, #312]	; (8002e48 <EXTI9_5_IRQHandler+0x5ac>)
 8002d10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002d1a:	f040 8083 	bne.w	8002e24 <EXTI9_5_IRQHandler+0x588>
				TIM_Cmd(TIM8, ENABLE);
 8002d1e:	4c4c      	ldr	r4, [pc, #304]	; (8002e50 <EXTI9_5_IRQHandler+0x5b4>)
 8002d20:	2101      	movs	r1, #1
 8002d22:	4620      	mov	r0, r4
 8002d24:	f7fe fbc6 	bl	80014b4 <TIM_Cmd>
			TIM_SetCounter(TIM8, 0x00);
 8002d28:	2100      	movs	r1, #0
 8002d2a:	4620      	mov	r0, r4
 8002d2c:	f7fe fbb3 	bl	8001496 <TIM_SetCounter>
		EXTI_ClearITPendingBit(EXTI_Line7);
 8002d30:	2080      	movs	r0, #128	; 0x80
 8002d32:	f7fe f97b 	bl	800102c <EXTI_ClearITPendingBit>
	DisplayUpdateFlags.b.MainDisplay = 1;
 8002d36:	4b4a      	ldr	r3, [pc, #296]	; (8002e60 <EXTI9_5_IRQHandler+0x5c4>)
 8002d38:	781a      	ldrb	r2, [r3, #0]
 8002d3a:	f042 0201 	orr.w	r2, r2, #1
 8002d3e:	701a      	strb	r2, [r3, #0]
	DisplayUpdateFlags.b.StepsDisplay = 1;	 
 8002d40:	781a      	ldrb	r2, [r3, #0]
 8002d42:	f042 0202 	orr.w	r2, r2, #2
 8002d46:	701a      	strb	r2, [r3, #0]
};
 8002d48:	b003      	add	sp, #12
 8002d4a:	bd30      	pop	{r4, r5, pc}
							PULSE_LED_II_1_ON;
 8002d4c:	2108      	movs	r1, #8
 8002d4e:	4838      	ldr	r0, [pc, #224]	; (8002e30 <EXTI9_5_IRQHandler+0x594>)
 8002d50:	f7fe f9c9 	bl	80010e6 <GPIO_ResetBits>
 8002d54:	e756      	b.n	8002c04 <EXTI9_5_IRQHandler+0x368>
							PULSE_LED_II_2_ON;
 8002d56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d5a:	4835      	ldr	r0, [pc, #212]	; (8002e30 <EXTI9_5_IRQHandler+0x594>)
 8002d5c:	f7fe f9c3 	bl	80010e6 <GPIO_ResetBits>
 8002d60:	e75c      	b.n	8002c1c <EXTI9_5_IRQHandler+0x380>
			InitStart_2_SignalTimer();
 8002d62:	f7ff f9ff 	bl	8002164 <InitStart_2_SignalTimer>
						gSequencerMode_2 = SEQUENCER_MODE_RUN;
 8002d66:	4b33      	ldr	r3, [pc, #204]	; (8002e34 <EXTI9_5_IRQHandler+0x598>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	701a      	strb	r2, [r3, #0]
						PulseStatus;
 8002d6c:	4933      	ldr	r1, [pc, #204]	; (8002e3c <EXTI9_5_IRQHandler+0x5a0>)
 8002d6e:	780a      	ldrb	r2, [r1, #0]
 8002d70:	4b33      	ldr	r3, [pc, #204]	; (8002e40 <EXTI9_5_IRQHandler+0x5a4>)
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	4833      	ldr	r0, [pc, #204]	; (8002e44 <EXTI9_5_IRQHandler+0x5a8>)
 8002d76:	7800      	ldrb	r0, [r0, #0]
 8002d78:	7809      	ldrb	r1, [r1, #0]
 8002d7a:	4c33      	ldr	r4, [pc, #204]	; (8002e48 <EXTI9_5_IRQHandler+0x5ac>)
 8002d7c:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8002d80:	6849      	ldr	r1, [r1, #4]
 8002d82:	f3c1 21c0 	ubfx	r1, r1, #11, #1
 8002d86:	9101      	str	r1, [sp, #4]
 8002d88:	9000      	str	r0, [sp, #0]
 8002d8a:	f240 21cd 	movw	r1, #717	; 0x2cd
 8002d8e:	482f      	ldr	r0, [pc, #188]	; (8002e4c <EXTI9_5_IRQHandler+0x5b0>)
 8002d90:	f003 fc8b 	bl	80066aa <iprintf>
						PULSE_LED_II_ALL_ON;
 8002d94:	2104      	movs	r1, #4
 8002d96:	4826      	ldr	r0, [pc, #152]	; (8002e30 <EXTI9_5_IRQHandler+0x594>)
 8002d98:	f7fe f9a5 	bl	80010e6 <GPIO_ResetBits>
						if (Steps[0][gSequenceStepNumber_2].b.OutputPulse1) {
 8002d9c:	4b26      	ldr	r3, [pc, #152]	; (8002e38 <EXTI9_5_IRQHandler+0x59c>)
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8002da4:	6863      	ldr	r3, [r4, #4]
 8002da6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002daa:	d112      	bne.n	8002dd2 <EXTI9_5_IRQHandler+0x536>
						if (Steps[0][gSequenceStepNumber_2].b.OutputPulse2) {
 8002dac:	4b22      	ldr	r3, [pc, #136]	; (8002e38 <EXTI9_5_IRQHandler+0x59c>)
 8002dae:	781a      	ldrb	r2, [r3, #0]
 8002db0:	4b25      	ldr	r3, [pc, #148]	; (8002e48 <EXTI9_5_IRQHandler+0x5ac>)
 8002db2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002dbc:	d10e      	bne.n	8002ddc <EXTI9_5_IRQHandler+0x540>
						TIM_Cmd(TIM8, ENABLE);
 8002dbe:	4c24      	ldr	r4, [pc, #144]	; (8002e50 <EXTI9_5_IRQHandler+0x5b4>)
 8002dc0:	2101      	movs	r1, #1
 8002dc2:	4620      	mov	r0, r4
 8002dc4:	f7fe fb76 	bl	80014b4 <TIM_Cmd>
						TIM_SetCounter(TIM8, 0x00);
 8002dc8:	2100      	movs	r1, #0
 8002dca:	4620      	mov	r0, r4
 8002dcc:	f7fe fb63 	bl	8001496 <TIM_SetCounter>
 8002dd0:	e733      	b.n	8002c3a <EXTI9_5_IRQHandler+0x39e>
							PULSE_LED_II_1_ON;
 8002dd2:	2108      	movs	r1, #8
 8002dd4:	4816      	ldr	r0, [pc, #88]	; (8002e30 <EXTI9_5_IRQHandler+0x594>)
 8002dd6:	f7fe f986 	bl	80010e6 <GPIO_ResetBits>
 8002dda:	e7e7      	b.n	8002dac <EXTI9_5_IRQHandler+0x510>
							PULSE_LED_II_2_ON;
 8002ddc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002de0:	4813      	ldr	r0, [pc, #76]	; (8002e30 <EXTI9_5_IRQHandler+0x594>)
 8002de2:	f7fe f980 	bl	80010e6 <GPIO_ResetBits>
 8002de6:	e7ea      	b.n	8002dbe <EXTI9_5_IRQHandler+0x522>
							InitStart_1_SignalTimer();
 8002de8:	f7ff f9a0 	bl	800212c <InitStart_1_SignalTimer>
 8002dec:	e72b      	b.n	8002c46 <EXTI9_5_IRQHandler+0x3aa>
					PULSE_LED_I_1_ON;
 8002dee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002df2:	481c      	ldr	r0, [pc, #112]	; (8002e64 <EXTI9_5_IRQHandler+0x5c8>)
 8002df4:	f7fe f977 	bl	80010e6 <GPIO_ResetBits>
 8002df8:	e74e      	b.n	8002c98 <EXTI9_5_IRQHandler+0x3fc>
					PULSE_LED_I_2_ON;
 8002dfa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002dfe:	4819      	ldr	r0, [pc, #100]	; (8002e64 <EXTI9_5_IRQHandler+0x5c8>)
 8002e00:	f7fe f971 	bl	80010e6 <GPIO_ResetBits>
 8002e04:	e752      	b.n	8002cac <EXTI9_5_IRQHandler+0x410>
		DisplayUpdateFlags.b.MainDisplay = 1;
 8002e06:	4b16      	ldr	r3, [pc, #88]	; (8002e60 <EXTI9_5_IRQHandler+0x5c4>)
 8002e08:	781a      	ldrb	r2, [r3, #0]
 8002e0a:	f042 0201 	orr.w	r2, r2, #1
 8002e0e:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 8002e10:	781a      	ldrb	r2, [r3, #0]
 8002e12:	f042 0202 	orr.w	r2, r2, #2
 8002e16:	701a      	strb	r2, [r3, #0]
 8002e18:	e765      	b.n	8002ce6 <EXTI9_5_IRQHandler+0x44a>
					PULSE_LED_II_1_ON;
 8002e1a:	2108      	movs	r1, #8
 8002e1c:	4804      	ldr	r0, [pc, #16]	; (8002e30 <EXTI9_5_IRQHandler+0x594>)
 8002e1e:	f7fe f962 	bl	80010e6 <GPIO_ResetBits>
 8002e22:	e770      	b.n	8002d06 <EXTI9_5_IRQHandler+0x46a>
					PULSE_LED_II_2_ON;
 8002e24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e28:	4801      	ldr	r0, [pc, #4]	; (8002e30 <EXTI9_5_IRQHandler+0x594>)
 8002e2a:	f7fe f95c 	bl	80010e6 <GPIO_ResetBits>
 8002e2e:	e776      	b.n	8002d1e <EXTI9_5_IRQHandler+0x482>
 8002e30:	40020000 	.word	0x40020000
 8002e34:	200002c2 	.word	0x200002c2
 8002e38:	200002c0 	.word	0x200002c0
 8002e3c:	200002bf 	.word	0x200002bf
 8002e40:	200002c1 	.word	0x200002c1
 8002e44:	200002bd 	.word	0x200002bd
 8002e48:	200008a4 	.word	0x200008a4
 8002e4c:	08006788 	.word	0x08006788
 8002e50:	40010400 	.word	0x40010400
 8002e54:	40013c00 	.word	0x40013c00
 8002e58:	20000274 	.word	0x20000274
 8002e5c:	200002b0 	.word	0x200002b0
 8002e60:	200002f0 	.word	0x200002f0
 8002e64:	40020400 	.word	0x40020400
 8002e68:	40002000 	.word	0x40002000
 8002e6c:	00000000 	.word	0x00000000

08002e70 <TIM4_IRQHandler>:

/*
	Timer interrupt handler for 1 section steps
*/
void TIM4_IRQHandler()
{
 8002e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e72:	b083      	sub	sp, #12
	float deltaVoltage;
	unsigned long CurStep;
	
	
	/* Clear interrupt flag */
	TIM4->SR = (uint16_t) ~TIM_IT_Update;
 8002e74:	4e76      	ldr	r6, [pc, #472]	; (8003050 <TIM4_IRQHandler+0x1e0>)
 8002e76:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8002e7a:	8233      	strh	r3, [r6, #16]

	/* Calculate next step duration */		
	StepWidth_1 = GetStepWidth(0, gSequenceStepNumber_1);
 8002e7c:	4d75      	ldr	r5, [pc, #468]	; (8003054 <TIM4_IRQHandler+0x1e4>)
 8002e7e:	7829      	ldrb	r1, [r5, #0]
 8002e80:	2000      	movs	r0, #0
 8002e82:	f7ff fa9b 	bl	80023bc <GetStepWidth>
 8002e86:	4604      	mov	r4, r0
					
					
		/* Calculate prescaler/multiplier*/

		TIM4->PSC = (uint16_t) ((((((float) AddData[ADC_TIMEMULTIPLY_Ch_1])*3.5f)/CalConstants[ADC_TIMEMULTIPLY_Ch_1])+0.5f)*STEP_TIMER_PRESCALER);
 8002e88:	4b73      	ldr	r3, [pc, #460]	; (8003058 <TIM4_IRQHandler+0x1e8>)
 8002e8a:	ed93 7a04 	vldr	s14, [r3, #16]
 8002e8e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002e92:	eef0 7a0c 	vmov.f32	s15, #12	; 0x40600000  3.5
 8002e96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e9a:	4b70      	ldr	r3, [pc, #448]	; (800305c <TIM4_IRQHandler+0x1ec>)
 8002e9c:	edd3 6a04 	vldr	s13, [r3, #16]
 8002ea0:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002ea4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ea8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002eac:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002eb0:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8003060 <TIM4_IRQHandler+0x1f0>
 8002eb4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002eb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ebc:	ee17 3a90 	vmov	r3, s15
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	8533      	strh	r3, [r6, #40]	; 0x28
		

		if (Steps[0][gSequenceStepNumber_1].b.Sloped) {
 8002ec4:	782b      	ldrb	r3, [r5, #0]
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	4a66      	ldr	r2, [pc, #408]	; (8003064 <TIM4_IRQHandler+0x1f4>)
 8002eca:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002ece:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002ed2:	d05c      	beq.n	8002f8e <TIM4_IRQHandler+0x11e>
			//Calculate the voltage in slope mode
			CurStep = GetStepVoltage(0, gSequenceStepNumber_1);
 8002ed4:	7829      	ldrb	r1, [r5, #0]
 8002ed6:	2000      	movs	r0, #0
 8002ed8:	f7ff fb38 	bl	800254c <GetStepVoltage>
 8002edc:	4605      	mov	r5, r0
			if(gSequencerMode_1 == SEQUENCER_MODE_RUN || gSequencerMode_1 == SEQUENCER_MODE_ADVANCE)
 8002ede:	4b62      	ldr	r3, [pc, #392]	; (8003068 <TIM4_IRQHandler+0x1f8>)
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	b123      	cbz	r3, 8002eee <TIM4_IRQHandler+0x7e>
 8002ee4:	4b60      	ldr	r3, [pc, #384]	; (8003068 <TIM4_IRQHandler+0x1f8>)
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b06      	cmp	r3, #6
 8002eec:	d145      	bne.n	8002f7a <TIM4_IRQHandler+0x10a>
			{
				if (PreviousStep>CurStep) {
 8002eee:	4b5f      	ldr	r3, [pc, #380]	; (800306c <TIM4_IRQHandler+0x1fc>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	42ab      	cmp	r3, r5
 8002ef4:	d822      	bhi.n	8002f3c <TIM4_IRQHandler+0xcc>
					deltaVoltage =  (float) (PreviousStep-CurStep) / StepWidth_1;
					DAC_SetChannel1Data(DAC_Align_12b_R, PreviousStep - (unsigned int) (deltaVoltage*gStepWidth_1) );
				};
				if (CurStep>PreviousStep) {
 8002ef6:	4b5d      	ldr	r3, [pc, #372]	; (800306c <TIM4_IRQHandler+0x1fc>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	42ab      	cmp	r3, r5
 8002efc:	d250      	bcs.n	8002fa0 <TIM4_IRQHandler+0x130>
					deltaVoltage =  (float) (CurStep-PreviousStep) / StepWidth_1;
 8002efe:	4b5b      	ldr	r3, [pc, #364]	; (800306c <TIM4_IRQHandler+0x1fc>)
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	1aad      	subs	r5, r5, r2
 8002f04:	ee07 5a90 	vmov	s15, r5
 8002f08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f0c:	ee07 4a10 	vmov	s14, r4
 8002f10:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002f14:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					DAC_SetChannel1Data(DAC_Align_12b_R, PreviousStep + (unsigned int) (deltaVoltage*gStepWidth_1) );
 8002f18:	4a55      	ldr	r2, [pc, #340]	; (8003070 <TIM4_IRQHandler+0x200>)
 8002f1a:	edd2 7a00 	vldr	s15, [r2]
 8002f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f2a:	ee17 1a90 	vmov	r1, s15
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4419      	add	r1, r3
 8002f32:	b289      	uxth	r1, r1
 8002f34:	2000      	movs	r0, #0
 8002f36:	f7fe f803 	bl	8000f40 <DAC_SetChannel1Data>
 8002f3a:	e031      	b.n	8002fa0 <TIM4_IRQHandler+0x130>
					deltaVoltage =  (float) (PreviousStep-CurStep) / StepWidth_1;
 8002f3c:	4a4b      	ldr	r2, [pc, #300]	; (800306c <TIM4_IRQHandler+0x1fc>)
 8002f3e:	6813      	ldr	r3, [r2, #0]
 8002f40:	1b5b      	subs	r3, r3, r5
 8002f42:	ee07 3a90 	vmov	s15, r3
 8002f46:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002f4a:	ee07 4a90 	vmov	s15, r4
 8002f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f52:	eec7 6a27 	vdiv.f32	s13, s14, s15
					DAC_SetChannel1Data(DAC_Align_12b_R, PreviousStep - (unsigned int) (deltaVoltage*gStepWidth_1) );
 8002f56:	6811      	ldr	r1, [r2, #0]
 8002f58:	4b45      	ldr	r3, [pc, #276]	; (8003070 <TIM4_IRQHandler+0x200>)
 8002f5a:	edd3 7a00 	vldr	s15, [r3]
 8002f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f62:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f6a:	ee17 3a90 	vmov	r3, s15
 8002f6e:	1ac9      	subs	r1, r1, r3
 8002f70:	b289      	uxth	r1, r1
 8002f72:	2000      	movs	r0, #0
 8002f74:	f7fd ffe4 	bl	8000f40 <DAC_SetChannel1Data>
 8002f78:	e7bd      	b.n	8002ef6 <TIM4_IRQHandler+0x86>
				};
			}			
			else 
			{
				DAC_SetChannel1Data(DAC_Align_12b_R, GetStepVoltage(0, gSequenceStepNumber_1));
 8002f7a:	4b36      	ldr	r3, [pc, #216]	; (8003054 <TIM4_IRQHandler+0x1e4>)
 8002f7c:	7819      	ldrb	r1, [r3, #0]
 8002f7e:	2000      	movs	r0, #0
 8002f80:	f7ff fae4 	bl	800254c <GetStepVoltage>
 8002f84:	b281      	uxth	r1, r0
 8002f86:	2000      	movs	r0, #0
 8002f88:	f7fd ffda 	bl	8000f40 <DAC_SetChannel1Data>
 8002f8c:	e008      	b.n	8002fa0 <TIM4_IRQHandler+0x130>
			}
		} else {
			//Calculate the voltage in not slope mode
			DAC_SetChannel1Data(DAC_Align_12b_R, GetStepVoltage(0, gSequenceStepNumber_1));
 8002f8e:	4b31      	ldr	r3, [pc, #196]	; (8003054 <TIM4_IRQHandler+0x1e4>)
 8002f90:	7819      	ldrb	r1, [r3, #0]
 8002f92:	2000      	movs	r0, #0
 8002f94:	f7ff fada 	bl	800254c <GetStepVoltage>
 8002f98:	b281      	uxth	r1, r0
 8002f9a:	2000      	movs	r0, #0
 8002f9c:	f7fd ffd0 	bl	8000f40 <DAC_SetChannel1Data>
		};
		
			/*additional channels - ref and time*/
			MAX5135_DAC_send(EXT_DAC_CH_0, Steps[0][gSequenceStepNumber_1].b.TLevel >> 2);
 8002fa0:	4b2c      	ldr	r3, [pc, #176]	; (8003054 <TIM4_IRQHandler+0x1e4>)
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	4a2f      	ldr	r2, [pc, #188]	; (8003064 <TIM4_IRQHandler+0x1f4>)
 8002fa8:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8002fac:	f3c1 3189 	ubfx	r1, r1, #14, #10
 8002fb0:	2000      	movs	r0, #0
 8002fb2:	f7fe fd7b 	bl	8001aac <MAX5135_DAC_send>
			MAX5135_DAC_send(EXT_DAC_CH_1, 1023 - (unsigned int) (((double) 1023/ (double) StepWidth_1)*((double) gStepWidth_1)) );
 8002fb6:	4620      	mov	r0, r4
 8002fb8:	f7fd fa50 	bl	800045c <__aeabi_ui2d>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	a121      	add	r1, pc, #132	; (adr r1, 8003048 <TIM4_IRQHandler+0x1d8>)
 8002fc2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002fc6:	f7fd fbed 	bl	80007a4 <__aeabi_ddiv>
 8002fca:	4606      	mov	r6, r0
 8002fcc:	460f      	mov	r7, r1
 8002fce:	4b28      	ldr	r3, [pc, #160]	; (8003070 <TIM4_IRQHandler+0x200>)
 8002fd0:	6818      	ldr	r0, [r3, #0]
 8002fd2:	f7fd fa43 	bl	800045c <__aeabi_ui2d>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	460b      	mov	r3, r1
 8002fda:	4630      	mov	r0, r6
 8002fdc:	4639      	mov	r1, r7
 8002fde:	f7fd fab7 	bl	8000550 <__aeabi_dmul>
 8002fe2:	f7fd fcc7 	bl	8000974 <__aeabi_d2uiz>
 8002fe6:	f5c0 717f 	rsb	r1, r0, #1020	; 0x3fc
 8002fea:	3103      	adds	r1, #3
 8002fec:	2001      	movs	r0, #1
 8002fee:	f7fe fd5d 	bl	8001aac <MAX5135_DAC_send>
		
		
		/* Increment step counter */ 
		if ((gSequencerMode_1 == SEQUENCER_MODE_RUN)|| ((gSequencerMode_1 == SEQUENCER_MODE_ADVANCE)))
 8002ff2:	4b1d      	ldr	r3, [pc, #116]	; (8003068 <TIM4_IRQHandler+0x1f8>)
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	b123      	cbz	r3, 8003002 <TIM4_IRQHandler+0x192>
 8002ff8:	4b1b      	ldr	r3, [pc, #108]	; (8003068 <TIM4_IRQHandler+0x1f8>)
 8002ffa:	781b      	ldrb	r3, [r3, #0]
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	2b06      	cmp	r3, #6
 8003000:	d103      	bne.n	800300a <TIM4_IRQHandler+0x19a>
		{
			gStepWidth_1++;
 8003002:	4a1b      	ldr	r2, [pc, #108]	; (8003070 <TIM4_IRQHandler+0x200>)
 8003004:	6813      	ldr	r3, [r2, #0]
 8003006:	3301      	adds	r3, #1
 8003008:	6013      	str	r3, [r2, #0]
		};

		if ((gStepWidth_1 < StepWidth_1)) {
 800300a:	4b19      	ldr	r3, [pc, #100]	; (8003070 <TIM4_IRQHandler+0x200>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	42a3      	cmp	r3, r4
 8003010:	d234      	bcs.n	800307c <TIM4_IRQHandler+0x20c>
						TIM_Cmd(TIM14, ENABLE);
						TIM_SetCounter(TIM14, 0x00);
					};
		};
	
	if (gSequencerMode_1 == SEQUENCER_MODE_WAIT) {
 8003012:	4b15      	ldr	r3, [pc, #84]	; (8003068 <TIM4_IRQHandler+0x1f8>)
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	b2db      	uxtb	r3, r3
 8003018:	2b01      	cmp	r3, #1
 800301a:	f000 8187 	beq.w	800332c <TIM4_IRQHandler+0x4bc>
			TIM_Cmd(TIM14, ENABLE);
			TIM_SetCounter(TIM14, 0x00);
		}
	};	

	if (gSequencerMode_1 == SEQUENCER_MODE_WAIT_STROBE) {
 800301e:	4b12      	ldr	r3, [pc, #72]	; (8003068 <TIM4_IRQHandler+0x1f8>)
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	b2db      	uxtb	r3, r3
 8003024:	2b03      	cmp	r3, #3
 8003026:	f000 81c4 	beq.w	80033b2 <TIM4_IRQHandler+0x542>
			gSequenceStepNumber_1 = (unsigned int) (pots_step[0]-1); //(float) AddData[6]/(float) (CalConstants[6]/15.0)
			DAC_SetChannel1Data(DAC_Align_12b_R, GetStepVoltage(0, gSequenceStepNumber_1));
		gSequencerMode_1 = gPrevSequencerMode_1;
	}
		
	if ( gDisplayMode == DISPLAY_MODE_VIEW_1 ) {
 800302a:	4b12      	ldr	r3, [pc, #72]	; (8003074 <TIM4_IRQHandler+0x204>)
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	b943      	cbnz	r3, 8003042 <TIM4_IRQHandler+0x1d2>
		DisplayUpdateFlags.b.MainDisplay = 1;
 8003030:	4b11      	ldr	r3, [pc, #68]	; (8003078 <TIM4_IRQHandler+0x208>)
 8003032:	781a      	ldrb	r2, [r3, #0]
 8003034:	f042 0201 	orr.w	r2, r2, #1
 8003038:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 800303a:	781a      	ldrb	r2, [r3, #0]
 800303c:	f042 0202 	orr.w	r2, r2, #2
 8003040:	701a      	strb	r2, [r3, #0]
	};		
	
		return;
};
 8003042:	b003      	add	sp, #12
 8003044:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003046:	bf00      	nop
 8003048:	00000000 	.word	0x00000000
 800304c:	408ff800 	.word	0x408ff800
 8003050:	40000800 	.word	0x40000800
 8003054:	200002bf 	.word	0x200002bf
 8003058:	200007f8 	.word	0x200007f8
 800305c:	20000250 	.word	0x20000250
 8003060:	46241000 	.word	0x46241000
 8003064:	200008a4 	.word	0x200008a4
 8003068:	200002c1 	.word	0x200002c1
 800306c:	200002a0 	.word	0x200002a0
 8003070:	200002c4 	.word	0x200002c4
 8003074:	200002b0 	.word	0x200002b0
 8003078:	200002f0 	.word	0x200002f0
			PreviousStep = GetStepVoltage(0, gSequenceStepNumber_1);
 800307c:	4ba1      	ldr	r3, [pc, #644]	; (8003304 <TIM4_IRQHandler+0x494>)
 800307e:	7819      	ldrb	r1, [r3, #0]
 8003080:	2000      	movs	r0, #0
 8003082:	f7ff fa63 	bl	800254c <GetStepVoltage>
 8003086:	4ba0      	ldr	r3, [pc, #640]	; (8003308 <TIM4_IRQHandler+0x498>)
 8003088:	6018      	str	r0, [r3, #0]
			if ( (gSequencerMode_1 == SEQUENCER_MODE_ADVANCE)   ) { 
 800308a:	4ba0      	ldr	r3, [pc, #640]	; (800330c <TIM4_IRQHandler+0x49c>)
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	b2db      	uxtb	r3, r3
 8003090:	2b06      	cmp	r3, #6
 8003092:	d074      	beq.n	800317e <TIM4_IRQHandler+0x30e>
			if (Steps[0][gSequenceStepNumber_1].b.OpModeSTOP) {
 8003094:	4b9b      	ldr	r3, [pc, #620]	; (8003304 <TIM4_IRQHandler+0x494>)
 8003096:	781a      	ldrb	r2, [r3, #0]
 8003098:	4b9d      	ldr	r3, [pc, #628]	; (8003310 <TIM4_IRQHandler+0x4a0>)
 800309a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f013 0f02 	tst.w	r3, #2
 80030a4:	d006      	beq.n	80030b4 <TIM4_IRQHandler+0x244>
				gPrevSequencerMode_1 = gSequencerMode_1;
 80030a6:	4a99      	ldr	r2, [pc, #612]	; (800330c <TIM4_IRQHandler+0x49c>)
 80030a8:	7813      	ldrb	r3, [r2, #0]
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	4999      	ldr	r1, [pc, #612]	; (8003314 <TIM4_IRQHandler+0x4a4>)
 80030ae:	700b      	strb	r3, [r1, #0]
				gSequencerMode_1 = SEQUENCER_MODE_STOP;				
 80030b0:	2302      	movs	r3, #2
 80030b2:	7013      	strb	r3, [r2, #0]
			if ((Steps[0][gSequenceStepNumber_1].b.OpModeENABLE))  {
 80030b4:	4b93      	ldr	r3, [pc, #588]	; (8003304 <TIM4_IRQHandler+0x494>)
 80030b6:	781a      	ldrb	r2, [r3, #0]
 80030b8:	4b95      	ldr	r3, [pc, #596]	; (8003310 <TIM4_IRQHandler+0x4a0>)
 80030ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f013 0f08 	tst.w	r3, #8
 80030c4:	d15f      	bne.n	8003186 <TIM4_IRQHandler+0x316>
			if ( (Steps[0][gSequenceStepNumber_1].b.OpModeSUSTAIN)) {
 80030c6:	4b8f      	ldr	r3, [pc, #572]	; (8003304 <TIM4_IRQHandler+0x494>)
 80030c8:	781a      	ldrb	r2, [r3, #0]
 80030ca:	4b91      	ldr	r3, [pc, #580]	; (8003310 <TIM4_IRQHandler+0x4a0>)
 80030cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f013 0f04 	tst.w	r3, #4
 80030d6:	d16a      	bne.n	80031ae <TIM4_IRQHandler+0x33e>
			if ( (!(Steps[0][gSequenceStepNumber_1].b.OpModeSTOP)) &&
 80030d8:	4b8a      	ldr	r3, [pc, #552]	; (8003304 <TIM4_IRQHandler+0x494>)
 80030da:	781a      	ldrb	r2, [r3, #0]
 80030dc:	4b8c      	ldr	r3, [pc, #560]	; (8003310 <TIM4_IRQHandler+0x4a0>)
 80030de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f013 0f02 	tst.w	r3, #2
 80030e8:	d10e      	bne.n	8003108 <TIM4_IRQHandler+0x298>
					(!(Steps[0][gSequenceStepNumber_1].b.OpModeENABLE)) &&
 80030ea:	4b86      	ldr	r3, [pc, #536]	; (8003304 <TIM4_IRQHandler+0x494>)
 80030ec:	781a      	ldrb	r2, [r3, #0]
 80030ee:	4b88      	ldr	r3, [pc, #544]	; (8003310 <TIM4_IRQHandler+0x4a0>)
 80030f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80030f4:	685b      	ldr	r3, [r3, #4]
			if ( (!(Steps[0][gSequenceStepNumber_1].b.OpModeSTOP)) &&
 80030f6:	f013 0f08 	tst.w	r3, #8
 80030fa:	d105      	bne.n	8003108 <TIM4_IRQHandler+0x298>
					(!(Steps[0][gSequenceStepNumber_1].b.OpModeSUSTAIN)) ) {
 80030fc:	4b81      	ldr	r3, [pc, #516]	; (8003304 <TIM4_IRQHandler+0x494>)
 80030fe:	781a      	ldrb	r2, [r3, #0]
 8003100:	4b83      	ldr	r3, [pc, #524]	; (8003310 <TIM4_IRQHandler+0x4a0>)
 8003102:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003106:	685b      	ldr	r3, [r3, #4]
			gStepWidth_1 = 0;
 8003108:	4b83      	ldr	r3, [pc, #524]	; (8003318 <TIM4_IRQHandler+0x4a8>)
 800310a:	2200      	movs	r2, #0
 800310c:	601a      	str	r2, [r3, #0]
			if (gSequencerMode_1 == SEQUENCER_MODE_RUN) {
 800310e:	4b7f      	ldr	r3, [pc, #508]	; (800330c <TIM4_IRQHandler+0x49c>)
 8003110:	781b      	ldrb	r3, [r3, #0]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d05a      	beq.n	80031cc <TIM4_IRQHandler+0x35c>
		if (gSequencerMode_1 == SEQUENCER_MODE_STOP) {
 8003116:	4b7d      	ldr	r3, [pc, #500]	; (800330c <TIM4_IRQHandler+0x49c>)
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	f000 8099 	beq.w	8003254 <TIM4_IRQHandler+0x3e4>
		if (gSequencerMode_1 == SEQUENCER_MODE_ADVANCE) {
 8003122:	4b7a      	ldr	r3, [pc, #488]	; (800330c <TIM4_IRQHandler+0x49c>)
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	b2db      	uxtb	r3, r3
 8003128:	2b06      	cmp	r3, #6
 800312a:	f47f af72 	bne.w	8003012 <TIM4_IRQHandler+0x1a2>
			gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 800312e:	4c75      	ldr	r4, [pc, #468]	; (8003304 <TIM4_IRQHandler+0x494>)
 8003130:	7821      	ldrb	r1, [r4, #0]
 8003132:	2000      	movs	r0, #0
 8003134:	f7ff fb60 	bl	80027f8 <GetNextStep>
 8003138:	7020      	strb	r0, [r4, #0]
						PULSE_LED_I_ALL_ON;
 800313a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800313e:	4877      	ldr	r0, [pc, #476]	; (800331c <TIM4_IRQHandler+0x4ac>)
 8003140:	f7fd ffd1 	bl	80010e6 <GPIO_ResetBits>
						if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8003144:	7822      	ldrb	r2, [r4, #0]
 8003146:	4b72      	ldr	r3, [pc, #456]	; (8003310 <TIM4_IRQHandler+0x4a0>)
 8003148:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003152:	f040 80ca 	bne.w	80032ea <TIM4_IRQHandler+0x47a>
						if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8003156:	4b6b      	ldr	r3, [pc, #428]	; (8003304 <TIM4_IRQHandler+0x494>)
 8003158:	781a      	ldrb	r2, [r3, #0]
 800315a:	4b6d      	ldr	r3, [pc, #436]	; (8003310 <TIM4_IRQHandler+0x4a0>)
 800315c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003166:	f040 80c6 	bne.w	80032f6 <TIM4_IRQHandler+0x486>
						TIM_Cmd(TIM14, ENABLE);
 800316a:	4c6d      	ldr	r4, [pc, #436]	; (8003320 <TIM4_IRQHandler+0x4b0>)
 800316c:	2101      	movs	r1, #1
 800316e:	4620      	mov	r0, r4
 8003170:	f7fe f9a0 	bl	80014b4 <TIM_Cmd>
						TIM_SetCounter(TIM14, 0x00);
 8003174:	2100      	movs	r1, #0
 8003176:	4620      	mov	r0, r4
 8003178:	f7fe f98d 	bl	8001496 <TIM_SetCounter>
 800317c:	e749      	b.n	8003012 <TIM4_IRQHandler+0x1a2>
				gSequencerMode_1 =  SEQUENCER_MODE_STOP;
 800317e:	4b63      	ldr	r3, [pc, #396]	; (800330c <TIM4_IRQHandler+0x49c>)
 8003180:	2202      	movs	r2, #2
 8003182:	701a      	strb	r2, [r3, #0]
 8003184:	e786      	b.n	8003094 <TIM4_IRQHandler+0x224>
				if( (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) == 0)) 
 8003186:	f44f 7180 	mov.w	r1, #256	; 0x100
 800318a:	4864      	ldr	r0, [pc, #400]	; (800331c <TIM4_IRQHandler+0x4ac>)
 800318c:	f7fd ffa2 	bl	80010d4 <GPIO_ReadInputDataBit>
 8003190:	2800      	cmp	r0, #0
 8003192:	d198      	bne.n	80030c6 <TIM4_IRQHandler+0x256>
				if(gSequencerMode_1 != SEQUENCER_MODE_WAIT_HI_Z)
 8003194:	4b5d      	ldr	r3, [pc, #372]	; (800330c <TIM4_IRQHandler+0x49c>)
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	b2db      	uxtb	r3, r3
 800319a:	2b04      	cmp	r3, #4
 800319c:	d093      	beq.n	80030c6 <TIM4_IRQHandler+0x256>
					gPrevSequencerMode_1 = gSequencerMode_1;
 800319e:	4a5b      	ldr	r2, [pc, #364]	; (800330c <TIM4_IRQHandler+0x49c>)
 80031a0:	7813      	ldrb	r3, [r2, #0]
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	495b      	ldr	r1, [pc, #364]	; (8003314 <TIM4_IRQHandler+0x4a4>)
 80031a6:	700b      	strb	r3, [r1, #0]
					gSequencerMode_1 = SEQUENCER_MODE_WAIT_HI_Z;
 80031a8:	2304      	movs	r3, #4
 80031aa:	7013      	strb	r3, [r2, #0]
 80031ac:	e78b      	b.n	80030c6 <TIM4_IRQHandler+0x256>
				if( (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) == 1))
 80031ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031b2:	485a      	ldr	r0, [pc, #360]	; (800331c <TIM4_IRQHandler+0x4ac>)
 80031b4:	f7fd ff8e 	bl	80010d4 <GPIO_ReadInputDataBit>
 80031b8:	2801      	cmp	r0, #1
 80031ba:	d18d      	bne.n	80030d8 <TIM4_IRQHandler+0x268>
					gPrevSequencerMode_1 = gSequencerMode_1;
 80031bc:	4a53      	ldr	r2, [pc, #332]	; (800330c <TIM4_IRQHandler+0x49c>)
 80031be:	7813      	ldrb	r3, [r2, #0]
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	4954      	ldr	r1, [pc, #336]	; (8003314 <TIM4_IRQHandler+0x4a4>)
 80031c4:	700b      	strb	r3, [r1, #0]
					gSequencerMode_1 = SEQUENCER_MODE_STAY_HI_Z;
 80031c6:	2305      	movs	r3, #5
 80031c8:	7013      	strb	r3, [r2, #0]
 80031ca:	e785      	b.n	80030d8 <TIM4_IRQHandler+0x268>
				gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 80031cc:	4c4d      	ldr	r4, [pc, #308]	; (8003304 <TIM4_IRQHandler+0x494>)
 80031ce:	7821      	ldrb	r1, [r4, #0]
 80031d0:	4610      	mov	r0, r2
 80031d2:	f7ff fb11 	bl	80027f8 <GetNextStep>
 80031d6:	7020      	strb	r0, [r4, #0]
				PULSE_LED_I_ALL_ON;
 80031d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80031dc:	484f      	ldr	r0, [pc, #316]	; (800331c <TIM4_IRQHandler+0x4ac>)
 80031de:	f7fd ff82 	bl	80010e6 <GPIO_ResetBits>
				PulseStatus
 80031e2:	7822      	ldrb	r2, [r4, #0]
 80031e4:	4b49      	ldr	r3, [pc, #292]	; (800330c <TIM4_IRQHandler+0x49c>)
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	494a      	ldr	r1, [pc, #296]	; (8003314 <TIM4_IRQHandler+0x4a4>)
 80031ea:	7808      	ldrb	r0, [r1, #0]
 80031ec:	7821      	ldrb	r1, [r4, #0]
 80031ee:	4d48      	ldr	r5, [pc, #288]	; (8003310 <TIM4_IRQHandler+0x4a0>)
 80031f0:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 80031f4:	6849      	ldr	r1, [r1, #4]
 80031f6:	f3c1 21c0 	ubfx	r1, r1, #11, #1
 80031fa:	9101      	str	r1, [sp, #4]
 80031fc:	9000      	str	r0, [sp, #0]
 80031fe:	f240 417c 	movw	r1, #1148	; 0x47c
 8003202:	4848      	ldr	r0, [pc, #288]	; (8003324 <TIM4_IRQHandler+0x4b4>)
 8003204:	f003 fa51 	bl	80066aa <iprintf>
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8003208:	7823      	ldrb	r3, [r4, #0]
 800320a:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800320e:	686b      	ldr	r3, [r5, #4]
 8003210:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003214:	d112      	bne.n	800323c <TIM4_IRQHandler+0x3cc>
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8003216:	4b3b      	ldr	r3, [pc, #236]	; (8003304 <TIM4_IRQHandler+0x494>)
 8003218:	781a      	ldrb	r2, [r3, #0]
 800321a:	4b3d      	ldr	r3, [pc, #244]	; (8003310 <TIM4_IRQHandler+0x4a0>)
 800321c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003226:	d10f      	bne.n	8003248 <TIM4_IRQHandler+0x3d8>
				TIM_Cmd(TIM14, ENABLE);
 8003228:	4c3d      	ldr	r4, [pc, #244]	; (8003320 <TIM4_IRQHandler+0x4b0>)
 800322a:	2101      	movs	r1, #1
 800322c:	4620      	mov	r0, r4
 800322e:	f7fe f941 	bl	80014b4 <TIM_Cmd>
				TIM_SetCounter(TIM14, 0x00);
 8003232:	2100      	movs	r1, #0
 8003234:	4620      	mov	r0, r4
 8003236:	f7fe f92e 	bl	8001496 <TIM_SetCounter>
 800323a:	e76c      	b.n	8003116 <TIM4_IRQHandler+0x2a6>
					PULSE_LED_I_1_ON;
 800323c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003240:	4836      	ldr	r0, [pc, #216]	; (800331c <TIM4_IRQHandler+0x4ac>)
 8003242:	f7fd ff50 	bl	80010e6 <GPIO_ResetBits>
 8003246:	e7e6      	b.n	8003216 <TIM4_IRQHandler+0x3a6>
					PULSE_LED_I_2_ON;
 8003248:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800324c:	4833      	ldr	r0, [pc, #204]	; (800331c <TIM4_IRQHandler+0x4ac>)
 800324e:	f7fd ff4a 	bl	80010e6 <GPIO_ResetBits>
 8003252:	e7e9      	b.n	8003228 <TIM4_IRQHandler+0x3b8>
				printf("STOP \n");
 8003254:	4834      	ldr	r0, [pc, #208]	; (8003328 <TIM4_IRQHandler+0x4b8>)
 8003256:	f003 fa4b 	bl	80066f0 <puts>
				if (gPrevSequencerMode_1 == gSequencerMode_1)
 800325a:	4b2e      	ldr	r3, [pc, #184]	; (8003314 <TIM4_IRQHandler+0x4a4>)
 800325c:	781a      	ldrb	r2, [r3, #0]
 800325e:	b2d2      	uxtb	r2, r2
 8003260:	4b2a      	ldr	r3, [pc, #168]	; (800330c <TIM4_IRQHandler+0x49c>)
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	b2db      	uxtb	r3, r3
 8003266:	429a      	cmp	r2, r3
 8003268:	f47f af5b 	bne.w	8003122 <TIM4_IRQHandler+0x2b2>
						PULSE_LED_I_ALL_ON;
 800326c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003270:	482a      	ldr	r0, [pc, #168]	; (800331c <TIM4_IRQHandler+0x4ac>)
 8003272:	f7fd ff38 	bl	80010e6 <GPIO_ResetBits>
						PulseStatus;
 8003276:	4d23      	ldr	r5, [pc, #140]	; (8003304 <TIM4_IRQHandler+0x494>)
 8003278:	782a      	ldrb	r2, [r5, #0]
 800327a:	4b24      	ldr	r3, [pc, #144]	; (800330c <TIM4_IRQHandler+0x49c>)
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	4925      	ldr	r1, [pc, #148]	; (8003314 <TIM4_IRQHandler+0x4a4>)
 8003280:	7808      	ldrb	r0, [r1, #0]
 8003282:	7829      	ldrb	r1, [r5, #0]
 8003284:	4c22      	ldr	r4, [pc, #136]	; (8003310 <TIM4_IRQHandler+0x4a0>)
 8003286:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 800328a:	6849      	ldr	r1, [r1, #4]
 800328c:	f3c1 21c0 	ubfx	r1, r1, #11, #1
 8003290:	9101      	str	r1, [sp, #4]
 8003292:	9000      	str	r0, [sp, #0]
 8003294:	f240 418f 	movw	r1, #1167	; 0x48f
 8003298:	4822      	ldr	r0, [pc, #136]	; (8003324 <TIM4_IRQHandler+0x4b4>)
 800329a:	f003 fa06 	bl	80066aa <iprintf>
							if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 800329e:	782b      	ldrb	r3, [r5, #0]
 80032a0:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 80032a4:	6863      	ldr	r3, [r4, #4]
 80032a6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80032aa:	d112      	bne.n	80032d2 <TIM4_IRQHandler+0x462>
							if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 80032ac:	4b15      	ldr	r3, [pc, #84]	; (8003304 <TIM4_IRQHandler+0x494>)
 80032ae:	781a      	ldrb	r2, [r3, #0]
 80032b0:	4b17      	ldr	r3, [pc, #92]	; (8003310 <TIM4_IRQHandler+0x4a0>)
 80032b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80032bc:	d10f      	bne.n	80032de <TIM4_IRQHandler+0x46e>
						TIM_Cmd(TIM14, ENABLE);
 80032be:	4c18      	ldr	r4, [pc, #96]	; (8003320 <TIM4_IRQHandler+0x4b0>)
 80032c0:	2101      	movs	r1, #1
 80032c2:	4620      	mov	r0, r4
 80032c4:	f7fe f8f6 	bl	80014b4 <TIM_Cmd>
						TIM_SetCounter(TIM14, 0x00);
 80032c8:	2100      	movs	r1, #0
 80032ca:	4620      	mov	r0, r4
 80032cc:	f7fe f8e3 	bl	8001496 <TIM_SetCounter>
 80032d0:	e727      	b.n	8003122 <TIM4_IRQHandler+0x2b2>
								PULSE_LED_I_1_ON;
 80032d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032d6:	4811      	ldr	r0, [pc, #68]	; (800331c <TIM4_IRQHandler+0x4ac>)
 80032d8:	f7fd ff05 	bl	80010e6 <GPIO_ResetBits>
 80032dc:	e7e6      	b.n	80032ac <TIM4_IRQHandler+0x43c>
								PULSE_LED_I_2_ON;
 80032de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80032e2:	480e      	ldr	r0, [pc, #56]	; (800331c <TIM4_IRQHandler+0x4ac>)
 80032e4:	f7fd feff 	bl	80010e6 <GPIO_ResetBits>
 80032e8:	e7e9      	b.n	80032be <TIM4_IRQHandler+0x44e>
							PULSE_LED_I_1_ON;
 80032ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032ee:	480b      	ldr	r0, [pc, #44]	; (800331c <TIM4_IRQHandler+0x4ac>)
 80032f0:	f7fd fef9 	bl	80010e6 <GPIO_ResetBits>
 80032f4:	e72f      	b.n	8003156 <TIM4_IRQHandler+0x2e6>
							PULSE_LED_I_2_ON;
 80032f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80032fa:	4808      	ldr	r0, [pc, #32]	; (800331c <TIM4_IRQHandler+0x4ac>)
 80032fc:	f7fd fef3 	bl	80010e6 <GPIO_ResetBits>
 8003300:	e733      	b.n	800316a <TIM4_IRQHandler+0x2fa>
 8003302:	bf00      	nop
 8003304:	200002bf 	.word	0x200002bf
 8003308:	200002a0 	.word	0x200002a0
 800330c:	200002c1 	.word	0x200002c1
 8003310:	200008a4 	.word	0x200008a4
 8003314:	200002bd 	.word	0x200002bd
 8003318:	200002c4 	.word	0x200002c4
 800331c:	40020400 	.word	0x40020400
 8003320:	40002000 	.word	0x40002000
 8003324:	08006788 	.word	0x08006788
 8003328:	080067cc 	.word	0x080067cc
		if(gSequenceStepNumber_1 != (unsigned int) (pots_step[0]-1))
 800332c:	4b2b      	ldr	r3, [pc, #172]	; (80033dc <TIM4_IRQHandler+0x56c>)
 800332e:	781a      	ldrb	r2, [r3, #0]
 8003330:	b2d2      	uxtb	r2, r2
 8003332:	4b2b      	ldr	r3, [pc, #172]	; (80033e0 <TIM4_IRQHandler+0x570>)
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	3b01      	subs	r3, #1
 8003338:	429a      	cmp	r2, r3
 800333a:	f43f ae70 	beq.w	800301e <TIM4_IRQHandler+0x1ae>
			gSequenceStepNumber_1 = (unsigned int) (pots_step[0]-1); 
 800333e:	4b28      	ldr	r3, [pc, #160]	; (80033e0 <TIM4_IRQHandler+0x570>)
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	3b01      	subs	r3, #1
 8003344:	b2db      	uxtb	r3, r3
 8003346:	4c25      	ldr	r4, [pc, #148]	; (80033dc <TIM4_IRQHandler+0x56c>)
 8003348:	7023      	strb	r3, [r4, #0]
			DAC_SetChannel1Data(DAC_Align_12b_R, GetStepVoltage(0, gSequenceStepNumber_1));
 800334a:	7821      	ldrb	r1, [r4, #0]
 800334c:	2000      	movs	r0, #0
 800334e:	f7ff f8fd 	bl	800254c <GetStepVoltage>
 8003352:	b281      	uxth	r1, r0
 8003354:	2000      	movs	r0, #0
 8003356:	f7fd fdf3 	bl	8000f40 <DAC_SetChannel1Data>
			PULSE_LED_I_ALL_ON;
 800335a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800335e:	4821      	ldr	r0, [pc, #132]	; (80033e4 <TIM4_IRQHandler+0x574>)
 8003360:	f7fd fec1 	bl	80010e6 <GPIO_ResetBits>
			if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8003364:	7822      	ldrb	r2, [r4, #0]
 8003366:	4b20      	ldr	r3, [pc, #128]	; (80033e8 <TIM4_IRQHandler+0x578>)
 8003368:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003372:	d112      	bne.n	800339a <TIM4_IRQHandler+0x52a>
			if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8003374:	4b19      	ldr	r3, [pc, #100]	; (80033dc <TIM4_IRQHandler+0x56c>)
 8003376:	781a      	ldrb	r2, [r3, #0]
 8003378:	4b1b      	ldr	r3, [pc, #108]	; (80033e8 <TIM4_IRQHandler+0x578>)
 800337a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003384:	d10f      	bne.n	80033a6 <TIM4_IRQHandler+0x536>
			TIM_Cmd(TIM14, ENABLE);
 8003386:	4c19      	ldr	r4, [pc, #100]	; (80033ec <TIM4_IRQHandler+0x57c>)
 8003388:	2101      	movs	r1, #1
 800338a:	4620      	mov	r0, r4
 800338c:	f7fe f892 	bl	80014b4 <TIM_Cmd>
			TIM_SetCounter(TIM14, 0x00);
 8003390:	2100      	movs	r1, #0
 8003392:	4620      	mov	r0, r4
 8003394:	f7fe f87f 	bl	8001496 <TIM_SetCounter>
 8003398:	e641      	b.n	800301e <TIM4_IRQHandler+0x1ae>
				PULSE_LED_I_1_ON;
 800339a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800339e:	4811      	ldr	r0, [pc, #68]	; (80033e4 <TIM4_IRQHandler+0x574>)
 80033a0:	f7fd fea1 	bl	80010e6 <GPIO_ResetBits>
 80033a4:	e7e6      	b.n	8003374 <TIM4_IRQHandler+0x504>
				PULSE_LED_I_2_ON;
 80033a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80033aa:	480e      	ldr	r0, [pc, #56]	; (80033e4 <TIM4_IRQHandler+0x574>)
 80033ac:	f7fd fe9b 	bl	80010e6 <GPIO_ResetBits>
 80033b0:	e7e9      	b.n	8003386 <TIM4_IRQHandler+0x516>
			gSequenceStepNumber_1 = (unsigned int) (pots_step[0]-1); //(float) AddData[6]/(float) (CalConstants[6]/15.0)
 80033b2:	4b0b      	ldr	r3, [pc, #44]	; (80033e0 <TIM4_IRQHandler+0x570>)
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	3b01      	subs	r3, #1
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	4a08      	ldr	r2, [pc, #32]	; (80033dc <TIM4_IRQHandler+0x56c>)
 80033bc:	7013      	strb	r3, [r2, #0]
			DAC_SetChannel1Data(DAC_Align_12b_R, GetStepVoltage(0, gSequenceStepNumber_1));
 80033be:	7811      	ldrb	r1, [r2, #0]
 80033c0:	2000      	movs	r0, #0
 80033c2:	f7ff f8c3 	bl	800254c <GetStepVoltage>
 80033c6:	b281      	uxth	r1, r0
 80033c8:	2000      	movs	r0, #0
 80033ca:	f7fd fdb9 	bl	8000f40 <DAC_SetChannel1Data>
		gSequencerMode_1 = gPrevSequencerMode_1;
 80033ce:	4b08      	ldr	r3, [pc, #32]	; (80033f0 <TIM4_IRQHandler+0x580>)
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	4a07      	ldr	r2, [pc, #28]	; (80033f4 <TIM4_IRQHandler+0x584>)
 80033d6:	7013      	strb	r3, [r2, #0]
 80033d8:	e627      	b.n	800302a <TIM4_IRQHandler+0x1ba>
 80033da:	bf00      	nop
 80033dc:	200002bf 	.word	0x200002bf
 80033e0:	20000274 	.word	0x20000274
 80033e4:	40020400 	.word	0x40020400
 80033e8:	200008a4 	.word	0x200008a4
 80033ec:	40002000 	.word	0x40002000
 80033f0:	200002bd 	.word	0x200002bd
 80033f4:	200002c1 	.word	0x200002c1

080033f8 <TIM5_IRQHandler>:

/*
 Timer interrupt handler for 1 section steps
*/
void TIM5_IRQHandler()
{
 80033f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80033fc:	b083      	sub	sp, #12
	unsigned long int StepWidth_2=0;	
	float deltaVoltage;
	unsigned long CurStep;

	/* Clear interrupt flag */
	TIM5->SR = (uint16_t) ~TIM_IT_Update;
 80033fe:	4e78      	ldr	r6, [pc, #480]	; (80035e0 <TIM5_IRQHandler+0x1e8>)
 8003400:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8003404:	8233      	strh	r3, [r6, #16]
	
	/* Calculate next step duration */	
	
		/* Calculate next step duration */
		StepWidth_2 = GetStepWidth(1, gSequenceStepNumber_2);
 8003406:	4d77      	ldr	r5, [pc, #476]	; (80035e4 <TIM5_IRQHandler+0x1ec>)
 8003408:	7829      	ldrb	r1, [r5, #0]
 800340a:	2001      	movs	r0, #1
 800340c:	f7fe ffd6 	bl	80023bc <GetStepWidth>
 8003410:	4604      	mov	r4, r0

		/* Calculate prescaler/multiplier*/
		TIM5->PSC = (uint16_t) (((((AddData[ADC_TIMEMULTIPLY_Ch_2])*3.5)/CalConstants[ADC_TIMEMULTIPLY_Ch_2])+0.5)*STEP_TIMER_PRESCALER);
 8003412:	4b75      	ldr	r3, [pc, #468]	; (80035e8 <TIM5_IRQHandler+0x1f0>)
 8003414:	6958      	ldr	r0, [r3, #20]
 8003416:	f7fd f821 	bl	800045c <__aeabi_ui2d>
 800341a:	2200      	movs	r2, #0
 800341c:	4b73      	ldr	r3, [pc, #460]	; (80035ec <TIM5_IRQHandler+0x1f4>)
 800341e:	f7fd f897 	bl	8000550 <__aeabi_dmul>
 8003422:	4680      	mov	r8, r0
 8003424:	4689      	mov	r9, r1
 8003426:	4b72      	ldr	r3, [pc, #456]	; (80035f0 <TIM5_IRQHandler+0x1f8>)
 8003428:	6958      	ldr	r0, [r3, #20]
 800342a:	f7fd f817 	bl	800045c <__aeabi_ui2d>
 800342e:	4602      	mov	r2, r0
 8003430:	460b      	mov	r3, r1
 8003432:	4640      	mov	r0, r8
 8003434:	4649      	mov	r1, r9
 8003436:	f7fd f9b5 	bl	80007a4 <__aeabi_ddiv>
 800343a:	2200      	movs	r2, #0
 800343c:	4b6d      	ldr	r3, [pc, #436]	; (80035f4 <TIM5_IRQHandler+0x1fc>)
 800343e:	f7fc fed1 	bl	80001e4 <__adddf3>
 8003442:	a363      	add	r3, pc, #396	; (adr r3, 80035d0 <TIM5_IRQHandler+0x1d8>)
 8003444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003448:	f7fd f882 	bl	8000550 <__aeabi_dmul>
 800344c:	f7fd fa92 	bl	8000974 <__aeabi_d2uiz>
 8003450:	b280      	uxth	r0, r0
 8003452:	8530      	strh	r0, [r6, #40]	; 0x28
		
		if (Steps[1][gSequenceStepNumber_2].b.Sloped) {
 8003454:	782b      	ldrb	r3, [r5, #0]
 8003456:	3320      	adds	r3, #32
 8003458:	4a67      	ldr	r2, [pc, #412]	; (80035f8 <TIM5_IRQHandler+0x200>)
 800345a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800345e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003462:	d05c      	beq.n	800351e <TIM5_IRQHandler+0x126>
			//Calculate the voltage in slope mode
			CurStep = GetStepVoltage(1, gSequenceStepNumber_2);
 8003464:	7829      	ldrb	r1, [r5, #0]
 8003466:	2001      	movs	r0, #1
 8003468:	f7ff f870 	bl	800254c <GetStepVoltage>
 800346c:	4605      	mov	r5, r0
			if(gSequencerMode_2 == SEQUENCER_MODE_RUN || gSequencerMode_2 == SEQUENCER_MODE_ADVANCE)
 800346e:	4b63      	ldr	r3, [pc, #396]	; (80035fc <TIM5_IRQHandler+0x204>)
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	b123      	cbz	r3, 800347e <TIM5_IRQHandler+0x86>
 8003474:	4b61      	ldr	r3, [pc, #388]	; (80035fc <TIM5_IRQHandler+0x204>)
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	b2db      	uxtb	r3, r3
 800347a:	2b06      	cmp	r3, #6
 800347c:	d145      	bne.n	800350a <TIM5_IRQHandler+0x112>
			{
				if (PreviousStep_2>CurStep) {
 800347e:	4b60      	ldr	r3, [pc, #384]	; (8003600 <TIM5_IRQHandler+0x208>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	42ab      	cmp	r3, r5
 8003484:	d822      	bhi.n	80034cc <TIM5_IRQHandler+0xd4>
					deltaVoltage =  (float) (PreviousStep_2-CurStep) / StepWidth_2;
					DAC_SetChannel2Data(DAC_Align_12b_R, PreviousStep_2 - (unsigned int) (deltaVoltage*gStepWidth_2) );
				};
				if (CurStep>PreviousStep_2) {
 8003486:	4b5e      	ldr	r3, [pc, #376]	; (8003600 <TIM5_IRQHandler+0x208>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	42ab      	cmp	r3, r5
 800348c:	d250      	bcs.n	8003530 <TIM5_IRQHandler+0x138>
					deltaVoltage =  (float) (CurStep-PreviousStep_2) / StepWidth_2;
 800348e:	4b5c      	ldr	r3, [pc, #368]	; (8003600 <TIM5_IRQHandler+0x208>)
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	1aad      	subs	r5, r5, r2
 8003494:	ee07 5a90 	vmov	s15, r5
 8003498:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800349c:	ee07 4a10 	vmov	s14, r4
 80034a0:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80034a4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					DAC_SetChannel2Data(DAC_Align_12b_R, PreviousStep_2 + (unsigned int) (deltaVoltage*gStepWidth_2) );
 80034a8:	4a56      	ldr	r2, [pc, #344]	; (8003604 <TIM5_IRQHandler+0x20c>)
 80034aa:	edd2 7a00 	vldr	s15, [r2]
 80034ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034ba:	ee17 1a90 	vmov	r1, s15
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4419      	add	r1, r3
 80034c2:	b289      	uxth	r1, r1
 80034c4:	2000      	movs	r0, #0
 80034c6:	f7fd fd4b 	bl	8000f60 <DAC_SetChannel2Data>
 80034ca:	e031      	b.n	8003530 <TIM5_IRQHandler+0x138>
					deltaVoltage =  (float) (PreviousStep_2-CurStep) / StepWidth_2;
 80034cc:	4a4c      	ldr	r2, [pc, #304]	; (8003600 <TIM5_IRQHandler+0x208>)
 80034ce:	6813      	ldr	r3, [r2, #0]
 80034d0:	1b5b      	subs	r3, r3, r5
 80034d2:	ee07 3a90 	vmov	s15, r3
 80034d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80034da:	ee07 4a90 	vmov	s15, r4
 80034de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034e2:	eec7 6a27 	vdiv.f32	s13, s14, s15
					DAC_SetChannel2Data(DAC_Align_12b_R, PreviousStep_2 - (unsigned int) (deltaVoltage*gStepWidth_2) );
 80034e6:	6811      	ldr	r1, [r2, #0]
 80034e8:	4b46      	ldr	r3, [pc, #280]	; (8003604 <TIM5_IRQHandler+0x20c>)
 80034ea:	edd3 7a00 	vldr	s15, [r3]
 80034ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034f2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80034f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034fa:	ee17 3a90 	vmov	r3, s15
 80034fe:	1ac9      	subs	r1, r1, r3
 8003500:	b289      	uxth	r1, r1
 8003502:	2000      	movs	r0, #0
 8003504:	f7fd fd2c 	bl	8000f60 <DAC_SetChannel2Data>
 8003508:	e7bd      	b.n	8003486 <TIM5_IRQHandler+0x8e>
				};	
			}
			else
			{
				DAC_SetChannel2Data(DAC_Align_12b_R, GetStepVoltage(1, gSequenceStepNumber_2));
 800350a:	4b36      	ldr	r3, [pc, #216]	; (80035e4 <TIM5_IRQHandler+0x1ec>)
 800350c:	7819      	ldrb	r1, [r3, #0]
 800350e:	2001      	movs	r0, #1
 8003510:	f7ff f81c 	bl	800254c <GetStepVoltage>
 8003514:	b281      	uxth	r1, r0
 8003516:	2000      	movs	r0, #0
 8003518:	f7fd fd22 	bl	8000f60 <DAC_SetChannel2Data>
 800351c:	e008      	b.n	8003530 <TIM5_IRQHandler+0x138>
			}
			
		} else {
			//Calculate the voltage in not slope mode
			DAC_SetChannel2Data(DAC_Align_12b_R, GetStepVoltage(1, gSequenceStepNumber_2));
 800351e:	4b31      	ldr	r3, [pc, #196]	; (80035e4 <TIM5_IRQHandler+0x1ec>)
 8003520:	7819      	ldrb	r1, [r3, #0]
 8003522:	2001      	movs	r0, #1
 8003524:	f7ff f812 	bl	800254c <GetStepVoltage>
 8003528:	b281      	uxth	r1, r0
 800352a:	2000      	movs	r0, #0
 800352c:	f7fd fd18 	bl	8000f60 <DAC_SetChannel2Data>
		};

			MAX5135_DAC_send(EXT_DAC_CH_2, Steps[1][gSequenceStepNumber_2].b.TLevel >> 2);
 8003530:	4b2c      	ldr	r3, [pc, #176]	; (80035e4 <TIM5_IRQHandler+0x1ec>)
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	3320      	adds	r3, #32
 8003536:	4a30      	ldr	r2, [pc, #192]	; (80035f8 <TIM5_IRQHandler+0x200>)
 8003538:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800353c:	f3c1 3189 	ubfx	r1, r1, #14, #10
 8003540:	2002      	movs	r0, #2
 8003542:	f7fe fab3 	bl	8001aac <MAX5135_DAC_send>
			MAX5135_DAC_send(EXT_DAC_CH_3, 0x3FF - (unsigned int) (((double) 0x3FF/ (double) StepWidth_2)*((double) gStepWidth_2)) );
 8003546:	4620      	mov	r0, r4
 8003548:	f7fc ff88 	bl	800045c <__aeabi_ui2d>
 800354c:	4602      	mov	r2, r0
 800354e:	460b      	mov	r3, r1
 8003550:	a121      	add	r1, pc, #132	; (adr r1, 80035d8 <TIM5_IRQHandler+0x1e0>)
 8003552:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003556:	f7fd f925 	bl	80007a4 <__aeabi_ddiv>
 800355a:	4606      	mov	r6, r0
 800355c:	460f      	mov	r7, r1
 800355e:	4b29      	ldr	r3, [pc, #164]	; (8003604 <TIM5_IRQHandler+0x20c>)
 8003560:	6818      	ldr	r0, [r3, #0]
 8003562:	f7fc ff7b 	bl	800045c <__aeabi_ui2d>
 8003566:	4602      	mov	r2, r0
 8003568:	460b      	mov	r3, r1
 800356a:	4630      	mov	r0, r6
 800356c:	4639      	mov	r1, r7
 800356e:	f7fc ffef 	bl	8000550 <__aeabi_dmul>
 8003572:	f7fd f9ff 	bl	8000974 <__aeabi_d2uiz>
 8003576:	f5c0 717f 	rsb	r1, r0, #1020	; 0x3fc
 800357a:	3103      	adds	r1, #3
 800357c:	2003      	movs	r0, #3
 800357e:	f7fe fa95 	bl	8001aac <MAX5135_DAC_send>

	/* Increment step counter */
		if ((gSequencerMode_2 == SEQUENCER_MODE_RUN ) || ((gSequencerMode_2 == SEQUENCER_MODE_ADVANCE)))
 8003582:	4b1e      	ldr	r3, [pc, #120]	; (80035fc <TIM5_IRQHandler+0x204>)
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	b123      	cbz	r3, 8003592 <TIM5_IRQHandler+0x19a>
 8003588:	4b1c      	ldr	r3, [pc, #112]	; (80035fc <TIM5_IRQHandler+0x204>)
 800358a:	781b      	ldrb	r3, [r3, #0]
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b06      	cmp	r3, #6
 8003590:	d103      	bne.n	800359a <TIM5_IRQHandler+0x1a2>
		{
			gStepWidth_2++;
 8003592:	4a1c      	ldr	r2, [pc, #112]	; (8003604 <TIM5_IRQHandler+0x20c>)
 8003594:	6813      	ldr	r3, [r2, #0]
 8003596:	3301      	adds	r3, #1
 8003598:	6013      	str	r3, [r2, #0]
		};

		if ((gStepWidth_2 < StepWidth_2)) {
 800359a:	4b1a      	ldr	r3, [pc, #104]	; (8003604 <TIM5_IRQHandler+0x20c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	42a3      	cmp	r3, r4
 80035a0:	d234      	bcs.n	800360c <TIM5_IRQHandler+0x214>

			}
		};
	

	if (gSequencerMode_2 == SEQUENCER_MODE_WAIT) {
 80035a2:	4b16      	ldr	r3, [pc, #88]	; (80035fc <TIM5_IRQHandler+0x204>)
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	f000 8141 	beq.w	8003830 <TIM5_IRQHandler+0x438>
			TIM_Cmd(TIM8, ENABLE);
			TIM_SetCounter(TIM8, 0x00);
		}
	};	
	
		if (gSequencerMode_2 == SEQUENCER_MODE_WAIT_STROBE) {
 80035ae:	4b13      	ldr	r3, [pc, #76]	; (80035fc <TIM5_IRQHandler+0x204>)
 80035b0:	781b      	ldrb	r3, [r3, #0]
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	2b03      	cmp	r3, #3
 80035b6:	f000 819f 	beq.w	80038f8 <TIM5_IRQHandler+0x500>

		gSequencerMode_2 = gPrevSequencerMode_2;
	}
	
	
	if ( gDisplayMode == DISPLAY_MODE_VIEW_2 ) {
 80035ba:	4b13      	ldr	r3, [pc, #76]	; (8003608 <TIM5_IRQHandler+0x210>)
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	f000 81ad 	beq.w	8003920 <TIM5_IRQHandler+0x528>
		DisplayUpdateFlags.b.MainDisplay = 1;
		DisplayUpdateFlags.b.StepsDisplay = 1;
	};	
		return;
};
 80035c6:	b003      	add	sp, #12
 80035c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80035cc:	f3af 8000 	nop.w
 80035d0:	00000000 	.word	0x00000000
 80035d4:	40c48200 	.word	0x40c48200
 80035d8:	00000000 	.word	0x00000000
 80035dc:	408ff800 	.word	0x408ff800
 80035e0:	40000c00 	.word	0x40000c00
 80035e4:	200002c0 	.word	0x200002c0
 80035e8:	200007f8 	.word	0x200007f8
 80035ec:	400c0000 	.word	0x400c0000
 80035f0:	20000250 	.word	0x20000250
 80035f4:	3fe00000 	.word	0x3fe00000
 80035f8:	200008a4 	.word	0x200008a4
 80035fc:	200002c2 	.word	0x200002c2
 8003600:	200002a4 	.word	0x200002a4
 8003604:	200002c8 	.word	0x200002c8
 8003608:	200002b0 	.word	0x200002b0
			PreviousStep_2 = GetStepVoltage(1, gSequenceStepNumber_2);	
 800360c:	4bab      	ldr	r3, [pc, #684]	; (80038bc <TIM5_IRQHandler+0x4c4>)
 800360e:	7819      	ldrb	r1, [r3, #0]
 8003610:	2001      	movs	r0, #1
 8003612:	f7fe ff9b 	bl	800254c <GetStepVoltage>
 8003616:	4baa      	ldr	r3, [pc, #680]	; (80038c0 <TIM5_IRQHandler+0x4c8>)
 8003618:	6018      	str	r0, [r3, #0]
			if((gSequencerMode_2 == SEQUENCER_MODE_ADVANCE)) { 
 800361a:	4baa      	ldr	r3, [pc, #680]	; (80038c4 <TIM5_IRQHandler+0x4cc>)
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	b2db      	uxtb	r3, r3
 8003620:	2b06      	cmp	r3, #6
 8003622:	f000 8096 	beq.w	8003752 <TIM5_IRQHandler+0x35a>
			if (Steps[1][gSequenceStepNumber_2].b.OpModeSTOP) {
 8003626:	4ba5      	ldr	r3, [pc, #660]	; (80038bc <TIM5_IRQHandler+0x4c4>)
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	f103 0220 	add.w	r2, r3, #32
 800362e:	4ba6      	ldr	r3, [pc, #664]	; (80038c8 <TIM5_IRQHandler+0x4d0>)
 8003630:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f013 0f02 	tst.w	r3, #2
 800363a:	d006      	beq.n	800364a <TIM5_IRQHandler+0x252>
				gPrevSequencerMode_2 = gSequencerMode_2;
 800363c:	4aa1      	ldr	r2, [pc, #644]	; (80038c4 <TIM5_IRQHandler+0x4cc>)
 800363e:	7813      	ldrb	r3, [r2, #0]
 8003640:	b2db      	uxtb	r3, r3
 8003642:	49a2      	ldr	r1, [pc, #648]	; (80038cc <TIM5_IRQHandler+0x4d4>)
 8003644:	700b      	strb	r3, [r1, #0]
				gSequencerMode_2 = SEQUENCER_MODE_STOP;				
 8003646:	2302      	movs	r3, #2
 8003648:	7013      	strb	r3, [r2, #0]
			if ( (Steps[1][gSequenceStepNumber_2].b.OpModeENABLE))  {
 800364a:	4b9c      	ldr	r3, [pc, #624]	; (80038bc <TIM5_IRQHandler+0x4c4>)
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	f103 0220 	add.w	r2, r3, #32
 8003652:	4b9d      	ldr	r3, [pc, #628]	; (80038c8 <TIM5_IRQHandler+0x4d0>)
 8003654:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f013 0f08 	tst.w	r3, #8
 800365e:	d17c      	bne.n	800375a <TIM5_IRQHandler+0x362>
			if ( (Steps[1][gSequenceStepNumber_2].b.OpModeSUSTAIN)) {
 8003660:	4b96      	ldr	r3, [pc, #600]	; (80038bc <TIM5_IRQHandler+0x4c4>)
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	f103 0220 	add.w	r2, r3, #32
 8003668:	4b97      	ldr	r3, [pc, #604]	; (80038c8 <TIM5_IRQHandler+0x4d0>)
 800366a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f013 0f04 	tst.w	r3, #4
 8003674:	f040 8086 	bne.w	8003784 <TIM5_IRQHandler+0x38c>
			if ( (!(Steps[1][gSequenceStepNumber_2].b.OpModeSTOP)) &&
 8003678:	4b90      	ldr	r3, [pc, #576]	; (80038bc <TIM5_IRQHandler+0x4c4>)
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	f103 0220 	add.w	r2, r3, #32
 8003680:	4b91      	ldr	r3, [pc, #580]	; (80038c8 <TIM5_IRQHandler+0x4d0>)
 8003682:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f013 0f02 	tst.w	r3, #2
 800368c:	d112      	bne.n	80036b4 <TIM5_IRQHandler+0x2bc>
					(!(Steps[1][gSequenceStepNumber_2].b.OpModeENABLE)) &&
 800368e:	4b8b      	ldr	r3, [pc, #556]	; (80038bc <TIM5_IRQHandler+0x4c4>)
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	f103 0220 	add.w	r2, r3, #32
 8003696:	4b8c      	ldr	r3, [pc, #560]	; (80038c8 <TIM5_IRQHandler+0x4d0>)
 8003698:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800369c:	685b      	ldr	r3, [r3, #4]
			if ( (!(Steps[1][gSequenceStepNumber_2].b.OpModeSTOP)) &&
 800369e:	f013 0f08 	tst.w	r3, #8
 80036a2:	d107      	bne.n	80036b4 <TIM5_IRQHandler+0x2bc>
					(!(Steps[1][gSequenceStepNumber_2].b.OpModeSUSTAIN)) ) {
 80036a4:	4b85      	ldr	r3, [pc, #532]	; (80038bc <TIM5_IRQHandler+0x4c4>)
 80036a6:	781b      	ldrb	r3, [r3, #0]
 80036a8:	f103 0220 	add.w	r2, r3, #32
 80036ac:	4b86      	ldr	r3, [pc, #536]	; (80038c8 <TIM5_IRQHandler+0x4d0>)
 80036ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80036b2:	685b      	ldr	r3, [r3, #4]
			gStepWidth_2 = 0;
 80036b4:	4b86      	ldr	r3, [pc, #536]	; (80038d0 <TIM5_IRQHandler+0x4d8>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	601a      	str	r2, [r3, #0]
			if (gSequencerMode_2 == SEQUENCER_MODE_RUN) {
 80036ba:	4b82      	ldr	r3, [pc, #520]	; (80038c4 <TIM5_IRQHandler+0x4cc>)
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d077      	beq.n	80037b2 <TIM5_IRQHandler+0x3ba>
			if (gSequencerMode_2 == SEQUENCER_MODE_STOP) {
 80036c2:	4b80      	ldr	r3, [pc, #512]	; (80038c4 <TIM5_IRQHandler+0x4cc>)
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	f47f af6a 	bne.w	80035a2 <TIM5_IRQHandler+0x1aa>
							printf("STOP \n");
 80036ce:	4881      	ldr	r0, [pc, #516]	; (80038d4 <TIM5_IRQHandler+0x4dc>)
 80036d0:	f003 f80e 	bl	80066f0 <puts>
							if (gPrevSequencerMode_2 == gSequencerMode_2)
 80036d4:	4b7d      	ldr	r3, [pc, #500]	; (80038cc <TIM5_IRQHandler+0x4d4>)
 80036d6:	781a      	ldrb	r2, [r3, #0]
 80036d8:	b2d2      	uxtb	r2, r2
 80036da:	4b7a      	ldr	r3, [pc, #488]	; (80038c4 <TIM5_IRQHandler+0x4cc>)
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	429a      	cmp	r2, r3
 80036e2:	f47f af5e 	bne.w	80035a2 <TIM5_IRQHandler+0x1aa>
									PULSE_LED_II_ALL_ON;
 80036e6:	2104      	movs	r1, #4
 80036e8:	487b      	ldr	r0, [pc, #492]	; (80038d8 <TIM5_IRQHandler+0x4e0>)
 80036ea:	f7fd fcfc 	bl	80010e6 <GPIO_ResetBits>
									PulseStatus;
 80036ee:	497b      	ldr	r1, [pc, #492]	; (80038dc <TIM5_IRQHandler+0x4e4>)
 80036f0:	780a      	ldrb	r2, [r1, #0]
 80036f2:	4b7b      	ldr	r3, [pc, #492]	; (80038e0 <TIM5_IRQHandler+0x4e8>)
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	487b      	ldr	r0, [pc, #492]	; (80038e4 <TIM5_IRQHandler+0x4ec>)
 80036f8:	7800      	ldrb	r0, [r0, #0]
 80036fa:	7809      	ldrb	r1, [r1, #0]
 80036fc:	4c72      	ldr	r4, [pc, #456]	; (80038c8 <TIM5_IRQHandler+0x4d0>)
 80036fe:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8003702:	6849      	ldr	r1, [r1, #4]
 8003704:	f3c1 21c0 	ubfx	r1, r1, #11, #1
 8003708:	9101      	str	r1, [sp, #4]
 800370a:	9000      	str	r0, [sp, #0]
 800370c:	f240 514f 	movw	r1, #1359	; 0x54f
 8003710:	4875      	ldr	r0, [pc, #468]	; (80038e8 <TIM5_IRQHandler+0x4f0>)
 8003712:	f002 ffca 	bl	80066aa <iprintf>
										if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 8003716:	4b69      	ldr	r3, [pc, #420]	; (80038bc <TIM5_IRQHandler+0x4c4>)
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	3320      	adds	r3, #32
 800371c:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8003720:	6863      	ldr	r3, [r4, #4]
 8003722:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003726:	d178      	bne.n	800381a <TIM5_IRQHandler+0x422>
										if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 8003728:	4b64      	ldr	r3, [pc, #400]	; (80038bc <TIM5_IRQHandler+0x4c4>)
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	f103 0220 	add.w	r2, r3, #32
 8003730:	4b65      	ldr	r3, [pc, #404]	; (80038c8 <TIM5_IRQHandler+0x4d0>)
 8003732:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800373c:	d172      	bne.n	8003824 <TIM5_IRQHandler+0x42c>
									TIM_Cmd(TIM8, ENABLE);
 800373e:	4c6b      	ldr	r4, [pc, #428]	; (80038ec <TIM5_IRQHandler+0x4f4>)
 8003740:	2101      	movs	r1, #1
 8003742:	4620      	mov	r0, r4
 8003744:	f7fd feb6 	bl	80014b4 <TIM_Cmd>
									TIM_SetCounter(TIM8, 0x00);
 8003748:	2100      	movs	r1, #0
 800374a:	4620      	mov	r0, r4
 800374c:	f7fd fea3 	bl	8001496 <TIM_SetCounter>
 8003750:	e727      	b.n	80035a2 <TIM5_IRQHandler+0x1aa>
				gSequencerMode_2 = SEQUENCER_MODE_STOP;
 8003752:	4b5c      	ldr	r3, [pc, #368]	; (80038c4 <TIM5_IRQHandler+0x4cc>)
 8003754:	2202      	movs	r2, #2
 8003756:	701a      	strb	r2, [r3, #0]
 8003758:	e765      	b.n	8003626 <TIM5_IRQHandler+0x22e>
				if( (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 0)) 
 800375a:	2140      	movs	r1, #64	; 0x40
 800375c:	4864      	ldr	r0, [pc, #400]	; (80038f0 <TIM5_IRQHandler+0x4f8>)
 800375e:	f7fd fcb9 	bl	80010d4 <GPIO_ReadInputDataBit>
 8003762:	2800      	cmp	r0, #0
 8003764:	f47f af7c 	bne.w	8003660 <TIM5_IRQHandler+0x268>
					if(gSequencerMode_2 != SEQUENCER_MODE_WAIT_HI_Z)
 8003768:	4b56      	ldr	r3, [pc, #344]	; (80038c4 <TIM5_IRQHandler+0x4cc>)
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	b2db      	uxtb	r3, r3
 800376e:	2b04      	cmp	r3, #4
 8003770:	f43f af76 	beq.w	8003660 <TIM5_IRQHandler+0x268>
						gPrevSequencerMode_2 = gSequencerMode_2;
 8003774:	4a53      	ldr	r2, [pc, #332]	; (80038c4 <TIM5_IRQHandler+0x4cc>)
 8003776:	7813      	ldrb	r3, [r2, #0]
 8003778:	b2db      	uxtb	r3, r3
 800377a:	4954      	ldr	r1, [pc, #336]	; (80038cc <TIM5_IRQHandler+0x4d4>)
 800377c:	700b      	strb	r3, [r1, #0]
						gSequencerMode_2 = SEQUENCER_MODE_WAIT_HI_Z;
 800377e:	2304      	movs	r3, #4
 8003780:	7013      	strb	r3, [r2, #0]
 8003782:	e76d      	b.n	8003660 <TIM5_IRQHandler+0x268>
				if( (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 1)) 
 8003784:	2140      	movs	r1, #64	; 0x40
 8003786:	485a      	ldr	r0, [pc, #360]	; (80038f0 <TIM5_IRQHandler+0x4f8>)
 8003788:	f7fd fca4 	bl	80010d4 <GPIO_ReadInputDataBit>
 800378c:	2801      	cmp	r0, #1
 800378e:	f47f af73 	bne.w	8003678 <TIM5_IRQHandler+0x280>
					if(gSequencerMode_2 != SEQUENCER_MODE_STAY_HI_Z)
 8003792:	4b4c      	ldr	r3, [pc, #304]	; (80038c4 <TIM5_IRQHandler+0x4cc>)
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2b05      	cmp	r3, #5
 800379a:	f43f af6d 	beq.w	8003678 <TIM5_IRQHandler+0x280>
						gPrevSequencerMode_2 = gSequencerMode_2;
 800379e:	4a49      	ldr	r2, [pc, #292]	; (80038c4 <TIM5_IRQHandler+0x4cc>)
 80037a0:	7813      	ldrb	r3, [r2, #0]
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	4949      	ldr	r1, [pc, #292]	; (80038cc <TIM5_IRQHandler+0x4d4>)
 80037a6:	700b      	strb	r3, [r1, #0]
						gSequencerMode_2 = SEQUENCER_MODE_STAY_HI_Z;
 80037a8:	2305      	movs	r3, #5
 80037aa:	7013      	strb	r3, [r2, #0]
						InitStart_2_SignalTimer();
 80037ac:	f7fe fcda 	bl	8002164 <InitStart_2_SignalTimer>
 80037b0:	e762      	b.n	8003678 <TIM5_IRQHandler+0x280>
					gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
 80037b2:	4c42      	ldr	r4, [pc, #264]	; (80038bc <TIM5_IRQHandler+0x4c4>)
 80037b4:	7821      	ldrb	r1, [r4, #0]
 80037b6:	2001      	movs	r0, #1
 80037b8:	f7ff f81e 	bl	80027f8 <GetNextStep>
 80037bc:	7020      	strb	r0, [r4, #0]
				PULSE_LED_II_ALL_ON;
 80037be:	2104      	movs	r1, #4
 80037c0:	4845      	ldr	r0, [pc, #276]	; (80038d8 <TIM5_IRQHandler+0x4e0>)
 80037c2:	f7fd fc90 	bl	80010e6 <GPIO_ResetBits>
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 80037c6:	7823      	ldrb	r3, [r4, #0]
 80037c8:	f103 0220 	add.w	r2, r3, #32
 80037cc:	4b3e      	ldr	r3, [pc, #248]	; (80038c8 <TIM5_IRQHandler+0x4d0>)
 80037ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80037d8:	d114      	bne.n	8003804 <TIM5_IRQHandler+0x40c>
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 80037da:	4b38      	ldr	r3, [pc, #224]	; (80038bc <TIM5_IRQHandler+0x4c4>)
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	f103 0220 	add.w	r2, r3, #32
 80037e2:	4b39      	ldr	r3, [pc, #228]	; (80038c8 <TIM5_IRQHandler+0x4d0>)
 80037e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80037ee:	d10e      	bne.n	800380e <TIM5_IRQHandler+0x416>
				TIM_Cmd(TIM8, ENABLE);
 80037f0:	4c3e      	ldr	r4, [pc, #248]	; (80038ec <TIM5_IRQHandler+0x4f4>)
 80037f2:	2101      	movs	r1, #1
 80037f4:	4620      	mov	r0, r4
 80037f6:	f7fd fe5d 	bl	80014b4 <TIM_Cmd>
				TIM_SetCounter(TIM8, 0x00);
 80037fa:	2100      	movs	r1, #0
 80037fc:	4620      	mov	r0, r4
 80037fe:	f7fd fe4a 	bl	8001496 <TIM_SetCounter>
 8003802:	e75e      	b.n	80036c2 <TIM5_IRQHandler+0x2ca>
					PULSE_LED_II_1_ON;
 8003804:	2108      	movs	r1, #8
 8003806:	4834      	ldr	r0, [pc, #208]	; (80038d8 <TIM5_IRQHandler+0x4e0>)
 8003808:	f7fd fc6d 	bl	80010e6 <GPIO_ResetBits>
 800380c:	e7e5      	b.n	80037da <TIM5_IRQHandler+0x3e2>
					PULSE_LED_II_2_ON;
 800380e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003812:	4831      	ldr	r0, [pc, #196]	; (80038d8 <TIM5_IRQHandler+0x4e0>)
 8003814:	f7fd fc67 	bl	80010e6 <GPIO_ResetBits>
 8003818:	e7ea      	b.n	80037f0 <TIM5_IRQHandler+0x3f8>
											PULSE_LED_II_1_ON;
 800381a:	2108      	movs	r1, #8
 800381c:	482e      	ldr	r0, [pc, #184]	; (80038d8 <TIM5_IRQHandler+0x4e0>)
 800381e:	f7fd fc62 	bl	80010e6 <GPIO_ResetBits>
 8003822:	e781      	b.n	8003728 <TIM5_IRQHandler+0x330>
											PULSE_LED_II_2_ON;
 8003824:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003828:	482b      	ldr	r0, [pc, #172]	; (80038d8 <TIM5_IRQHandler+0x4e0>)
 800382a:	f7fd fc5c 	bl	80010e6 <GPIO_ResetBits>
 800382e:	e786      	b.n	800373e <TIM5_IRQHandler+0x346>
		if(gSequenceStepNumber_2 != (unsigned int)(pots_step[1]-1))
 8003830:	4b22      	ldr	r3, [pc, #136]	; (80038bc <TIM5_IRQHandler+0x4c4>)
 8003832:	781a      	ldrb	r2, [r3, #0]
 8003834:	b2d2      	uxtb	r2, r2
 8003836:	4b2f      	ldr	r3, [pc, #188]	; (80038f4 <TIM5_IRQHandler+0x4fc>)
 8003838:	785b      	ldrb	r3, [r3, #1]
 800383a:	3b01      	subs	r3, #1
 800383c:	429a      	cmp	r2, r3
 800383e:	f43f aeb6 	beq.w	80035ae <TIM5_IRQHandler+0x1b6>
			gSequenceStepNumber_2 = (unsigned int)(pots_step[1]-1);
 8003842:	4b2c      	ldr	r3, [pc, #176]	; (80038f4 <TIM5_IRQHandler+0x4fc>)
 8003844:	785b      	ldrb	r3, [r3, #1]
 8003846:	3b01      	subs	r3, #1
 8003848:	b2db      	uxtb	r3, r3
 800384a:	4c1c      	ldr	r4, [pc, #112]	; (80038bc <TIM5_IRQHandler+0x4c4>)
 800384c:	7023      	strb	r3, [r4, #0]
			DAC_SetChannel2Data(DAC_Align_12b_R, GetStepVoltage(1, gSequenceStepNumber_2));
 800384e:	7821      	ldrb	r1, [r4, #0]
 8003850:	2001      	movs	r0, #1
 8003852:	f7fe fe7b 	bl	800254c <GetStepVoltage>
 8003856:	b281      	uxth	r1, r0
 8003858:	2000      	movs	r0, #0
 800385a:	f7fd fb81 	bl	8000f60 <DAC_SetChannel2Data>
			PULSE_LED_II_ALL_ON;
 800385e:	2104      	movs	r1, #4
 8003860:	481d      	ldr	r0, [pc, #116]	; (80038d8 <TIM5_IRQHandler+0x4e0>)
 8003862:	f7fd fc40 	bl	80010e6 <GPIO_ResetBits>
			if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 8003866:	7823      	ldrb	r3, [r4, #0]
 8003868:	f103 0220 	add.w	r2, r3, #32
 800386c:	4b16      	ldr	r3, [pc, #88]	; (80038c8 <TIM5_IRQHandler+0x4d0>)
 800386e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003878:	d114      	bne.n	80038a4 <TIM5_IRQHandler+0x4ac>
			if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 800387a:	4b10      	ldr	r3, [pc, #64]	; (80038bc <TIM5_IRQHandler+0x4c4>)
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	f103 0220 	add.w	r2, r3, #32
 8003882:	4b11      	ldr	r3, [pc, #68]	; (80038c8 <TIM5_IRQHandler+0x4d0>)
 8003884:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800388e:	d10e      	bne.n	80038ae <TIM5_IRQHandler+0x4b6>
			TIM_Cmd(TIM8, ENABLE);
 8003890:	4c16      	ldr	r4, [pc, #88]	; (80038ec <TIM5_IRQHandler+0x4f4>)
 8003892:	2101      	movs	r1, #1
 8003894:	4620      	mov	r0, r4
 8003896:	f7fd fe0d 	bl	80014b4 <TIM_Cmd>
			TIM_SetCounter(TIM8, 0x00);
 800389a:	2100      	movs	r1, #0
 800389c:	4620      	mov	r0, r4
 800389e:	f7fd fdfa 	bl	8001496 <TIM_SetCounter>
 80038a2:	e684      	b.n	80035ae <TIM5_IRQHandler+0x1b6>
				PULSE_LED_II_1_ON;
 80038a4:	2108      	movs	r1, #8
 80038a6:	480c      	ldr	r0, [pc, #48]	; (80038d8 <TIM5_IRQHandler+0x4e0>)
 80038a8:	f7fd fc1d 	bl	80010e6 <GPIO_ResetBits>
 80038ac:	e7e5      	b.n	800387a <TIM5_IRQHandler+0x482>
				PULSE_LED_II_2_ON;
 80038ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80038b2:	4809      	ldr	r0, [pc, #36]	; (80038d8 <TIM5_IRQHandler+0x4e0>)
 80038b4:	f7fd fc17 	bl	80010e6 <GPIO_ResetBits>
 80038b8:	e7ea      	b.n	8003890 <TIM5_IRQHandler+0x498>
 80038ba:	bf00      	nop
 80038bc:	200002c0 	.word	0x200002c0
 80038c0:	200002a4 	.word	0x200002a4
 80038c4:	200002c2 	.word	0x200002c2
 80038c8:	200008a4 	.word	0x200008a4
 80038cc:	200002be 	.word	0x200002be
 80038d0:	200002c8 	.word	0x200002c8
 80038d4:	080067cc 	.word	0x080067cc
 80038d8:	40020000 	.word	0x40020000
 80038dc:	200002bf 	.word	0x200002bf
 80038e0:	200002c1 	.word	0x200002c1
 80038e4:	200002bd 	.word	0x200002bd
 80038e8:	08006788 	.word	0x08006788
 80038ec:	40010400 	.word	0x40010400
 80038f0:	40020400 	.word	0x40020400
 80038f4:	20000274 	.word	0x20000274
			gSequenceStepNumber_2 = (unsigned int)(pots_step[1]-1);
 80038f8:	4b0e      	ldr	r3, [pc, #56]	; (8003934 <TIM5_IRQHandler+0x53c>)
 80038fa:	785b      	ldrb	r3, [r3, #1]
 80038fc:	3b01      	subs	r3, #1
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	4a0d      	ldr	r2, [pc, #52]	; (8003938 <TIM5_IRQHandler+0x540>)
 8003902:	7013      	strb	r3, [r2, #0]
			DAC_SetChannel2Data(DAC_Align_12b_R, GetStepVoltage(1, gSequenceStepNumber_2));
 8003904:	7811      	ldrb	r1, [r2, #0]
 8003906:	2001      	movs	r0, #1
 8003908:	f7fe fe20 	bl	800254c <GetStepVoltage>
 800390c:	b281      	uxth	r1, r0
 800390e:	2000      	movs	r0, #0
 8003910:	f7fd fb26 	bl	8000f60 <DAC_SetChannel2Data>
		gSequencerMode_2 = gPrevSequencerMode_2;
 8003914:	4b09      	ldr	r3, [pc, #36]	; (800393c <TIM5_IRQHandler+0x544>)
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	b2db      	uxtb	r3, r3
 800391a:	4a09      	ldr	r2, [pc, #36]	; (8003940 <TIM5_IRQHandler+0x548>)
 800391c:	7013      	strb	r3, [r2, #0]
 800391e:	e64c      	b.n	80035ba <TIM5_IRQHandler+0x1c2>
		DisplayUpdateFlags.b.MainDisplay = 1;
 8003920:	4b08      	ldr	r3, [pc, #32]	; (8003944 <TIM5_IRQHandler+0x54c>)
 8003922:	781a      	ldrb	r2, [r3, #0]
 8003924:	f042 0201 	orr.w	r2, r2, #1
 8003928:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 800392a:	781a      	ldrb	r2, [r3, #0]
 800392c:	f042 0202 	orr.w	r2, r2, #2
 8003930:	701a      	strb	r2, [r3, #0]
		return;
 8003932:	e648      	b.n	80035c6 <TIM5_IRQHandler+0x1ce>
 8003934:	20000274 	.word	0x20000274
 8003938:	200002c0 	.word	0x200002c0
 800393c:	200002be 	.word	0x200002be
 8003940:	200002c2 	.word	0x200002c2
 8003944:	200002f0 	.word	0x200002f0

08003948 <mTimersInit>:

/*
	Init 2 timers to control steps
*/
void mTimersInit(void)
{
 8003948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800394c:	b084      	sub	sp, #16
	TIM_TimeBaseInitTypeDef myTimer;
	NVIC_InitTypeDef nvicStructure;
	
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 800394e:	2101      	movs	r1, #1
 8003950:	2004      	movs	r0, #4
 8003952:	f7fd fc4b 	bl	80011ec <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseStructInit(&myTimer);
 8003956:	a801      	add	r0, sp, #4
 8003958:	f7fd fd94 	bl	8001484 <TIM_TimeBaseStructInit>
	myTimer.TIM_Prescaler = STEP_TIMER_PRESCALER;
 800395c:	f642 1304 	movw	r3, #10500	; 0x2904
 8003960:	f8ad 3004 	strh.w	r3, [sp, #4]
	myTimer.TIM_Period = 1;
 8003964:	2401      	movs	r4, #1
 8003966:	9402      	str	r4, [sp, #8]
	myTimer.TIM_ClockDivision = TIM_CKD_DIV1;
 8003968:	2500      	movs	r5, #0
 800396a:	f8ad 500c 	strh.w	r5, [sp, #12]
	myTimer.TIM_CounterMode = TIM_CounterMode_Up;
 800396e:	f8ad 5006 	strh.w	r5, [sp, #6]
	
	TIM_TimeBaseInit(TIM4, &myTimer);	
 8003972:	4f4d      	ldr	r7, [pc, #308]	; (8003aa8 <mTimersInit+0x160>)
 8003974:	a901      	add	r1, sp, #4
 8003976:	4638      	mov	r0, r7
 8003978:	f7fd fd46 	bl	8001408 <TIM_TimeBaseInit>
	TIM_ARRPreloadConfig(TIM4, ENABLE);
 800397c:	4621      	mov	r1, r4
 800397e:	4638      	mov	r0, r7
 8003980:	f7fd fd8b 	bl	800149a <TIM_ARRPreloadConfig>
	TIM_Cmd(TIM4, ENABLE);
 8003984:	4621      	mov	r1, r4
 8003986:	4638      	mov	r0, r7
 8003988:	f7fd fd94 	bl	80014b4 <TIM_Cmd>
	
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 800398c:	4621      	mov	r1, r4
 800398e:	2008      	movs	r0, #8
 8003990:	f7fd fc2c 	bl	80011ec <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseInit(TIM5, &myTimer);
 8003994:	4e45      	ldr	r6, [pc, #276]	; (8003aac <mTimersInit+0x164>)
 8003996:	a901      	add	r1, sp, #4
 8003998:	4630      	mov	r0, r6
 800399a:	f7fd fd35 	bl	8001408 <TIM_TimeBaseInit>
	TIM_ARRPreloadConfig(TIM5, ENABLE);
 800399e:	4621      	mov	r1, r4
 80039a0:	4630      	mov	r0, r6
 80039a2:	f7fd fd7a 	bl	800149a <TIM_ARRPreloadConfig>
	TIM_Cmd(TIM5, ENABLE);
 80039a6:	4621      	mov	r1, r4
 80039a8:	4630      	mov	r0, r6
 80039aa:	f7fd fd83 	bl	80014b4 <TIM_Cmd>
	
	TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 80039ae:	4622      	mov	r2, r4
 80039b0:	4621      	mov	r1, r4
 80039b2:	4638      	mov	r0, r7
 80039b4:	f7fd fd9e 	bl	80014f4 <TIM_ITConfig>
	TIM_ITConfig(TIM5, TIM_IT_Update, ENABLE);
 80039b8:	4622      	mov	r2, r4
 80039ba:	4621      	mov	r1, r4
 80039bc:	4630      	mov	r0, r6
 80039be:	f7fd fd99 	bl	80014f4 <TIM_ITConfig>
	
	
	
	nvicStructure.NVIC_IRQChannel = TIM4_IRQn;
 80039c2:	231e      	movs	r3, #30
 80039c4:	f88d 3000 	strb.w	r3, [sp]
	nvicStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80039c8:	f88d 5001 	strb.w	r5, [sp, #1]
	nvicStructure.NVIC_IRQChannelSubPriority = 0;
 80039cc:	f88d 5002 	strb.w	r5, [sp, #2]
	nvicStructure.NVIC_IRQChannelCmd = ENABLE;
 80039d0:	f88d 4003 	strb.w	r4, [sp, #3]
	NVIC_Init(&nvicStructure);
 80039d4:	4668      	mov	r0, sp
 80039d6:	f7fd f9a5 	bl	8000d24 <NVIC_Init>
	
	nvicStructure.NVIC_IRQChannel = TIM5_IRQn;
 80039da:	2332      	movs	r3, #50	; 0x32
 80039dc:	f88d 3000 	strb.w	r3, [sp]
	nvicStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80039e0:	f88d 5001 	strb.w	r5, [sp, #1]
	nvicStructure.NVIC_IRQChannelSubPriority = 0;
 80039e4:	f88d 5002 	strb.w	r5, [sp, #2]
	nvicStructure.NVIC_IRQChannelCmd = ENABLE;
 80039e8:	f88d 4003 	strb.w	r4, [sp, #3]
	NVIC_Init(&nvicStructure);
 80039ec:	4668      	mov	r0, sp
 80039ee:	f7fd f999 	bl	8000d24 <NVIC_Init>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80039f2:	4e2f      	ldr	r6, [pc, #188]	; (8003ab0 <mTimersInit+0x168>)
 80039f4:	f886 531e 	strb.w	r5, [r6, #798]	; 0x31e
 80039f8:	f886 5332 	strb.w	r5, [r6, #818]	; 0x332
	
	NVIC_SetPriority (TIM4_IRQn, 0);
	NVIC_SetPriority (TIM5_IRQn, 0);
	
	SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup_0;
 80039fc:	4b2d      	ldr	r3, [pc, #180]	; (8003ab4 <mTimersInit+0x16c>)
 80039fe:	4a2e      	ldr	r2, [pc, #184]	; (8003ab8 <mTimersInit+0x170>)
 8003a00:	60da      	str	r2, [r3, #12]
	
	gStepWidth_1 = 8;
 8003a02:	2308      	movs	r3, #8
 8003a04:	4a2d      	ldr	r2, [pc, #180]	; (8003abc <mTimersInit+0x174>)
 8003a06:	6013      	str	r3, [r2, #0]
	gStepWidth_2 = 8;
 8003a08:	4a2d      	ldr	r2, [pc, #180]	; (8003ac0 <mTimersInit+0x178>)
 8003a0a:	6013      	str	r3, [r2, #0]
	gFullStepWidth_1 = 8;
 8003a0c:	4a2d      	ldr	r2, [pc, #180]	; (8003ac4 <mTimersInit+0x17c>)
 8003a0e:	6013      	str	r3, [r2, #0]
	gFullStepWidth_2 = 8;
 8003a10:	4a2d      	ldr	r2, [pc, #180]	; (8003ac8 <mTimersInit+0x180>)
 8003a12:	6013      	str	r3, [r2, #0]
	
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM14, ENABLE);
 8003a14:	4621      	mov	r1, r4
 8003a16:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003a1a:	f7fd fbe7 	bl	80011ec <RCC_APB1PeriphClockCmd>
	
	TIM_TimeBaseStructInit(&myTimer);
 8003a1e:	a801      	add	r0, sp, #4
 8003a20:	f7fd fd30 	bl	8001484 <TIM_TimeBaseStructInit>
	myTimer.TIM_Prescaler = 210;
 8003a24:	f04f 08d2 	mov.w	r8, #210	; 0xd2
 8003a28:	f8ad 8004 	strh.w	r8, [sp, #4]
	myTimer.TIM_Period = 320;
 8003a2c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8003a30:	9302      	str	r3, [sp, #8]
	myTimer.TIM_ClockDivision = TIM_CKD_DIV1;
 8003a32:	f8ad 500c 	strh.w	r5, [sp, #12]
	myTimer.TIM_CounterMode = TIM_CounterMode_Up;
 8003a36:	f8ad 5006 	strh.w	r5, [sp, #6]
	
	TIM_TimeBaseInit(TIM14, &myTimer);	
 8003a3a:	f507 57c0 	add.w	r7, r7, #6144	; 0x1800
 8003a3e:	a901      	add	r1, sp, #4
 8003a40:	4638      	mov	r0, r7
 8003a42:	f7fd fce1 	bl	8001408 <TIM_TimeBaseInit>
	
	TIM_Cmd(TIM14, DISABLE);
 8003a46:	4629      	mov	r1, r5
 8003a48:	4638      	mov	r0, r7
 8003a4a:	f7fd fd33 	bl	80014b4 <TIM_Cmd>
	TIM_ITConfig(TIM14, TIM_IT_Update, ENABLE);
 8003a4e:	4622      	mov	r2, r4
 8003a50:	4621      	mov	r1, r4
 8003a52:	4638      	mov	r0, r7
 8003a54:	f7fd fd4e 	bl	80014f4 <TIM_ITConfig>
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8003a58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a5c:	6073      	str	r3, [r6, #4]
	NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
	
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 8003a5e:	4621      	mov	r1, r4
 8003a60:	2002      	movs	r0, #2
 8003a62:	f7fd fbd1 	bl	8001208 <RCC_APB2PeriphClockCmd>
	
	TIM_TimeBaseStructInit(&myTimer);
 8003a66:	a801      	add	r0, sp, #4
 8003a68:	f7fd fd0c 	bl	8001484 <TIM_TimeBaseStructInit>
	myTimer.TIM_Prescaler = 210;
 8003a6c:	f8ad 8004 	strh.w	r8, [sp, #4]
	myTimer.TIM_Period = 640;// Seq2 pulse duration
 8003a70:	f44f 7320 	mov.w	r3, #640	; 0x280
 8003a74:	9302      	str	r3, [sp, #8]
	myTimer.TIM_ClockDivision = TIM_CKD_DIV1;
 8003a76:	f8ad 500c 	strh.w	r5, [sp, #12]
	myTimer.TIM_CounterMode = TIM_CounterMode_Up;
 8003a7a:	f8ad 5006 	strh.w	r5, [sp, #6]
	
	TIM_TimeBaseInit(TIM8, &myTimer);	
 8003a7e:	f507 4764 	add.w	r7, r7, #58368	; 0xe400
 8003a82:	a901      	add	r1, sp, #4
 8003a84:	4638      	mov	r0, r7
 8003a86:	f7fd fcbf 	bl	8001408 <TIM_TimeBaseInit>
	
	TIM_Cmd(TIM8, DISABLE);
 8003a8a:	4629      	mov	r1, r5
 8003a8c:	4638      	mov	r0, r7
 8003a8e:	f7fd fd11 	bl	80014b4 <TIM_Cmd>
	TIM_ITConfig(TIM8, TIM_IT_Update, ENABLE);
 8003a92:	4622      	mov	r2, r4
 8003a94:	4621      	mov	r1, r4
 8003a96:	4638      	mov	r0, r7
 8003a98:	f7fd fd2c 	bl	80014f4 <TIM_ITConfig>
 8003a9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003aa0:	6073      	str	r3, [r6, #4]
	NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
	
};
 8003aa2:	b004      	add	sp, #16
 8003aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003aa8:	40000800 	.word	0x40000800
 8003aac:	40000c00 	.word	0x40000c00
 8003ab0:	e000e100 	.word	0xe000e100
 8003ab4:	e000ed00 	.word	0xe000ed00
 8003ab8:	05fa0700 	.word	0x05fa0700
 8003abc:	200002c4 	.word	0x200002c4
 8003ac0:	200002c8 	.word	0x200002c8
 8003ac4:	200002b4 	.word	0x200002b4
 8003ac8:	200002b8 	.word	0x200002b8

08003acc <TIM8_UP_TIM13_IRQHandler>:

//Turn off pulses
//Section 1
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003acc:	b538      	push	{r3, r4, r5, lr}
	if(TIM_GetITStatus(TIM8, TIM_IT_Update) != RESET)
 8003ace:	2101      	movs	r1, #1
 8003ad0:	480e      	ldr	r0, [pc, #56]	; (8003b0c <TIM8_UP_TIM13_IRQHandler+0x40>)
 8003ad2:	f7fd fd19 	bl	8001508 <TIM_GetITStatus>
 8003ad6:	b900      	cbnz	r0, 8003ada <TIM8_UP_TIM13_IRQHandler+0xe>
		PULSE_LED_II_ALL_OFF;
		PULSE_LED_II_1_OFF;
		PULSE_LED_II_2_OFF;
		TIM_ClearITPendingBit(TIM8, TIM_IT_Update);
	}		
}
 8003ad8:	bd38      	pop	{r3, r4, r5, pc}
		TIM_Cmd(TIM8, DISABLE);
 8003ada:	4d0c      	ldr	r5, [pc, #48]	; (8003b0c <TIM8_UP_TIM13_IRQHandler+0x40>)
 8003adc:	2100      	movs	r1, #0
 8003ade:	4628      	mov	r0, r5
 8003ae0:	f7fd fce8 	bl	80014b4 <TIM_Cmd>
		PULSE_LED_II_ALL_OFF;
 8003ae4:	4c0a      	ldr	r4, [pc, #40]	; (8003b10 <TIM8_UP_TIM13_IRQHandler+0x44>)
 8003ae6:	2104      	movs	r1, #4
 8003ae8:	4620      	mov	r0, r4
 8003aea:	f7fd fafa 	bl	80010e2 <GPIO_SetBits>
		PULSE_LED_II_1_OFF;
 8003aee:	2108      	movs	r1, #8
 8003af0:	4620      	mov	r0, r4
 8003af2:	f7fd faf6 	bl	80010e2 <GPIO_SetBits>
		PULSE_LED_II_2_OFF;
 8003af6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003afa:	4620      	mov	r0, r4
 8003afc:	f7fd faf1 	bl	80010e2 <GPIO_SetBits>
		TIM_ClearITPendingBit(TIM8, TIM_IT_Update);
 8003b00:	2101      	movs	r1, #1
 8003b02:	4628      	mov	r0, r5
 8003b04:	f7fd fd0c 	bl	8001520 <TIM_ClearITPendingBit>
}
 8003b08:	e7e6      	b.n	8003ad8 <TIM8_UP_TIM13_IRQHandler+0xc>
 8003b0a:	bf00      	nop
 8003b0c:	40010400 	.word	0x40010400
 8003b10:	40020000 	.word	0x40020000

08003b14 <TIM8_TRG_COM_TIM14_IRQHandler>:

//Section 2
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8003b14:	b538      	push	{r3, r4, r5, lr}
	if(TIM_GetITStatus(TIM14, TIM_IT_Update) != RESET)
 8003b16:	2101      	movs	r1, #1
 8003b18:	480f      	ldr	r0, [pc, #60]	; (8003b58 <TIM8_TRG_COM_TIM14_IRQHandler+0x44>)
 8003b1a:	f7fd fcf5 	bl	8001508 <TIM_GetITStatus>
 8003b1e:	b900      	cbnz	r0, 8003b22 <TIM8_TRG_COM_TIM14_IRQHandler+0xe>
		PULSE_LED_I_ALL_OFF;
		PULSE_LED_I_1_OFF;
		PULSE_LED_I_2_OFF;
		TIM_ClearITPendingBit(TIM14, TIM_IT_Update);
	}		
}
 8003b20:	bd38      	pop	{r3, r4, r5, pc}
		TIM_Cmd(TIM14, DISABLE);
 8003b22:	4d0d      	ldr	r5, [pc, #52]	; (8003b58 <TIM8_TRG_COM_TIM14_IRQHandler+0x44>)
 8003b24:	2100      	movs	r1, #0
 8003b26:	4628      	mov	r0, r5
 8003b28:	f7fd fcc4 	bl	80014b4 <TIM_Cmd>
		PULSE_LED_I_ALL_OFF;
 8003b2c:	4c0b      	ldr	r4, [pc, #44]	; (8003b5c <TIM8_TRG_COM_TIM14_IRQHandler+0x48>)
 8003b2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003b32:	4620      	mov	r0, r4
 8003b34:	f7fd fad5 	bl	80010e2 <GPIO_SetBits>
		PULSE_LED_I_1_OFF;
 8003b38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003b3c:	4620      	mov	r0, r4
 8003b3e:	f7fd fad0 	bl	80010e2 <GPIO_SetBits>
		PULSE_LED_I_2_OFF;
 8003b42:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b46:	4620      	mov	r0, r4
 8003b48:	f7fd facb 	bl	80010e2 <GPIO_SetBits>
		TIM_ClearITPendingBit(TIM14, TIM_IT_Update);
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	4628      	mov	r0, r5
 8003b50:	f7fd fce6 	bl	8001520 <TIM_ClearITPendingBit>
}
 8003b54:	e7e4      	b.n	8003b20 <TIM8_TRG_COM_TIM14_IRQHandler+0xc>
 8003b56:	bf00      	nop
 8003b58:	40002000 	.word	0x40002000
 8003b5c:	40020400 	.word	0x40020400

08003b60 <TIM3_IRQHandler>:

//Timer Interrupt handler for start switch scan
//Section 1
void TIM3_IRQHandler()
{
 8003b60:	b570      	push	{r4, r5, r6, lr}
 8003b62:	b082      	sub	sp, #8
	TIM3->SR = (uint16_t) ~TIM_IT_Update;	
 8003b64:	4b53      	ldr	r3, [pc, #332]	; (8003cb4 <TIM3_IRQHandler+0x154>)
 8003b66:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003b6a:	821a      	strh	r2, [r3, #16]
	
	if ( (gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z) 
 8003b6c:	4b52      	ldr	r3, [pc, #328]	; (8003cb8 <TIM3_IRQHandler+0x158>)
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	2b04      	cmp	r3, #4
 8003b74:	d010      	beq.n	8003b98 <TIM3_IRQHandler+0x38>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) == 0) ) {
	}
	else if((gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z) 
 8003b76:	4b50      	ldr	r3, [pc, #320]	; (8003cb8 <TIM3_IRQHandler+0x158>)
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2b04      	cmp	r3, #4
 8003b7e:	d013      	beq.n	8003ba8 <TIM3_IRQHandler+0x48>
		gSequencerMode_1 = SEQUENCER_MODE_RUN;
		gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
		TIM3->CR1 &= ~TIM_CR1_CEN;
	}
	
	if((gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z)
 8003b80:	4b4d      	ldr	r3, [pc, #308]	; (8003cb8 <TIM3_IRQHandler+0x158>)
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	2b05      	cmp	r3, #5
 8003b88:	d025      	beq.n	8003bd6 <TIM3_IRQHandler+0x76>
	{
PulseStatus;


	}
	else if((gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z)
 8003b8a:	4b4b      	ldr	r3, [pc, #300]	; (8003cb8 <TIM3_IRQHandler+0x158>)
 8003b8c:	781b      	ldrb	r3, [r3, #0]
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	2b05      	cmp	r3, #5
 8003b92:	d03c      	beq.n	8003c0e <TIM3_IRQHandler+0xae>
					};

					TIM_Cmd(TIM14, ENABLE);
					TIM_SetCounter(TIM14, 0x00);
	}
};
 8003b94:	b002      	add	sp, #8
 8003b96:	bd70      	pop	{r4, r5, r6, pc}
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) == 0) ) {
 8003b98:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003b9c:	4847      	ldr	r0, [pc, #284]	; (8003cbc <TIM3_IRQHandler+0x15c>)
 8003b9e:	f7fd fa99 	bl	80010d4 <GPIO_ReadInputDataBit>
 8003ba2:	2800      	cmp	r0, #0
 8003ba4:	d0ec      	beq.n	8003b80 <TIM3_IRQHandler+0x20>
 8003ba6:	e7e6      	b.n	8003b76 <TIM3_IRQHandler+0x16>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) == 1))
 8003ba8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003bac:	4843      	ldr	r0, [pc, #268]	; (8003cbc <TIM3_IRQHandler+0x15c>)
 8003bae:	f7fd fa91 	bl	80010d4 <GPIO_ReadInputDataBit>
 8003bb2:	2801      	cmp	r0, #1
 8003bb4:	d1e4      	bne.n	8003b80 <TIM3_IRQHandler+0x20>
		gSequencerMode_1 = SEQUENCER_MODE_RUN;
 8003bb6:	2000      	movs	r0, #0
 8003bb8:	4b3f      	ldr	r3, [pc, #252]	; (8003cb8 <TIM3_IRQHandler+0x158>)
 8003bba:	7018      	strb	r0, [r3, #0]
		gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 8003bbc:	4c40      	ldr	r4, [pc, #256]	; (8003cc0 <TIM3_IRQHandler+0x160>)
 8003bbe:	7821      	ldrb	r1, [r4, #0]
 8003bc0:	f7fe fe1a 	bl	80027f8 <GetNextStep>
 8003bc4:	7020      	strb	r0, [r4, #0]
		TIM3->CR1 &= ~TIM_CR1_CEN;
 8003bc6:	4a3b      	ldr	r2, [pc, #236]	; (8003cb4 <TIM3_IRQHandler+0x154>)
 8003bc8:	8813      	ldrh	r3, [r2, #0]
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	f023 0301 	bic.w	r3, r3, #1
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	8013      	strh	r3, [r2, #0]
 8003bd4:	e7d4      	b.n	8003b80 <TIM3_IRQHandler+0x20>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) == 1))
 8003bd6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003bda:	4838      	ldr	r0, [pc, #224]	; (8003cbc <TIM3_IRQHandler+0x15c>)
 8003bdc:	f7fd fa7a 	bl	80010d4 <GPIO_ReadInputDataBit>
 8003be0:	2801      	cmp	r0, #1
 8003be2:	d1d2      	bne.n	8003b8a <TIM3_IRQHandler+0x2a>
PulseStatus;
 8003be4:	4936      	ldr	r1, [pc, #216]	; (8003cc0 <TIM3_IRQHandler+0x160>)
 8003be6:	780a      	ldrb	r2, [r1, #0]
 8003be8:	4b33      	ldr	r3, [pc, #204]	; (8003cb8 <TIM3_IRQHandler+0x158>)
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	4835      	ldr	r0, [pc, #212]	; (8003cc4 <TIM3_IRQHandler+0x164>)
 8003bee:	7800      	ldrb	r0, [r0, #0]
 8003bf0:	780c      	ldrb	r4, [r1, #0]
 8003bf2:	4935      	ldr	r1, [pc, #212]	; (8003cc8 <TIM3_IRQHandler+0x168>)
 8003bf4:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8003bf8:	6849      	ldr	r1, [r1, #4]
 8003bfa:	f3c1 21c0 	ubfx	r1, r1, #11, #1
 8003bfe:	9101      	str	r1, [sp, #4]
 8003c00:	9000      	str	r0, [sp, #0]
 8003c02:	f44f 61c1 	mov.w	r1, #1544	; 0x608
 8003c06:	4831      	ldr	r0, [pc, #196]	; (8003ccc <TIM3_IRQHandler+0x16c>)
 8003c08:	f002 fd4f 	bl	80066aa <iprintf>
 8003c0c:	e7c2      	b.n	8003b94 <TIM3_IRQHandler+0x34>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) == 0))
 8003c0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c12:	482a      	ldr	r0, [pc, #168]	; (8003cbc <TIM3_IRQHandler+0x15c>)
 8003c14:	f7fd fa5e 	bl	80010d4 <GPIO_ReadInputDataBit>
 8003c18:	2800      	cmp	r0, #0
 8003c1a:	d1bb      	bne.n	8003b94 <TIM3_IRQHandler+0x34>
		PulseStatus;
 8003c1c:	4c28      	ldr	r4, [pc, #160]	; (8003cc0 <TIM3_IRQHandler+0x160>)
 8003c1e:	7822      	ldrb	r2, [r4, #0]
 8003c20:	4e25      	ldr	r6, [pc, #148]	; (8003cb8 <TIM3_IRQHandler+0x158>)
 8003c22:	7833      	ldrb	r3, [r6, #0]
 8003c24:	4927      	ldr	r1, [pc, #156]	; (8003cc4 <TIM3_IRQHandler+0x164>)
 8003c26:	7808      	ldrb	r0, [r1, #0]
 8003c28:	7821      	ldrb	r1, [r4, #0]
 8003c2a:	4d27      	ldr	r5, [pc, #156]	; (8003cc8 <TIM3_IRQHandler+0x168>)
 8003c2c:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8003c30:	6849      	ldr	r1, [r1, #4]
 8003c32:	f3c1 21c0 	ubfx	r1, r1, #11, #1
 8003c36:	9101      	str	r1, [sp, #4]
 8003c38:	9000      	str	r0, [sp, #0]
 8003c3a:	f240 610f 	movw	r1, #1551	; 0x60f
 8003c3e:	4823      	ldr	r0, [pc, #140]	; (8003ccc <TIM3_IRQHandler+0x16c>)
 8003c40:	f002 fd33 	bl	80066aa <iprintf>
		gSequencerMode_1 = SEQUENCER_MODE_RUN;
 8003c44:	2000      	movs	r0, #0
 8003c46:	7030      	strb	r0, [r6, #0]
		gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 8003c48:	7821      	ldrb	r1, [r4, #0]
 8003c4a:	f7fe fdd5 	bl	80027f8 <GetNextStep>
 8003c4e:	7020      	strb	r0, [r4, #0]
		TIM3->CR1 &= ~TIM_CR1_CEN;
 8003c50:	4a18      	ldr	r2, [pc, #96]	; (8003cb4 <TIM3_IRQHandler+0x154>)
 8003c52:	8813      	ldrh	r3, [r2, #0]
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	f023 0301 	bic.w	r3, r3, #1
 8003c5a:	b29b      	uxth	r3, r3
 8003c5c:	8013      	strh	r3, [r2, #0]
		PULSE_LED_I_ALL_ON;
 8003c5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c62:	4816      	ldr	r0, [pc, #88]	; (8003cbc <TIM3_IRQHandler+0x15c>)
 8003c64:	f7fd fa3f 	bl	80010e6 <GPIO_ResetBits>
					if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8003c68:	7823      	ldrb	r3, [r4, #0]
 8003c6a:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8003c6e:	686b      	ldr	r3, [r5, #4]
 8003c70:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003c74:	d112      	bne.n	8003c9c <TIM3_IRQHandler+0x13c>
					if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8003c76:	4b12      	ldr	r3, [pc, #72]	; (8003cc0 <TIM3_IRQHandler+0x160>)
 8003c78:	781a      	ldrb	r2, [r3, #0]
 8003c7a:	4b13      	ldr	r3, [pc, #76]	; (8003cc8 <TIM3_IRQHandler+0x168>)
 8003c7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003c86:	d10f      	bne.n	8003ca8 <TIM3_IRQHandler+0x148>
					TIM_Cmd(TIM14, ENABLE);
 8003c88:	4c11      	ldr	r4, [pc, #68]	; (8003cd0 <TIM3_IRQHandler+0x170>)
 8003c8a:	2101      	movs	r1, #1
 8003c8c:	4620      	mov	r0, r4
 8003c8e:	f7fd fc11 	bl	80014b4 <TIM_Cmd>
					TIM_SetCounter(TIM14, 0x00);
 8003c92:	2100      	movs	r1, #0
 8003c94:	4620      	mov	r0, r4
 8003c96:	f7fd fbfe 	bl	8001496 <TIM_SetCounter>
};
 8003c9a:	e77b      	b.n	8003b94 <TIM3_IRQHandler+0x34>
						PULSE_LED_I_1_ON;
 8003c9c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003ca0:	4806      	ldr	r0, [pc, #24]	; (8003cbc <TIM3_IRQHandler+0x15c>)
 8003ca2:	f7fd fa20 	bl	80010e6 <GPIO_ResetBits>
 8003ca6:	e7e6      	b.n	8003c76 <TIM3_IRQHandler+0x116>
						PULSE_LED_I_2_ON;
 8003ca8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003cac:	4803      	ldr	r0, [pc, #12]	; (8003cbc <TIM3_IRQHandler+0x15c>)
 8003cae:	f7fd fa1a 	bl	80010e6 <GPIO_ResetBits>
 8003cb2:	e7e9      	b.n	8003c88 <TIM3_IRQHandler+0x128>
 8003cb4:	40000400 	.word	0x40000400
 8003cb8:	200002c1 	.word	0x200002c1
 8003cbc:	40020400 	.word	0x40020400
 8003cc0:	200002bf 	.word	0x200002bf
 8003cc4:	200002bd 	.word	0x200002bd
 8003cc8:	200008a4 	.word	0x200008a4
 8003ccc:	08006788 	.word	0x08006788
 8003cd0:	40002000 	.word	0x40002000

08003cd4 <TIM7_IRQHandler>:

//Section 2
void TIM7_IRQHandler()
{
 8003cd4:	b510      	push	{r4, lr}
	TIM7->SR = (uint16_t) ~TIM_IT_Update;	
 8003cd6:	4b40      	ldr	r3, [pc, #256]	; (8003dd8 <TIM7_IRQHandler+0x104>)
 8003cd8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003cdc:	821a      	strh	r2, [r3, #16]
	
	if ( (gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) 
 8003cde:	4b3f      	ldr	r3, [pc, #252]	; (8003ddc <TIM7_IRQHandler+0x108>)
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	2b04      	cmp	r3, #4
 8003ce6:	d00f      	beq.n	8003d08 <TIM7_IRQHandler+0x34>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 0) ) {
	}
	else if((gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) 
 8003ce8:	4b3c      	ldr	r3, [pc, #240]	; (8003ddc <TIM7_IRQHandler+0x108>)
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	2b04      	cmp	r3, #4
 8003cf0:	d011      	beq.n	8003d16 <TIM7_IRQHandler+0x42>
		gSequencerMode_2 = SEQUENCER_MODE_RUN;
		gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
		TIM7->CR1 &= ~TIM_CR1_CEN;
	}
	
	if((gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) 
 8003cf2:	4b3a      	ldr	r3, [pc, #232]	; (8003ddc <TIM7_IRQHandler+0x108>)
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	2b05      	cmp	r3, #5
 8003cfa:	d022      	beq.n	8003d42 <TIM7_IRQHandler+0x6e>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 1))
	{
	}
	else if((gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) 
 8003cfc:	4b37      	ldr	r3, [pc, #220]	; (8003ddc <TIM7_IRQHandler+0x108>)
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b05      	cmp	r3, #5
 8003d04:	d024      	beq.n	8003d50 <TIM7_IRQHandler+0x7c>
						};

						TIM_Cmd(TIM8, ENABLE);
						TIM_SetCounter(TIM8, 0x00);
	}
};
 8003d06:	bd10      	pop	{r4, pc}
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 0) ) {
 8003d08:	2140      	movs	r1, #64	; 0x40
 8003d0a:	4835      	ldr	r0, [pc, #212]	; (8003de0 <TIM7_IRQHandler+0x10c>)
 8003d0c:	f7fd f9e2 	bl	80010d4 <GPIO_ReadInputDataBit>
 8003d10:	2800      	cmp	r0, #0
 8003d12:	d0ee      	beq.n	8003cf2 <TIM7_IRQHandler+0x1e>
 8003d14:	e7e8      	b.n	8003ce8 <TIM7_IRQHandler+0x14>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 1))
 8003d16:	2140      	movs	r1, #64	; 0x40
 8003d18:	4831      	ldr	r0, [pc, #196]	; (8003de0 <TIM7_IRQHandler+0x10c>)
 8003d1a:	f7fd f9db 	bl	80010d4 <GPIO_ReadInputDataBit>
 8003d1e:	2801      	cmp	r0, #1
 8003d20:	d1e7      	bne.n	8003cf2 <TIM7_IRQHandler+0x1e>
		gSequencerMode_2 = SEQUENCER_MODE_RUN;
 8003d22:	4b2e      	ldr	r3, [pc, #184]	; (8003ddc <TIM7_IRQHandler+0x108>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	701a      	strb	r2, [r3, #0]
		gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
 8003d28:	4c2e      	ldr	r4, [pc, #184]	; (8003de4 <TIM7_IRQHandler+0x110>)
 8003d2a:	7821      	ldrb	r1, [r4, #0]
 8003d2c:	f7fe fd64 	bl	80027f8 <GetNextStep>
 8003d30:	7020      	strb	r0, [r4, #0]
		TIM7->CR1 &= ~TIM_CR1_CEN;
 8003d32:	4a29      	ldr	r2, [pc, #164]	; (8003dd8 <TIM7_IRQHandler+0x104>)
 8003d34:	8813      	ldrh	r3, [r2, #0]
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	f023 0301 	bic.w	r3, r3, #1
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	8013      	strh	r3, [r2, #0]
 8003d40:	e7d7      	b.n	8003cf2 <TIM7_IRQHandler+0x1e>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 1))
 8003d42:	2140      	movs	r1, #64	; 0x40
 8003d44:	4826      	ldr	r0, [pc, #152]	; (8003de0 <TIM7_IRQHandler+0x10c>)
 8003d46:	f7fd f9c5 	bl	80010d4 <GPIO_ReadInputDataBit>
 8003d4a:	2801      	cmp	r0, #1
 8003d4c:	d1d6      	bne.n	8003cfc <TIM7_IRQHandler+0x28>
 8003d4e:	e7da      	b.n	8003d06 <TIM7_IRQHandler+0x32>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 0))
 8003d50:	2140      	movs	r1, #64	; 0x40
 8003d52:	4823      	ldr	r0, [pc, #140]	; (8003de0 <TIM7_IRQHandler+0x10c>)
 8003d54:	f7fd f9be 	bl	80010d4 <GPIO_ReadInputDataBit>
 8003d58:	2800      	cmp	r0, #0
 8003d5a:	d1d4      	bne.n	8003d06 <TIM7_IRQHandler+0x32>
		gSequencerMode_2 = SEQUENCER_MODE_RUN;
 8003d5c:	4b1f      	ldr	r3, [pc, #124]	; (8003ddc <TIM7_IRQHandler+0x108>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	701a      	strb	r2, [r3, #0]
		gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
 8003d62:	4c20      	ldr	r4, [pc, #128]	; (8003de4 <TIM7_IRQHandler+0x110>)
 8003d64:	7821      	ldrb	r1, [r4, #0]
 8003d66:	2001      	movs	r0, #1
 8003d68:	f7fe fd46 	bl	80027f8 <GetNextStep>
 8003d6c:	7020      	strb	r0, [r4, #0]
		TIM7->CR1 &= ~TIM_CR1_CEN;
 8003d6e:	4a1a      	ldr	r2, [pc, #104]	; (8003dd8 <TIM7_IRQHandler+0x104>)
 8003d70:	8813      	ldrh	r3, [r2, #0]
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	f023 0301 	bic.w	r3, r3, #1
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	8013      	strh	r3, [r2, #0]
		PULSE_LED_II_ALL_ON;
 8003d7c:	2104      	movs	r1, #4
 8003d7e:	481a      	ldr	r0, [pc, #104]	; (8003de8 <TIM7_IRQHandler+0x114>)
 8003d80:	f7fd f9b1 	bl	80010e6 <GPIO_ResetBits>
						if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 8003d84:	7823      	ldrb	r3, [r4, #0]
 8003d86:	f103 0220 	add.w	r2, r3, #32
 8003d8a:	4b18      	ldr	r3, [pc, #96]	; (8003dec <TIM7_IRQHandler+0x118>)
 8003d8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003d96:	d114      	bne.n	8003dc2 <TIM7_IRQHandler+0xee>
						if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 8003d98:	4b12      	ldr	r3, [pc, #72]	; (8003de4 <TIM7_IRQHandler+0x110>)
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	f103 0220 	add.w	r2, r3, #32
 8003da0:	4b12      	ldr	r3, [pc, #72]	; (8003dec <TIM7_IRQHandler+0x118>)
 8003da2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003dac:	d10e      	bne.n	8003dcc <TIM7_IRQHandler+0xf8>
						TIM_Cmd(TIM8, ENABLE);
 8003dae:	4c10      	ldr	r4, [pc, #64]	; (8003df0 <TIM7_IRQHandler+0x11c>)
 8003db0:	2101      	movs	r1, #1
 8003db2:	4620      	mov	r0, r4
 8003db4:	f7fd fb7e 	bl	80014b4 <TIM_Cmd>
						TIM_SetCounter(TIM8, 0x00);
 8003db8:	2100      	movs	r1, #0
 8003dba:	4620      	mov	r0, r4
 8003dbc:	f7fd fb6b 	bl	8001496 <TIM_SetCounter>
};
 8003dc0:	e7a1      	b.n	8003d06 <TIM7_IRQHandler+0x32>
							PULSE_LED_II_1_ON;
 8003dc2:	2108      	movs	r1, #8
 8003dc4:	4808      	ldr	r0, [pc, #32]	; (8003de8 <TIM7_IRQHandler+0x114>)
 8003dc6:	f7fd f98e 	bl	80010e6 <GPIO_ResetBits>
 8003dca:	e7e5      	b.n	8003d98 <TIM7_IRQHandler+0xc4>
							PULSE_LED_II_2_ON;
 8003dcc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003dd0:	4805      	ldr	r0, [pc, #20]	; (8003de8 <TIM7_IRQHandler+0x114>)
 8003dd2:	f7fd f988 	bl	80010e6 <GPIO_ResetBits>
 8003dd6:	e7ea      	b.n	8003dae <TIM7_IRQHandler+0xda>
 8003dd8:	40001400 	.word	0x40001400
 8003ddc:	200002c2 	.word	0x200002c2
 8003de0:	40020400 	.word	0x40020400
 8003de4:	200002c0 	.word	0x200002c0
 8003de8:	40020000 	.word	0x40020000
 8003dec:	200008a4 	.word	0x200008a4
 8003df0:	40010400 	.word	0x40010400

08003df4 <PulsesInit>:

/*
Init GPIO for pulses generation
*/
void PulsesInit()
{
 8003df4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003df6:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_Pulses;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8003df8:	2101      	movs	r1, #1
 8003dfa:	2002      	movs	r0, #2
 8003dfc:	f7fd f9e8 	bl	80011d0 <RCC_AHB1PeriphClockCmd>
	memset(&GPIO_Pulses, 0, sizeof(GPIO_Pulses));
 8003e00:	2700      	movs	r7, #0
 8003e02:	f8ad 7006 	strh.w	r7, [sp, #6]
	GPIO_Pulses.GPIO_Pin 		= PULSE_LED_I_ALL|PULSE_LED_I_1|PULSE_LED_I_2;
 8003e06:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 8003e0a:	9300      	str	r3, [sp, #0]
	GPIO_Pulses.GPIO_Mode 	= GPIO_Mode_OUT;
 8003e0c:	2401      	movs	r4, #1
 8003e0e:	f88d 4004 	strb.w	r4, [sp, #4]
	GPIO_Pulses.GPIO_OType	= GPIO_OType_PP;
	GPIO_Pulses.GPIO_PuPd		= GPIO_PuPd_NOPULL;
	GPIO_Pulses.GPIO_Speed	= GPIO_Speed_100MHz;
 8003e12:	2603      	movs	r6, #3
 8003e14:	f88d 6005 	strb.w	r6, [sp, #5]
	
	GPIO_Init(GPIOB, &GPIO_Pulses);
 8003e18:	4d1a      	ldr	r5, [pc, #104]	; (8003e84 <PulsesInit+0x90>)
 8003e1a:	4669      	mov	r1, sp
 8003e1c:	4628      	mov	r0, r5
 8003e1e:	f7fd f90b 	bl	8001038 <GPIO_Init>
	
	PULSE_LED_I_ALL_OFF;
 8003e22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e26:	4628      	mov	r0, r5
 8003e28:	f7fd f95b 	bl	80010e2 <GPIO_SetBits>
	PULSE_LED_I_1_OFF;
 8003e2c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003e30:	4628      	mov	r0, r5
 8003e32:	f7fd f956 	bl	80010e2 <GPIO_SetBits>
	PULSE_LED_I_2_OFF;
 8003e36:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003e3a:	4628      	mov	r0, r5
 8003e3c:	f7fd f951 	bl	80010e2 <GPIO_SetBits>
		
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8003e40:	4621      	mov	r1, r4
 8003e42:	4620      	mov	r0, r4
 8003e44:	f7fd f9c4 	bl	80011d0 <RCC_AHB1PeriphClockCmd>
	memset(&GPIO_Pulses, 0, sizeof(GPIO_Pulses));
 8003e48:	f8ad 7006 	strh.w	r7, [sp, #6]
	GPIO_Pulses.GPIO_Pin 		= PULSE_LED_II_ALL|PULSE_LED_II_1|PULSE_LED_II_2;
 8003e4c:	f241 030c 	movw	r3, #4108	; 0x100c
 8003e50:	9300      	str	r3, [sp, #0]
	GPIO_Pulses.GPIO_Mode 	= GPIO_Mode_OUT;
 8003e52:	f88d 4004 	strb.w	r4, [sp, #4]
	GPIO_Pulses.GPIO_OType	= GPIO_OType_PP;
	GPIO_Pulses.GPIO_PuPd		= GPIO_PuPd_NOPULL;
	GPIO_Pulses.GPIO_Speed	= GPIO_Speed_100MHz;
 8003e56:	f88d 6005 	strb.w	r6, [sp, #5]
	
	GPIO_Init(GPIOA, &GPIO_Pulses);
 8003e5a:	4c0b      	ldr	r4, [pc, #44]	; (8003e88 <PulsesInit+0x94>)
 8003e5c:	4669      	mov	r1, sp
 8003e5e:	4620      	mov	r0, r4
 8003e60:	f7fd f8ea 	bl	8001038 <GPIO_Init>
	
	PULSE_LED_II_ALL_OFF;
 8003e64:	2104      	movs	r1, #4
 8003e66:	4620      	mov	r0, r4
 8003e68:	f7fd f93b 	bl	80010e2 <GPIO_SetBits>
	PULSE_LED_II_1_OFF;
 8003e6c:	2108      	movs	r1, #8
 8003e6e:	4620      	mov	r0, r4
 8003e70:	f7fd f937 	bl	80010e2 <GPIO_SetBits>
	PULSE_LED_II_2_OFF;
 8003e74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003e78:	4620      	mov	r0, r4
 8003e7a:	f7fd f932 	bl	80010e2 <GPIO_SetBits>
};
 8003e7e:	b003      	add	sp, #12
 8003e80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e82:	bf00      	nop
 8003e84:	40020400 	.word	0x40020400
 8003e88:	40020000 	.word	0x40020000

08003e8c <DisplayLedsIOInit>:

/*
Init GPIOs for display leds
*/
void DisplayLedsIOInit(void)
{
 8003e8c:	b500      	push	{lr}
 8003e8e:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	
	//     DISPLAY
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8003e90:	2101      	movs	r1, #1
 8003e92:	4608      	mov	r0, r1
 8003e94:	f7fd f99c 	bl	80011d0 <RCC_AHB1PeriphClockCmd>
	
	GPIO_InitStructure.GPIO_Pin 	= DISPLAY_LED_I|DISPLAY_LED_II;
 8003e98:	23c0      	movs	r3, #192	; 0xc0
 8003e9a:	9300      	str	r3, [sp, #0]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8003e9c:	2303      	movs	r3, #3
 8003e9e:	f88d 3005 	strb.w	r3, [sp, #5]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_OUT;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	f88d 3004 	strb.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003eae:	4669      	mov	r1, sp
 8003eb0:	4802      	ldr	r0, [pc, #8]	; (8003ebc <DisplayLedsIOInit+0x30>)
 8003eb2:	f7fd f8c1 	bl	8001038 <GPIO_Init>
};
 8003eb6:	b003      	add	sp, #12
 8003eb8:	f85d fb04 	ldr.w	pc, [sp], #4
 8003ebc:	40020000 	.word	0x40020000

08003ec0 <InternalDACInit>:

/*
 Init internal DAC
*/
void InternalDACInit(void)
{
 8003ec0:	b510      	push	{r4, lr}
 8003ec2:	b086      	sub	sp, #24
	DAC_InitTypeDef mDacInit;
	GPIO_InitTypeDef mGPIO_InitStructure;
	
	DAC_StructInit(&mDacInit);
 8003ec4:	a802      	add	r0, sp, #8
 8003ec6:	f7fd f821 	bl	8000f0c <DAC_StructInit>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8003eca:	2101      	movs	r1, #1
 8003ecc:	4608      	mov	r0, r1
 8003ece:	f7fd f97f 	bl	80011d0 <RCC_AHB1PeriphClockCmd>

	//GPIOs init
	
	mGPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_4|GPIO_Pin_5;
 8003ed2:	2330      	movs	r3, #48	; 0x30
 8003ed4:	9300      	str	r3, [sp, #0]
	mGPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	f88d 3004 	strb.w	r3, [sp, #4]
	GPIO_Init(GPIOA, &mGPIO_InitStructure);
 8003edc:	4669      	mov	r1, sp
 8003ede:	4814      	ldr	r0, [pc, #80]	; (8003f30 <InternalDACInit+0x70>)
 8003ee0:	f7fd f8aa 	bl	8001038 <GPIO_Init>
		
	/* DAC Periph clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 8003ee4:	2101      	movs	r1, #1
 8003ee6:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8003eea:	f7fd f97f 	bl	80011ec <RCC_APB1PeriphClockCmd>
	
	//DAC init
	mDacInit.DAC_Trigger 				= DAC_Trigger_None;
 8003eee:	2400      	movs	r4, #0
 8003ef0:	9402      	str	r4, [sp, #8]
	mDacInit.DAC_OutputBuffer 	= DAC_OutputBuffer_Disable;
 8003ef2:	2302      	movs	r3, #2
 8003ef4:	9305      	str	r3, [sp, #20]
	mDacInit.DAC_WaveGeneration = DAC_WaveGeneration_None;
 8003ef6:	9403      	str	r4, [sp, #12]

	DAC_DeInit();
 8003ef8:	f7fc ffe3 	bl	8000ec2 <DAC_DeInit>
	
	DAC_Init(DAC_Channel_1, &mDacInit);
 8003efc:	a902      	add	r1, sp, #8
 8003efe:	4620      	mov	r0, r4
 8003f00:	f7fc ffec 	bl	8000edc <DAC_Init>
	DAC_Init(DAC_Channel_2, &mDacInit);
 8003f04:	a902      	add	r1, sp, #8
 8003f06:	2010      	movs	r0, #16
 8003f08:	f7fc ffe8 	bl	8000edc <DAC_Init>
	
	DAC_Cmd(DAC_Channel_1, ENABLE);
 8003f0c:	2101      	movs	r1, #1
 8003f0e:	4620      	mov	r0, r4
 8003f10:	f7fd f802 	bl	8000f18 <DAC_Cmd>
	DAC_Cmd(DAC_Channel_2, ENABLE);
 8003f14:	2101      	movs	r1, #1
 8003f16:	2010      	movs	r0, #16
 8003f18:	f7fc fffe 	bl	8000f18 <DAC_Cmd>
	
	DAC_SetChannel1Data(DAC_Align_12b_R, 0);
 8003f1c:	4621      	mov	r1, r4
 8003f1e:	4620      	mov	r0, r4
 8003f20:	f7fd f80e 	bl	8000f40 <DAC_SetChannel1Data>
	DAC_SetChannel2Data(DAC_Align_12b_R, 0);
 8003f24:	4621      	mov	r1, r4
 8003f26:	4620      	mov	r0, r4
 8003f28:	f7fd f81a 	bl	8000f60 <DAC_SetChannel2Data>
};
 8003f2c:	b006      	add	sp, #24
 8003f2e:	bd10      	pop	{r4, pc}
 8003f30:	40020000 	.word	0x40020000

08003f34 <keyb_proc>:

/*
	Scan all switches
*/
unsigned char keyb_proc(uButtons * key)
{
 8003f34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f36:	b083      	sub	sp, #12
 8003f38:	4604      	mov	r4, r0
	unsigned char StepNum = 0, Section = 0, max_step;
	uStep tmpStep;
	
	if(Is_Expander_Present()) max_step = 31;
 8003f3a:	f7fd fea5 	bl	8001c88 <Is_Expander_Present>
 8003f3e:	2800      	cmp	r0, #0
 8003f40:	f000 82d5 	beq.w	80044ee <keyb_proc+0x5ba>
 8003f44:	261f      	movs	r6, #31
	else max_step = 15;
			 
	/* Determine step num for different DisplayModes */
	if (gDisplayMode == DISPLAY_MODE_VIEW_1) {
 8003f46:	4bc6      	ldr	r3, [pc, #792]	; (8004260 <keyb_proc+0x32c>)
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	f040 82d1 	bne.w	80044f2 <keyb_proc+0x5be>
		StepNum = gSequenceStepNumber_1;
 8003f50:	4bc4      	ldr	r3, [pc, #784]	; (8004264 <keyb_proc+0x330>)
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	b2db      	uxtb	r3, r3
		Section = 0;
	};
	if (gDisplayMode == DISPLAY_MODE_VIEW_2) {
 8003f56:	4ac2      	ldr	r2, [pc, #776]	; (8004260 <keyb_proc+0x32c>)
 8003f58:	7812      	ldrb	r2, [r2, #0]
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	2a01      	cmp	r2, #1
 8003f5e:	f000 82ca 	beq.w	80044f6 <keyb_proc+0x5c2>
 8003f62:	2200      	movs	r2, #0
		StepNum = gSequenceStepNumber_2;
		Section = 1;
	};
	if (gDisplayMode == DISPLAY_MODE_EDIT_1) {
 8003f64:	49be      	ldr	r1, [pc, #760]	; (8004260 <keyb_proc+0x32c>)
 8003f66:	7809      	ldrb	r1, [r1, #0]
 8003f68:	b2c9      	uxtb	r1, r1
 8003f6a:	2902      	cmp	r1, #2
 8003f6c:	f000 82c7 	beq.w	80044fe <keyb_proc+0x5ca>
		StepNum = gEditModeStepNum;
		Section = 0;
	};
	if (gDisplayMode == DISPLAY_MODE_EDIT_2) {
 8003f70:	49bb      	ldr	r1, [pc, #748]	; (8004260 <keyb_proc+0x32c>)
 8003f72:	7809      	ldrb	r1, [r1, #0]
 8003f74:	b2c9      	uxtb	r1, r1
 8003f76:	2903      	cmp	r1, #3
 8003f78:	f000 82c5 	beq.w	8004506 <keyb_proc+0x5d2>
		StepNum = gEditModeStepNum;
		Section = 1;
	};
	
	if (gDisplayMode == DISPLAY_MODE_SAVE_1) {
 8003f7c:	49b8      	ldr	r1, [pc, #736]	; (8004260 <keyb_proc+0x32c>)
 8003f7e:	7809      	ldrb	r1, [r1, #0]
 8003f80:	b2c9      	uxtb	r1, r1
 8003f82:	2904      	cmp	r1, #4
 8003f84:	f000 82c3 	beq.w	800450e <keyb_proc+0x5da>
		StepNum = gEditModeStepNum;
		Section = 0;
	};
	if (gDisplayMode == DISPLAY_MODE_SAVE_2) {
 8003f88:	49b5      	ldr	r1, [pc, #724]	; (8004260 <keyb_proc+0x32c>)
 8003f8a:	7809      	ldrb	r1, [r1, #0]
 8003f8c:	b2c9      	uxtb	r1, r1
 8003f8e:	2905      	cmp	r1, #5
 8003f90:	f000 82c1 	beq.w	8004516 <keyb_proc+0x5e2>
		StepNum = gEditModeStepNum;
		Section = 1;
	};
	if (gDisplayMode == DISPLAY_MODE_LOAD_1) {
 8003f94:	49b2      	ldr	r1, [pc, #712]	; (8004260 <keyb_proc+0x32c>)
 8003f96:	7809      	ldrb	r1, [r1, #0]
 8003f98:	b2c9      	uxtb	r1, r1
 8003f9a:	2906      	cmp	r1, #6
 8003f9c:	f000 82bf 	beq.w	800451e <keyb_proc+0x5ea>
		StepNum = gEditModeStepNum;
		Section = 0;
	};
	if (gDisplayMode == DISPLAY_MODE_LOAD_2) {
 8003fa0:	49af      	ldr	r1, [pc, #700]	; (8004260 <keyb_proc+0x32c>)
 8003fa2:	7809      	ldrb	r1, [r1, #0]
 8003fa4:	b2c9      	uxtb	r1, r1
 8003fa6:	2907      	cmp	r1, #7
 8003fa8:	f000 82bd 	beq.w	8004526 <keyb_proc+0x5f2>
		StepNum = gEditModeStepNum;
		Section = 1;
	};
	
	tmpStep = Steps[Section][StepNum];	
 8003fac:	4617      	mov	r7, r2
 8003fae:	461d      	mov	r5, r3
 8003fb0:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8003fb4:	4aac      	ldr	r2, [pc, #688]	; (8004268 <keyb_proc+0x334>)
 8003fb6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003fba:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003fbe:	ab02      	add	r3, sp, #8
 8003fc0:	e903 0003 	stmdb	r3, {r0, r1}
				
	
		/* Middle section */
		
		if ( !key->b.Voltage0 ) {
 8003fc4:	7862      	ldrb	r2, [r4, #1]
 8003fc6:	f012 0f10 	tst.w	r2, #16
 8003fca:	d10f      	bne.n	8003fec <keyb_proc+0xb8>
			tmpStep.b.Voltage0 = 1;
 8003fcc:	f89d 3003 	ldrb.w	r3, [sp, #3]
			tmpStep.b.Voltage2 = 0;
 8003fd0:	f043 0310 	orr.w	r3, r3, #16
			tmpStep.b.Voltage4 = 0;
			tmpStep.b.Voltage6 = 0;
			tmpStep.b.Voltage8 = 0;
 8003fd4:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8003fd8:	f36f 0100 	bfc	r1, #0, #1
 8003fdc:	f88d 1004 	strb.w	r1, [sp, #4]
			tmpStep.b.FullRange = 0;
 8003fe0:	f003 031f 	and.w	r3, r3, #31
 8003fe4:	f36f 0382 	bfc	r3, #2, #1
 8003fe8:	f88d 3003 	strb.w	r3, [sp, #3]
		};
		
		if ( !key->b.Voltage2 ) {
 8003fec:	f012 0f20 	tst.w	r2, #32
 8003ff0:	d111      	bne.n	8004016 <keyb_proc+0xe2>
			tmpStep.b.Voltage0 = 0;
 8003ff2:	f89d 3003 	ldrb.w	r3, [sp, #3]
			tmpStep.b.Voltage2 = 1;
 8003ff6:	f003 03ef 	and.w	r3, r3, #239	; 0xef
			tmpStep.b.Voltage4 = 0;
 8003ffa:	f043 0320 	orr.w	r3, r3, #32
			tmpStep.b.Voltage6 = 0;
			tmpStep.b.Voltage8 = 0;
 8003ffe:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8004002:	f36f 0100 	bfc	r1, #0, #1
 8004006:	f88d 1004 	strb.w	r1, [sp, #4]
			tmpStep.b.FullRange = 0;
 800400a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800400e:	f36f 0382 	bfc	r3, #2, #1
 8004012:	f88d 3003 	strb.w	r3, [sp, #3]
		};
		
		if ( !key->b.Voltage4 ) {
 8004016:	f012 0f40 	tst.w	r2, #64	; 0x40
 800401a:	d111      	bne.n	8004040 <keyb_proc+0x10c>
			tmpStep.b.Voltage0 = 0;
 800401c:	f89d 3003 	ldrb.w	r3, [sp, #3]
			tmpStep.b.Voltage2 = 0;
			tmpStep.b.Voltage4 = 1;
 8004020:	f003 03cf 	and.w	r3, r3, #207	; 0xcf
			tmpStep.b.Voltage6 = 0;
 8004024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
			tmpStep.b.Voltage8 = 0;
 8004028:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800402c:	f36f 0100 	bfc	r1, #0, #1
 8004030:	f88d 1004 	strb.w	r1, [sp, #4]
			tmpStep.b.FullRange = 0;
 8004034:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004038:	f36f 0382 	bfc	r3, #2, #1
 800403c:	f88d 3003 	strb.w	r3, [sp, #3]
		};
		
		if ( !key->b.Voltage6 ) {
 8004040:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004044:	d10f      	bne.n	8004066 <keyb_proc+0x132>
			tmpStep.b.Voltage0 = 0;
 8004046:	f89d 3003 	ldrb.w	r3, [sp, #3]
			tmpStep.b.Voltage2 = 0;
			tmpStep.b.Voltage4 = 0;
			tmpStep.b.Voltage6 = 1;
 800404a:	f003 038f 	and.w	r3, r3, #143	; 0x8f
			tmpStep.b.Voltage8 = 0;
 800404e:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8004052:	f36f 0100 	bfc	r1, #0, #1
 8004056:	f88d 1004 	strb.w	r1, [sp, #4]
			tmpStep.b.FullRange = 0;
 800405a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800405e:	f36f 0382 	bfc	r3, #2, #1
 8004062:	f88d 3003 	strb.w	r3, [sp, #3]
		};
		
		if ( !key->b.Voltage8 ) {
 8004066:	78a3      	ldrb	r3, [r4, #2]
 8004068:	f013 0f01 	tst.w	r3, #1
 800406c:	d10d      	bne.n	800408a <keyb_proc+0x156>
			tmpStep.b.Voltage0 = 0;
 800406e:	f89d 1003 	ldrb.w	r1, [sp, #3]
			tmpStep.b.Voltage2 = 0;
			tmpStep.b.Voltage4 = 0;
			tmpStep.b.Voltage6 = 0;
			tmpStep.b.Voltage8 = 1;
 8004072:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8004076:	f040 0001 	orr.w	r0, r0, #1
 800407a:	f88d 0004 	strb.w	r0, [sp, #4]
			tmpStep.b.FullRange = 0;
 800407e:	f001 010f 	and.w	r1, r1, #15
 8004082:	f36f 0182 	bfc	r1, #2, #1
 8004086:	f88d 1003 	strb.w	r1, [sp, #3]
		};
		
		if ( !key->b.FullRangeOn ) {
 800408a:	f012 0f01 	tst.w	r2, #1
 800408e:	d10d      	bne.n	80040ac <keyb_proc+0x178>
			tmpStep.b.Voltage0 = 0;
 8004090:	f89d 1003 	ldrb.w	r1, [sp, #3]
			tmpStep.b.Voltage2 = 0;
			tmpStep.b.Voltage4 = 0;
			tmpStep.b.Voltage6 = 0;
			tmpStep.b.Voltage8 = 0;
 8004094:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8004098:	f36f 0000 	bfc	r0, #0, #1
 800409c:	f88d 0004 	strb.w	r0, [sp, #4]
			tmpStep.b.FullRange = 1;
 80040a0:	f001 010f 	and.w	r1, r1, #15
 80040a4:	f041 0104 	orr.w	r1, r1, #4
 80040a8:	f88d 1003 	strb.w	r1, [sp, #3]
		};
		
		if ( !key->b.Pulse1On ) {
 80040ac:	78e1      	ldrb	r1, [r4, #3]
 80040ae:	f011 0f10 	tst.w	r1, #16
 80040b2:	d105      	bne.n	80040c0 <keyb_proc+0x18c>
			tmpStep.b.OutputPulse1 = 1;
 80040b4:	f89d 0005 	ldrb.w	r0, [sp, #5]
 80040b8:	f040 0008 	orr.w	r0, r0, #8
 80040bc:	f88d 0005 	strb.w	r0, [sp, #5]
		};
		
		if ( !key->b.Pulse1Off ) {
 80040c0:	f011 0f20 	tst.w	r1, #32
 80040c4:	d105      	bne.n	80040d2 <keyb_proc+0x19e>
			tmpStep.b.OutputPulse1 = 0;
 80040c6:	f89d 0005 	ldrb.w	r0, [sp, #5]
 80040ca:	f36f 00c3 	bfc	r0, #3, #1
 80040ce:	f88d 0005 	strb.w	r0, [sp, #5]
		};
		
		if ( !key->b.Pulse2On ) {
 80040d2:	f011 0f40 	tst.w	r1, #64	; 0x40
 80040d6:	d105      	bne.n	80040e4 <keyb_proc+0x1b0>
			tmpStep.b.OutputPulse2 = 1;
 80040d8:	f89d 0005 	ldrb.w	r0, [sp, #5]
 80040dc:	f040 0010 	orr.w	r0, r0, #16
 80040e0:	f88d 0005 	strb.w	r0, [sp, #5]
		};
		
		if ( !key->b.Pulse2Off ) {
 80040e4:	f011 0f80 	tst.w	r1, #128	; 0x80
 80040e8:	d105      	bne.n	80040f6 <keyb_proc+0x1c2>
			tmpStep.b.OutputPulse2 = 0;
 80040ea:	f89d 1005 	ldrb.w	r1, [sp, #5]
 80040ee:	f36f 1104 	bfc	r1, #4, #1
 80040f2:	f88d 1005 	strb.w	r1, [sp, #5]
		};
		
		if ( !key->b.OutputQuantize ) {
 80040f6:	7821      	ldrb	r1, [r4, #0]
 80040f8:	f011 0f10 	tst.w	r1, #16
 80040fc:	d105      	bne.n	800410a <keyb_proc+0x1d6>
			tmpStep.b.Quantize = 1;
 80040fe:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8004102:	f040 0001 	orr.w	r0, r0, #1
 8004106:	f88d 0003 	strb.w	r0, [sp, #3]
		};
		
		if ( !key->b.OutputContinuous ) {
 800410a:	f011 0f20 	tst.w	r1, #32
 800410e:	d105      	bne.n	800411c <keyb_proc+0x1e8>
			tmpStep.b.Quantize = 0;
 8004110:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8004114:	f36f 0000 	bfc	r0, #0, #1
 8004118:	f88d 0003 	strb.w	r0, [sp, #3]
		};
		
		if ( !key->b.IntegrationSloped ) {
 800411c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004120:	d105      	bne.n	800412e <keyb_proc+0x1fa>
			tmpStep.b.Sloped = 1;
 8004122:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8004126:	f040 0002 	orr.w	r0, r0, #2
 800412a:	f88d 0003 	strb.w	r0, [sp, #3]
		};
		
		if ( !key->b.IntegrationStepped ) {
 800412e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004132:	d105      	bne.n	8004140 <keyb_proc+0x20c>
			tmpStep.b.Sloped = 0;
 8004134:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8004138:	f36f 0141 	bfc	r1, #1, #1
 800413c:	f88d 1003 	strb.w	r1, [sp, #3]
		};
		
		if ( !key->b.SourceExternal ) {
 8004140:	f012 0f04 	tst.w	r2, #4
 8004144:	d105      	bne.n	8004152 <keyb_proc+0x21e>
			tmpStep.b.VoltageSource = 1;
 8004146:	f89d 1003 	ldrb.w	r1, [sp, #3]
 800414a:	f041 0108 	orr.w	r1, r1, #8
 800414e:	f88d 1003 	strb.w	r1, [sp, #3]
		};
		
		if ( !key->b.SourceInternal ) {
 8004152:	f012 0f08 	tst.w	r2, #8
 8004156:	d105      	bne.n	8004164 <keyb_proc+0x230>
			tmpStep.b.VoltageSource = 0;
 8004158:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800415c:	f36f 02c3 	bfc	r2, #3, #1
 8004160:	f88d 2003 	strb.w	r2, [sp, #3]
		};
		
		if ( !key->b.StopOn ) {
 8004164:	f013 0f02 	tst.w	r3, #2
 8004168:	d13d      	bne.n	80041e6 <keyb_proc+0x2b2>
			tmpStep.b.OpModeSTOP = 1;
 800416a:	f89d 2004 	ldrb.w	r2, [sp, #4]
			tmpStep.b.OpModeENABLE = 0;
 800416e:	f042 0202 	orr.w	r2, r2, #2
			tmpStep.b.OpModeSUSTAIN = 0;
 8004172:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
 8004176:	f36f 0282 	bfc	r2, #2, #1
 800417a:	f88d 2004 	strb.w	r2, [sp, #4]
			if ((gDisplayMode == DISPLAY_MODE_VIEW_1 || gDisplayMode == DISPLAY_MODE_EDIT_1) && gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z) {
 800417e:	4a38      	ldr	r2, [pc, #224]	; (8004260 <keyb_proc+0x32c>)
 8004180:	7812      	ldrb	r2, [r2, #0]
 8004182:	b122      	cbz	r2, 800418e <keyb_proc+0x25a>
 8004184:	4a36      	ldr	r2, [pc, #216]	; (8004260 <keyb_proc+0x32c>)
 8004186:	7812      	ldrb	r2, [r2, #0]
 8004188:	b2d2      	uxtb	r2, r2
 800418a:	2a02      	cmp	r2, #2
 800418c:	d105      	bne.n	800419a <keyb_proc+0x266>
 800418e:	4a37      	ldr	r2, [pc, #220]	; (800426c <keyb_proc+0x338>)
 8004190:	7812      	ldrb	r2, [r2, #0]
 8004192:	b2d2      	uxtb	r2, r2
 8004194:	2a05      	cmp	r2, #5
 8004196:	f000 81ca 	beq.w	800452e <keyb_proc+0x5fa>
				gSequencerMode_1 = SEQUENCER_MODE_STOP;
				};
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) {
 800419a:	4a31      	ldr	r2, [pc, #196]	; (8004260 <keyb_proc+0x32c>)
 800419c:	7812      	ldrb	r2, [r2, #0]
 800419e:	b2d2      	uxtb	r2, r2
 80041a0:	2a01      	cmp	r2, #1
 80041a2:	f000 81c8 	beq.w	8004536 <keyb_proc+0x602>
 80041a6:	4a2e      	ldr	r2, [pc, #184]	; (8004260 <keyb_proc+0x32c>)
 80041a8:	7812      	ldrb	r2, [r2, #0]
 80041aa:	b2d2      	uxtb	r2, r2
 80041ac:	2a03      	cmp	r2, #3
 80041ae:	f000 81c2 	beq.w	8004536 <keyb_proc+0x602>
				gSequencerMode_2 = SEQUENCER_MODE_STOP;
				};
			if ((gDisplayMode == DISPLAY_MODE_VIEW_1 || gDisplayMode == DISPLAY_MODE_EDIT_1) && gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z) {
 80041b2:	4a2b      	ldr	r2, [pc, #172]	; (8004260 <keyb_proc+0x32c>)
 80041b4:	7812      	ldrb	r2, [r2, #0]
 80041b6:	b122      	cbz	r2, 80041c2 <keyb_proc+0x28e>
 80041b8:	4a29      	ldr	r2, [pc, #164]	; (8004260 <keyb_proc+0x32c>)
 80041ba:	7812      	ldrb	r2, [r2, #0]
 80041bc:	b2d2      	uxtb	r2, r2
 80041be:	2a02      	cmp	r2, #2
 80041c0:	d105      	bne.n	80041ce <keyb_proc+0x29a>
 80041c2:	4a2a      	ldr	r2, [pc, #168]	; (800426c <keyb_proc+0x338>)
 80041c4:	7812      	ldrb	r2, [r2, #0]
 80041c6:	b2d2      	uxtb	r2, r2
 80041c8:	2a04      	cmp	r2, #4
 80041ca:	f000 81cd 	beq.w	8004568 <keyb_proc+0x634>
				gSequencerMode_1 = SEQUENCER_MODE_STOP;
				};
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) {
 80041ce:	4a24      	ldr	r2, [pc, #144]	; (8004260 <keyb_proc+0x32c>)
 80041d0:	7812      	ldrb	r2, [r2, #0]
 80041d2:	b2d2      	uxtb	r2, r2
 80041d4:	2a01      	cmp	r2, #1
 80041d6:	f000 81cb 	beq.w	8004570 <keyb_proc+0x63c>
 80041da:	4a21      	ldr	r2, [pc, #132]	; (8004260 <keyb_proc+0x32c>)
 80041dc:	7812      	ldrb	r2, [r2, #0]
 80041de:	b2d2      	uxtb	r2, r2
 80041e0:	2a03      	cmp	r2, #3
 80041e2:	f000 81c5 	beq.w	8004570 <keyb_proc+0x63c>
				gSequencerMode_2 = SEQUENCER_MODE_STOP;
				};
		};
		
		if ( !key->b.StopOff ) {
 80041e6:	f013 0f04 	tst.w	r3, #4
 80041ea:	d105      	bne.n	80041f8 <keyb_proc+0x2c4>
			tmpStep.b.OpModeSTOP = 0;
 80041ec:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80041f0:	f36f 0241 	bfc	r2, #1, #1
 80041f4:	f88d 2004 	strb.w	r2, [sp, #4]
			/* Determine step num for different DisplayModes */
		};
		
		if ( !key->b.SustainOn ) {
 80041f8:	f013 0f08 	tst.w	r3, #8
 80041fc:	d123      	bne.n	8004246 <keyb_proc+0x312>
			tmpStep.b.OpModeSUSTAIN = 1;
 80041fe:	f89d 2004 	ldrb.w	r2, [sp, #4]
			tmpStep.b.OpModeSTOP = 0;
 8004202:	f042 0204 	orr.w	r2, r2, #4
			tmpStep.b.OpModeENABLE = 0;
 8004206:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
 800420a:	f36f 02c3 	bfc	r2, #3, #1
 800420e:	f88d 2004 	strb.w	r2, [sp, #4]
				if ((gDisplayMode == DISPLAY_MODE_VIEW_1 || gDisplayMode == DISPLAY_MODE_EDIT_1) && gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z) {
 8004212:	4a13      	ldr	r2, [pc, #76]	; (8004260 <keyb_proc+0x32c>)
 8004214:	7812      	ldrb	r2, [r2, #0]
 8004216:	b122      	cbz	r2, 8004222 <keyb_proc+0x2ee>
 8004218:	4a11      	ldr	r2, [pc, #68]	; (8004260 <keyb_proc+0x32c>)
 800421a:	7812      	ldrb	r2, [r2, #0]
 800421c:	b2d2      	uxtb	r2, r2
 800421e:	2a02      	cmp	r2, #2
 8004220:	d105      	bne.n	800422e <keyb_proc+0x2fa>
 8004222:	4a12      	ldr	r2, [pc, #72]	; (800426c <keyb_proc+0x338>)
 8004224:	7812      	ldrb	r2, [r2, #0]
 8004226:	b2d2      	uxtb	r2, r2
 8004228:	2a04      	cmp	r2, #4
 800422a:	f000 81ab 	beq.w	8004584 <keyb_proc+0x650>
				gSequencerMode_1 = gPrevSequencerMode_1;
			};
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) {
 800422e:	4a0c      	ldr	r2, [pc, #48]	; (8004260 <keyb_proc+0x32c>)
 8004230:	7812      	ldrb	r2, [r2, #0]
 8004232:	b2d2      	uxtb	r2, r2
 8004234:	2a01      	cmp	r2, #1
 8004236:	f000 81ab 	beq.w	8004590 <keyb_proc+0x65c>
 800423a:	4a09      	ldr	r2, [pc, #36]	; (8004260 <keyb_proc+0x32c>)
 800423c:	7812      	ldrb	r2, [r2, #0]
 800423e:	b2d2      	uxtb	r2, r2
 8004240:	2a03      	cmp	r2, #3
 8004242:	f000 81a5 	beq.w	8004590 <keyb_proc+0x65c>
				gSequencerMode_2 = gPrevSequencerMode_2;
			};
		};
		
		if ( !key->b.SustainOff ) {
 8004246:	f013 0f10 	tst.w	r3, #16
 800424a:	d128      	bne.n	800429e <keyb_proc+0x36a>
			tmpStep.b.OpModeSUSTAIN = 0;
 800424c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8004250:	f36f 0282 	bfc	r2, #2, #1
 8004254:	f88d 2004 	strb.w	r2, [sp, #4]
			if ((gDisplayMode == DISPLAY_MODE_VIEW_1 || gDisplayMode == DISPLAY_MODE_EDIT_1) && gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z) {
 8004258:	4a01      	ldr	r2, [pc, #4]	; (8004260 <keyb_proc+0x32c>)
 800425a:	7812      	ldrb	r2, [r2, #0]
 800425c:	b16a      	cbz	r2, 800427a <keyb_proc+0x346>
 800425e:	e007      	b.n	8004270 <keyb_proc+0x33c>
 8004260:	200002b0 	.word	0x200002b0
 8004264:	200002bf 	.word	0x200002bf
 8004268:	200008a4 	.word	0x200008a4
 800426c:	200002c1 	.word	0x200002c1
 8004270:	4ab6      	ldr	r2, [pc, #728]	; (800454c <keyb_proc+0x618>)
 8004272:	7812      	ldrb	r2, [r2, #0]
 8004274:	b2d2      	uxtb	r2, r2
 8004276:	2a02      	cmp	r2, #2
 8004278:	d105      	bne.n	8004286 <keyb_proc+0x352>
 800427a:	4ab5      	ldr	r2, [pc, #724]	; (8004550 <keyb_proc+0x61c>)
 800427c:	7812      	ldrb	r2, [r2, #0]
 800427e:	b2d2      	uxtb	r2, r2
 8004280:	2a05      	cmp	r2, #5
 8004282:	f000 8191 	beq.w	80045a8 <keyb_proc+0x674>
				gSequencerMode_1 = gPrevSequencerMode_1;
			};
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) {
 8004286:	4ab1      	ldr	r2, [pc, #708]	; (800454c <keyb_proc+0x618>)
 8004288:	7812      	ldrb	r2, [r2, #0]
 800428a:	b2d2      	uxtb	r2, r2
 800428c:	2a01      	cmp	r2, #1
 800428e:	f000 8191 	beq.w	80045b4 <keyb_proc+0x680>
 8004292:	4aae      	ldr	r2, [pc, #696]	; (800454c <keyb_proc+0x618>)
 8004294:	7812      	ldrb	r2, [r2, #0]
 8004296:	b2d2      	uxtb	r2, r2
 8004298:	2a03      	cmp	r2, #3
 800429a:	f000 818b 	beq.w	80045b4 <keyb_proc+0x680>
				gSequencerMode_2 = gPrevSequencerMode_2;
			};
		};
		
		if ( !key->b.EnableOn ) {
 800429e:	f013 0f20 	tst.w	r3, #32
 80042a2:	d123      	bne.n	80042ec <keyb_proc+0x3b8>
			tmpStep.b.OpModeENABLE = 1;
 80042a4:	f89d 2004 	ldrb.w	r2, [sp, #4]
			tmpStep.b.OpModeSTOP = 0;
 80042a8:	f042 0208 	orr.w	r2, r2, #8
			tmpStep.b.OpModeSUSTAIN = 0;
 80042ac:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
 80042b0:	f36f 0282 	bfc	r2, #2, #1
 80042b4:	f88d 2004 	strb.w	r2, [sp, #4]
						if ((gDisplayMode == DISPLAY_MODE_VIEW_1 || gDisplayMode == DISPLAY_MODE_EDIT_1) && gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z) {
 80042b8:	4aa4      	ldr	r2, [pc, #656]	; (800454c <keyb_proc+0x618>)
 80042ba:	7812      	ldrb	r2, [r2, #0]
 80042bc:	b122      	cbz	r2, 80042c8 <keyb_proc+0x394>
 80042be:	4aa3      	ldr	r2, [pc, #652]	; (800454c <keyb_proc+0x618>)
 80042c0:	7812      	ldrb	r2, [r2, #0]
 80042c2:	b2d2      	uxtb	r2, r2
 80042c4:	2a02      	cmp	r2, #2
 80042c6:	d105      	bne.n	80042d4 <keyb_proc+0x3a0>
 80042c8:	4aa1      	ldr	r2, [pc, #644]	; (8004550 <keyb_proc+0x61c>)
 80042ca:	7812      	ldrb	r2, [r2, #0]
 80042cc:	b2d2      	uxtb	r2, r2
 80042ce:	2a05      	cmp	r2, #5
 80042d0:	f000 817c 	beq.w	80045cc <keyb_proc+0x698>
				gSequencerMode_1 = gPrevSequencerMode_1;
			};
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) {
 80042d4:	4a9d      	ldr	r2, [pc, #628]	; (800454c <keyb_proc+0x618>)
 80042d6:	7812      	ldrb	r2, [r2, #0]
 80042d8:	b2d2      	uxtb	r2, r2
 80042da:	2a01      	cmp	r2, #1
 80042dc:	f000 817c 	beq.w	80045d8 <keyb_proc+0x6a4>
 80042e0:	4a9a      	ldr	r2, [pc, #616]	; (800454c <keyb_proc+0x618>)
 80042e2:	7812      	ldrb	r2, [r2, #0]
 80042e4:	b2d2      	uxtb	r2, r2
 80042e6:	2a03      	cmp	r2, #3
 80042e8:	f000 8176 	beq.w	80045d8 <keyb_proc+0x6a4>
				gSequencerMode_2 = gPrevSequencerMode_2;
			};
		};
		
		if ( !key->b.EnableOff ) {
 80042ec:	f013 0f40 	tst.w	r3, #64	; 0x40
 80042f0:	d11f      	bne.n	8004332 <keyb_proc+0x3fe>
			tmpStep.b.OpModeENABLE = 0;
 80042f2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80042f6:	f36f 02c3 	bfc	r2, #3, #1
 80042fa:	f88d 2004 	strb.w	r2, [sp, #4]
				if ((gDisplayMode == DISPLAY_MODE_VIEW_1 || gDisplayMode == DISPLAY_MODE_EDIT_1) && gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z) {
 80042fe:	4a93      	ldr	r2, [pc, #588]	; (800454c <keyb_proc+0x618>)
 8004300:	7812      	ldrb	r2, [r2, #0]
 8004302:	b122      	cbz	r2, 800430e <keyb_proc+0x3da>
 8004304:	4a91      	ldr	r2, [pc, #580]	; (800454c <keyb_proc+0x618>)
 8004306:	7812      	ldrb	r2, [r2, #0]
 8004308:	b2d2      	uxtb	r2, r2
 800430a:	2a02      	cmp	r2, #2
 800430c:	d105      	bne.n	800431a <keyb_proc+0x3e6>
 800430e:	4a90      	ldr	r2, [pc, #576]	; (8004550 <keyb_proc+0x61c>)
 8004310:	7812      	ldrb	r2, [r2, #0]
 8004312:	b2d2      	uxtb	r2, r2
 8004314:	2a04      	cmp	r2, #4
 8004316:	f000 816b 	beq.w	80045f0 <keyb_proc+0x6bc>
				gSequencerMode_1 = gPrevSequencerMode_1;
			};
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) {
 800431a:	4a8c      	ldr	r2, [pc, #560]	; (800454c <keyb_proc+0x618>)
 800431c:	7812      	ldrb	r2, [r2, #0]
 800431e:	b2d2      	uxtb	r2, r2
 8004320:	2a01      	cmp	r2, #1
 8004322:	f000 816b 	beq.w	80045fc <keyb_proc+0x6c8>
 8004326:	4a89      	ldr	r2, [pc, #548]	; (800454c <keyb_proc+0x618>)
 8004328:	7812      	ldrb	r2, [r2, #0]
 800432a:	b2d2      	uxtb	r2, r2
 800432c:	2a03      	cmp	r2, #3
 800432e:	f000 8165 	beq.w	80045fc <keyb_proc+0x6c8>
				gSequencerMode_2 = gPrevSequencerMode_2;
			};
		};
		
		if ( !key->b.FirstOn ) {
 8004332:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004336:	d107      	bne.n	8004348 <keyb_proc+0x414>
			tmpStep.b.CycleFirst = 1;
 8004338:	f89d 3004 	ldrb.w	r3, [sp, #4]
			tmpStep.b.CycleLast = 0;
 800433c:	f043 0310 	orr.w	r3, r3, #16
 8004340:	f36f 1345 	bfc	r3, #5, #1
 8004344:	f88d 3004 	strb.w	r3, [sp, #4]
		};
		
		if ( !key->b.FirstOff ) {
 8004348:	79a3      	ldrb	r3, [r4, #6]
 800434a:	f013 0f01 	tst.w	r3, #1
 800434e:	d105      	bne.n	800435c <keyb_proc+0x428>
			tmpStep.b.CycleFirst = 0;
 8004350:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8004354:	f36f 1204 	bfc	r2, #4, #1
 8004358:	f88d 2004 	strb.w	r2, [sp, #4]
		};
		
		if ( !key->b.LastOn ) {		
 800435c:	f013 0f02 	tst.w	r3, #2
 8004360:	d107      	bne.n	8004372 <keyb_proc+0x43e>
			tmpStep.b.CycleLast = 1;
 8004362:	f89d 2004 	ldrb.w	r2, [sp, #4]
			tmpStep.b.CycleFirst = 0;
 8004366:	f042 0220 	orr.w	r2, r2, #32
 800436a:	f36f 1204 	bfc	r2, #4, #1
 800436e:	f88d 2004 	strb.w	r2, [sp, #4]
		};
		
		if ( !key->b.LastOff ) {
 8004372:	f013 0f04 	tst.w	r3, #4
 8004376:	d105      	bne.n	8004384 <keyb_proc+0x450>
			tmpStep.b.CycleLast = 0;
 8004378:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800437c:	f36f 1245 	bfc	r2, #5, #1
 8004380:	f88d 2004 	strb.w	r2, [sp, #4]
		};
		
		if ( !key->b.TimeSourceExternal ) {
 8004384:	7922      	ldrb	r2, [r4, #4]
 8004386:	f012 0f01 	tst.w	r2, #1
 800438a:	d105      	bne.n	8004398 <keyb_proc+0x464>
			tmpStep.b.TimeSource = 1;
 800438c:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8004390:	f041 0104 	orr.w	r1, r1, #4
 8004394:	f88d 1005 	strb.w	r1, [sp, #5]
		};
		
		if ( !key->b.TimeSourceInternal ) {
 8004398:	f012 0f02 	tst.w	r2, #2
 800439c:	d105      	bne.n	80043aa <keyb_proc+0x476>
			tmpStep.b.TimeSource = 0;
 800439e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80043a2:	f36f 0282 	bfc	r2, #2, #1
 80043a6:	f88d 2005 	strb.w	r2, [sp, #5]
		};
		
		if (!key->b.TimeRange1) {
 80043aa:	f013 0f08 	tst.w	r3, #8
 80043ae:	d10f      	bne.n	80043d0 <keyb_proc+0x49c>
			tmpStep.b.TimeRange_p03 = 1;
 80043b0:	f89d 2004 	ldrb.w	r2, [sp, #4]
			tmpStep.b.TimeRange_p3 =  0;
 80043b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043b8:	f36f 12c7 	bfc	r2, #7, #1
 80043bc:	f88d 2004 	strb.w	r2, [sp, #4]
			tmpStep.b.TimeRange_3 =   0;
 80043c0:	f89d 2005 	ldrb.w	r2, [sp, #5]
			tmpStep.b.TimeRange_30 =  0;                        
 80043c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80043c8:	f36f 0241 	bfc	r2, #1, #1
 80043cc:	f88d 2005 	strb.w	r2, [sp, #5]
		};

		if (!key->b.TimeRange2) {
 80043d0:	f013 0f10 	tst.w	r3, #16
 80043d4:	d10f      	bne.n	80043f6 <keyb_proc+0x4c2>
			tmpStep.b.TimeRange_p03 = 0;
 80043d6:	f89d 2004 	ldrb.w	r2, [sp, #4]
			tmpStep.b.TimeRange_p3 =  1;
 80043da:	f002 02bf 	and.w	r2, r2, #191	; 0xbf
 80043de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80043e2:	f88d 2004 	strb.w	r2, [sp, #4]
			tmpStep.b.TimeRange_3 =   0;
 80043e6:	f89d 2005 	ldrb.w	r2, [sp, #5]
			tmpStep.b.TimeRange_30 =  0; 
 80043ea:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80043ee:	f36f 0241 	bfc	r2, #1, #1
 80043f2:	f88d 2005 	strb.w	r2, [sp, #5]
		};

		if (!key->b.TimeRange3) {
 80043f6:	f013 0f20 	tst.w	r3, #32
 80043fa:	d10f      	bne.n	800441c <keyb_proc+0x4e8>
			tmpStep.b.TimeRange_p03 = 0;
 80043fc:	f89d 2004 	ldrb.w	r2, [sp, #4]
			tmpStep.b.TimeRange_p3 =  0;
 8004400:	f002 02bf 	and.w	r2, r2, #191	; 0xbf
 8004404:	f36f 12c7 	bfc	r2, #7, #1
 8004408:	f88d 2004 	strb.w	r2, [sp, #4]
			tmpStep.b.TimeRange_3 =   1;
 800440c:	f89d 2005 	ldrb.w	r2, [sp, #5]
			tmpStep.b.TimeRange_30 =  0; 
 8004410:	f042 0201 	orr.w	r2, r2, #1
 8004414:	f36f 0241 	bfc	r2, #1, #1
 8004418:	f88d 2005 	strb.w	r2, [sp, #5]
		};

		if (!key->b.TimeRange4) {
 800441c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004420:	d10f      	bne.n	8004442 <keyb_proc+0x50e>
			tmpStep.b.TimeRange_p03 = 0;
 8004422:	f89d 3004 	ldrb.w	r3, [sp, #4]
			tmpStep.b.TimeRange_p3 =  0;
 8004426:	f003 03bf 	and.w	r3, r3, #191	; 0xbf
 800442a:	f36f 13c7 	bfc	r3, #7, #1
 800442e:	f88d 3004 	strb.w	r3, [sp, #4]
			tmpStep.b.TimeRange_3 =   0;
 8004432:	f89d 3005 	ldrb.w	r3, [sp, #5]
			tmpStep.b.TimeRange_30 =  1; 
 8004436:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800443a:	f043 0302 	orr.w	r3, r3, #2
 800443e:	f88d 3005 	strb.w	r3, [sp, #5]
		};
		
		if (!key->b.ClearUp)  {
 8004442:	7823      	ldrb	r3, [r4, #0]
 8004444:	f013 0f01 	tst.w	r3, #1
 8004448:	f000 80e4 	beq.w	8004614 <keyb_proc+0x6e0>
				DisplayUpdateFlags.b.StepsDisplay = 1;
				DisplayUpdateFlags.b.MainDisplay = 1;
			};			
		};
		
		if (!key->b.ClearDown)  {
 800444c:	7823      	ldrb	r3, [r4, #0]
 800444e:	f013 0f02 	tst.w	r3, #2
 8004452:	f000 813d 	beq.w	80046d0 <keyb_proc+0x79c>
		};
		

		
		//switch to edit mode
		if ( !key->b.StepLeft ) {
 8004456:	7823      	ldrb	r3, [r4, #0]
 8004458:	f013 0f04 	tst.w	r3, #4
 800445c:	f040 8234 	bne.w	80048c8 <keyb_proc+0x994>
			if (gDisplayMode == DISPLAY_MODE_VIEW_1) {
 8004460:	4b3a      	ldr	r3, [pc, #232]	; (800454c <keyb_proc+0x618>)
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	b92b      	cbnz	r3, 8004472 <keyb_proc+0x53e>
				gDisplayMode = DISPLAY_MODE_EDIT_1;
 8004466:	4b39      	ldr	r3, [pc, #228]	; (800454c <keyb_proc+0x618>)
 8004468:	2202      	movs	r2, #2
 800446a:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = 1;
 800446c:	4b39      	ldr	r3, [pc, #228]	; (8004554 <keyb_proc+0x620>)
 800446e:	2201      	movs	r2, #1
 8004470:	701a      	strb	r2, [r3, #0]
			};
			if (gDisplayMode == DISPLAY_MODE_VIEW_2) {
 8004472:	4b36      	ldr	r3, [pc, #216]	; (800454c <keyb_proc+0x618>)
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	b2db      	uxtb	r3, r3
 8004478:	2b01      	cmp	r3, #1
 800447a:	f000 816e 	beq.w	800475a <keyb_proc+0x826>
				gDisplayMode = DISPLAY_MODE_EDIT_2;
				gEditModeStepNum = 1;
			};
			if ( (gDisplayMode == DISPLAY_MODE_EDIT_1) ||
 800447e:	4b33      	ldr	r3, [pc, #204]	; (800454c <keyb_proc+0x618>)
 8004480:	781b      	ldrb	r3, [r3, #0]
 8004482:	b2db      	uxtb	r3, r3
 8004484:	2b02      	cmp	r3, #2
 8004486:	f000 816f 	beq.w	8004768 <keyb_proc+0x834>
						(gDisplayMode == DISPLAY_MODE_EDIT_2) ) {
 800448a:	4b30      	ldr	r3, [pc, #192]	; (800454c <keyb_proc+0x618>)
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	b2db      	uxtb	r3, r3
			if ( (gDisplayMode == DISPLAY_MODE_EDIT_1) ||
 8004490:	2b03      	cmp	r3, #3
 8004492:	f000 8169 	beq.w	8004768 <keyb_proc+0x834>
					DisplayUpdateFlags.b.StepsDisplay = 1;
				};
			};
			
			//if in save or load mode left buttons select memory cell for save/recall
			if ( (gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 8004496:	4b2d      	ldr	r3, [pc, #180]	; (800454c <keyb_proc+0x618>)
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	b2db      	uxtb	r3, r3
 800449c:	2b04      	cmp	r3, #4
 800449e:	d00f      	beq.n	80044c0 <keyb_proc+0x58c>
 80044a0:	4b2a      	ldr	r3, [pc, #168]	; (800454c <keyb_proc+0x618>)
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	2b05      	cmp	r3, #5
 80044a8:	d00a      	beq.n	80044c0 <keyb_proc+0x58c>
				 (gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2) ) {
 80044aa:	4b28      	ldr	r3, [pc, #160]	; (800454c <keyb_proc+0x618>)
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	b2db      	uxtb	r3, r3
			if ( (gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 80044b0:	2b06      	cmp	r3, #6
 80044b2:	d005      	beq.n	80044c0 <keyb_proc+0x58c>
				 (gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2) ) {
 80044b4:	4b25      	ldr	r3, [pc, #148]	; (800454c <keyb_proc+0x618>)
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	2b07      	cmp	r3, #7
 80044bc:	f040 8207 	bne.w	80048ce <keyb_proc+0x99a>
				if (gEditModeStepNum > 0) {
 80044c0:	4b24      	ldr	r3, [pc, #144]	; (8004554 <keyb_proc+0x620>)
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	f000 81ba 	beq.w	800483e <keyb_proc+0x90a>
					if(counterL == 0) gEditModeStepNum--;
 80044ca:	4a23      	ldr	r2, [pc, #140]	; (8004558 <keyb_proc+0x624>)
 80044cc:	8812      	ldrh	r2, [r2, #0]
 80044ce:	2a00      	cmp	r2, #0
 80044d0:	f040 81a5 	bne.w	800481e <keyb_proc+0x8ea>
 80044d4:	3b01      	subs	r3, #1
 80044d6:	4a1f      	ldr	r2, [pc, #124]	; (8004554 <keyb_proc+0x620>)
 80044d8:	7013      	strb	r3, [r2, #0]
						{
							counterL = 500;
							gEditModeStepNum--;
						}
					}
					counterL++;
 80044da:	4a1f      	ldr	r2, [pc, #124]	; (8004558 <keyb_proc+0x624>)
 80044dc:	8813      	ldrh	r3, [r2, #0]
 80044de:	3301      	adds	r3, #1
 80044e0:	8013      	strh	r3, [r2, #0]
					DisplayUpdateFlags.b.StepsDisplay = 1;
 80044e2:	4a1e      	ldr	r2, [pc, #120]	; (800455c <keyb_proc+0x628>)
 80044e4:	7813      	ldrb	r3, [r2, #0]
 80044e6:	f043 0302 	orr.w	r3, r3, #2
 80044ea:	7013      	strb	r3, [r2, #0]
 80044ec:	e1ef      	b.n	80048ce <keyb_proc+0x99a>
	else max_step = 15;
 80044ee:	260f      	movs	r6, #15
 80044f0:	e529      	b.n	8003f46 <keyb_proc+0x12>
	unsigned char StepNum = 0, Section = 0, max_step;
 80044f2:	2300      	movs	r3, #0
 80044f4:	e52f      	b.n	8003f56 <keyb_proc+0x22>
		StepNum = gSequenceStepNumber_2;
 80044f6:	4b1a      	ldr	r3, [pc, #104]	; (8004560 <keyb_proc+0x62c>)
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	e532      	b.n	8003f64 <keyb_proc+0x30>
		StepNum = gEditModeStepNum;
 80044fe:	4b15      	ldr	r3, [pc, #84]	; (8004554 <keyb_proc+0x620>)
 8004500:	781b      	ldrb	r3, [r3, #0]
		Section = 0;
 8004502:	2200      	movs	r2, #0
 8004504:	e534      	b.n	8003f70 <keyb_proc+0x3c>
		StepNum = gEditModeStepNum;
 8004506:	4b13      	ldr	r3, [pc, #76]	; (8004554 <keyb_proc+0x620>)
 8004508:	781b      	ldrb	r3, [r3, #0]
		Section = 1;
 800450a:	2201      	movs	r2, #1
 800450c:	e536      	b.n	8003f7c <keyb_proc+0x48>
		StepNum = gEditModeStepNum;
 800450e:	4b11      	ldr	r3, [pc, #68]	; (8004554 <keyb_proc+0x620>)
 8004510:	781b      	ldrb	r3, [r3, #0]
		Section = 0;
 8004512:	2200      	movs	r2, #0
 8004514:	e538      	b.n	8003f88 <keyb_proc+0x54>
		StepNum = gEditModeStepNum;
 8004516:	4b0f      	ldr	r3, [pc, #60]	; (8004554 <keyb_proc+0x620>)
 8004518:	781b      	ldrb	r3, [r3, #0]
		Section = 1;
 800451a:	2201      	movs	r2, #1
 800451c:	e53a      	b.n	8003f94 <keyb_proc+0x60>
		StepNum = gEditModeStepNum;
 800451e:	4b0d      	ldr	r3, [pc, #52]	; (8004554 <keyb_proc+0x620>)
 8004520:	781b      	ldrb	r3, [r3, #0]
		Section = 0;
 8004522:	2200      	movs	r2, #0
 8004524:	e53c      	b.n	8003fa0 <keyb_proc+0x6c>
		StepNum = gEditModeStepNum;
 8004526:	4b0b      	ldr	r3, [pc, #44]	; (8004554 <keyb_proc+0x620>)
 8004528:	781b      	ldrb	r3, [r3, #0]
		Section = 1;
 800452a:	2201      	movs	r2, #1
 800452c:	e53e      	b.n	8003fac <keyb_proc+0x78>
				gSequencerMode_1 = SEQUENCER_MODE_STOP;
 800452e:	4a08      	ldr	r2, [pc, #32]	; (8004550 <keyb_proc+0x61c>)
 8004530:	2102      	movs	r1, #2
 8004532:	7011      	strb	r1, [r2, #0]
 8004534:	e631      	b.n	800419a <keyb_proc+0x266>
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) {
 8004536:	4a0b      	ldr	r2, [pc, #44]	; (8004564 <keyb_proc+0x630>)
 8004538:	7812      	ldrb	r2, [r2, #0]
 800453a:	b2d2      	uxtb	r2, r2
 800453c:	2a05      	cmp	r2, #5
 800453e:	f47f ae38 	bne.w	80041b2 <keyb_proc+0x27e>
				gSequencerMode_2 = SEQUENCER_MODE_STOP;
 8004542:	4a08      	ldr	r2, [pc, #32]	; (8004564 <keyb_proc+0x630>)
 8004544:	2102      	movs	r1, #2
 8004546:	7011      	strb	r1, [r2, #0]
 8004548:	e633      	b.n	80041b2 <keyb_proc+0x27e>
 800454a:	bf00      	nop
 800454c:	200002b0 	.word	0x200002b0
 8004550:	200002c1 	.word	0x200002c1
 8004554:	200002b1 	.word	0x200002b1
 8004558:	200002ac 	.word	0x200002ac
 800455c:	200002f0 	.word	0x200002f0
 8004560:	200002c0 	.word	0x200002c0
 8004564:	200002c2 	.word	0x200002c2
				gSequencerMode_1 = SEQUENCER_MODE_STOP;
 8004568:	4a9b      	ldr	r2, [pc, #620]	; (80047d8 <keyb_proc+0x8a4>)
 800456a:	2102      	movs	r1, #2
 800456c:	7011      	strb	r1, [r2, #0]
 800456e:	e62e      	b.n	80041ce <keyb_proc+0x29a>
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) {
 8004570:	4a9a      	ldr	r2, [pc, #616]	; (80047dc <keyb_proc+0x8a8>)
 8004572:	7812      	ldrb	r2, [r2, #0]
 8004574:	b2d2      	uxtb	r2, r2
 8004576:	2a04      	cmp	r2, #4
 8004578:	f47f ae35 	bne.w	80041e6 <keyb_proc+0x2b2>
				gSequencerMode_2 = SEQUENCER_MODE_STOP;
 800457c:	4a97      	ldr	r2, [pc, #604]	; (80047dc <keyb_proc+0x8a8>)
 800457e:	2102      	movs	r1, #2
 8004580:	7011      	strb	r1, [r2, #0]
 8004582:	e630      	b.n	80041e6 <keyb_proc+0x2b2>
				gSequencerMode_1 = gPrevSequencerMode_1;
 8004584:	4a96      	ldr	r2, [pc, #600]	; (80047e0 <keyb_proc+0x8ac>)
 8004586:	7812      	ldrb	r2, [r2, #0]
 8004588:	b2d2      	uxtb	r2, r2
 800458a:	4993      	ldr	r1, [pc, #588]	; (80047d8 <keyb_proc+0x8a4>)
 800458c:	700a      	strb	r2, [r1, #0]
 800458e:	e64e      	b.n	800422e <keyb_proc+0x2fa>
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) {
 8004590:	4a92      	ldr	r2, [pc, #584]	; (80047dc <keyb_proc+0x8a8>)
 8004592:	7812      	ldrb	r2, [r2, #0]
 8004594:	b2d2      	uxtb	r2, r2
 8004596:	2a04      	cmp	r2, #4
 8004598:	f47f ae55 	bne.w	8004246 <keyb_proc+0x312>
				gSequencerMode_2 = gPrevSequencerMode_2;
 800459c:	4a91      	ldr	r2, [pc, #580]	; (80047e4 <keyb_proc+0x8b0>)
 800459e:	7812      	ldrb	r2, [r2, #0]
 80045a0:	b2d2      	uxtb	r2, r2
 80045a2:	498e      	ldr	r1, [pc, #568]	; (80047dc <keyb_proc+0x8a8>)
 80045a4:	700a      	strb	r2, [r1, #0]
 80045a6:	e64e      	b.n	8004246 <keyb_proc+0x312>
				gSequencerMode_1 = gPrevSequencerMode_1;
 80045a8:	4a8d      	ldr	r2, [pc, #564]	; (80047e0 <keyb_proc+0x8ac>)
 80045aa:	7812      	ldrb	r2, [r2, #0]
 80045ac:	b2d2      	uxtb	r2, r2
 80045ae:	498a      	ldr	r1, [pc, #552]	; (80047d8 <keyb_proc+0x8a4>)
 80045b0:	700a      	strb	r2, [r1, #0]
 80045b2:	e668      	b.n	8004286 <keyb_proc+0x352>
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) {
 80045b4:	4a89      	ldr	r2, [pc, #548]	; (80047dc <keyb_proc+0x8a8>)
 80045b6:	7812      	ldrb	r2, [r2, #0]
 80045b8:	b2d2      	uxtb	r2, r2
 80045ba:	2a05      	cmp	r2, #5
 80045bc:	f47f ae6f 	bne.w	800429e <keyb_proc+0x36a>
				gSequencerMode_2 = gPrevSequencerMode_2;
 80045c0:	4a88      	ldr	r2, [pc, #544]	; (80047e4 <keyb_proc+0x8b0>)
 80045c2:	7812      	ldrb	r2, [r2, #0]
 80045c4:	b2d2      	uxtb	r2, r2
 80045c6:	4985      	ldr	r1, [pc, #532]	; (80047dc <keyb_proc+0x8a8>)
 80045c8:	700a      	strb	r2, [r1, #0]
 80045ca:	e668      	b.n	800429e <keyb_proc+0x36a>
				gSequencerMode_1 = gPrevSequencerMode_1;
 80045cc:	4a84      	ldr	r2, [pc, #528]	; (80047e0 <keyb_proc+0x8ac>)
 80045ce:	7812      	ldrb	r2, [r2, #0]
 80045d0:	b2d2      	uxtb	r2, r2
 80045d2:	4981      	ldr	r1, [pc, #516]	; (80047d8 <keyb_proc+0x8a4>)
 80045d4:	700a      	strb	r2, [r1, #0]
 80045d6:	e67d      	b.n	80042d4 <keyb_proc+0x3a0>
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) {
 80045d8:	4a80      	ldr	r2, [pc, #512]	; (80047dc <keyb_proc+0x8a8>)
 80045da:	7812      	ldrb	r2, [r2, #0]
 80045dc:	b2d2      	uxtb	r2, r2
 80045de:	2a05      	cmp	r2, #5
 80045e0:	f47f ae84 	bne.w	80042ec <keyb_proc+0x3b8>
				gSequencerMode_2 = gPrevSequencerMode_2;
 80045e4:	4a7f      	ldr	r2, [pc, #508]	; (80047e4 <keyb_proc+0x8b0>)
 80045e6:	7812      	ldrb	r2, [r2, #0]
 80045e8:	b2d2      	uxtb	r2, r2
 80045ea:	497c      	ldr	r1, [pc, #496]	; (80047dc <keyb_proc+0x8a8>)
 80045ec:	700a      	strb	r2, [r1, #0]
 80045ee:	e67d      	b.n	80042ec <keyb_proc+0x3b8>
				gSequencerMode_1 = gPrevSequencerMode_1;
 80045f0:	4a7b      	ldr	r2, [pc, #492]	; (80047e0 <keyb_proc+0x8ac>)
 80045f2:	7812      	ldrb	r2, [r2, #0]
 80045f4:	b2d2      	uxtb	r2, r2
 80045f6:	4978      	ldr	r1, [pc, #480]	; (80047d8 <keyb_proc+0x8a4>)
 80045f8:	700a      	strb	r2, [r1, #0]
 80045fa:	e68e      	b.n	800431a <keyb_proc+0x3e6>
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) {
 80045fc:	4a77      	ldr	r2, [pc, #476]	; (80047dc <keyb_proc+0x8a8>)
 80045fe:	7812      	ldrb	r2, [r2, #0]
 8004600:	b2d2      	uxtb	r2, r2
 8004602:	2a04      	cmp	r2, #4
 8004604:	f47f ae95 	bne.w	8004332 <keyb_proc+0x3fe>
				gSequencerMode_2 = gPrevSequencerMode_2;
 8004608:	4a76      	ldr	r2, [pc, #472]	; (80047e4 <keyb_proc+0x8b0>)
 800460a:	7812      	ldrb	r2, [r2, #0]
 800460c:	b2d2      	uxtb	r2, r2
 800460e:	4973      	ldr	r1, [pc, #460]	; (80047dc <keyb_proc+0x8a8>)
 8004610:	700a      	strb	r2, [r1, #0]
 8004612:	e68e      	b.n	8004332 <keyb_proc+0x3fe>
			InitClear_Timer();
 8004614:	f7fd fdc2 	bl	800219c <InitClear_Timer>
			if (gDisplayMode == DISPLAY_MODE_LOAD_1) {
 8004618:	4b73      	ldr	r3, [pc, #460]	; (80047e8 <keyb_proc+0x8b4>)
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	b2db      	uxtb	r3, r3
 800461e:	2b06      	cmp	r3, #6
 8004620:	d018      	beq.n	8004654 <keyb_proc+0x720>
			else if (gDisplayMode == DISPLAY_MODE_LOAD_2) {
 8004622:	4b71      	ldr	r3, [pc, #452]	; (80047e8 <keyb_proc+0x8b4>)
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	b2db      	uxtb	r3, r3
 8004628:	2b07      	cmp	r3, #7
 800462a:	d027      	beq.n	800467c <keyb_proc+0x748>
			else if (gDisplayMode == DISPLAY_MODE_VIEW_1) {
 800462c:	4b6e      	ldr	r3, [pc, #440]	; (80047e8 <keyb_proc+0x8b4>)
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d137      	bne.n	80046a4 <keyb_proc+0x770>
				gDisplayMode = DISPLAY_MODE_LOAD_1;
 8004634:	4b6c      	ldr	r3, [pc, #432]	; (80047e8 <keyb_proc+0x8b4>)
 8004636:	2206      	movs	r2, #6
 8004638:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = 0;
 800463a:	4b6c      	ldr	r3, [pc, #432]	; (80047ec <keyb_proc+0x8b8>)
 800463c:	2200      	movs	r2, #0
 800463e:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.StepsDisplay = 1;
 8004640:	4b6b      	ldr	r3, [pc, #428]	; (80047f0 <keyb_proc+0x8bc>)
 8004642:	781a      	ldrb	r2, [r3, #0]
 8004644:	f042 0202 	orr.w	r2, r2, #2
 8004648:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.MainDisplay = 1;
 800464a:	781a      	ldrb	r2, [r3, #0]
 800464c:	f042 0201 	orr.w	r2, r2, #1
 8004650:	701a      	strb	r2, [r3, #0]
 8004652:	e6fb      	b.n	800444c <keyb_proc+0x518>
				LoadSequence(gEditModeStepNum);
 8004654:	4b65      	ldr	r3, [pc, #404]	; (80047ec <keyb_proc+0x8b8>)
 8004656:	7818      	ldrb	r0, [r3, #0]
 8004658:	f7fd fe2c 	bl	80022b4 <LoadSequence>
				gKeysNotValid = 1;
 800465c:	4b65      	ldr	r3, [pc, #404]	; (80047f4 <keyb_proc+0x8c0>)
 800465e:	2201      	movs	r2, #1
 8004660:	701a      	strb	r2, [r3, #0]
				gDisplayMode = DISPLAY_MODE_VIEW_1;
 8004662:	2100      	movs	r1, #0
 8004664:	4b60      	ldr	r3, [pc, #384]	; (80047e8 <keyb_proc+0x8b4>)
 8004666:	7019      	strb	r1, [r3, #0]
				gPrevSequencerMode_1 = gSequencerMode_1;
 8004668:	4a5b      	ldr	r2, [pc, #364]	; (80047d8 <keyb_proc+0x8a4>)
 800466a:	7813      	ldrb	r3, [r2, #0]
 800466c:	b2db      	uxtb	r3, r3
 800466e:	485c      	ldr	r0, [pc, #368]	; (80047e0 <keyb_proc+0x8ac>)
 8004670:	7003      	strb	r3, [r0, #0]
				gSequenceStepNumber_1 = 0;
 8004672:	4b61      	ldr	r3, [pc, #388]	; (80047f8 <keyb_proc+0x8c4>)
 8004674:	7019      	strb	r1, [r3, #0]
				gSequencerMode_1 = SEQUENCER_MODE_STOP;
 8004676:	2302      	movs	r3, #2
 8004678:	7013      	strb	r3, [r2, #0]
 800467a:	e6e7      	b.n	800444c <keyb_proc+0x518>
				LoadSequence(gEditModeStepNum);
 800467c:	4b5b      	ldr	r3, [pc, #364]	; (80047ec <keyb_proc+0x8b8>)
 800467e:	7818      	ldrb	r0, [r3, #0]
 8004680:	f7fd fe18 	bl	80022b4 <LoadSequence>
				gKeysNotValid = 1;
 8004684:	2301      	movs	r3, #1
 8004686:	4a5b      	ldr	r2, [pc, #364]	; (80047f4 <keyb_proc+0x8c0>)
 8004688:	7013      	strb	r3, [r2, #0]
				gDisplayMode = DISPLAY_MODE_VIEW_2;
 800468a:	4a57      	ldr	r2, [pc, #348]	; (80047e8 <keyb_proc+0x8b4>)
 800468c:	7013      	strb	r3, [r2, #0]
				gPrevSequencerMode_2 = gSequencerMode_2;
 800468e:	4a53      	ldr	r2, [pc, #332]	; (80047dc <keyb_proc+0x8a8>)
 8004690:	7813      	ldrb	r3, [r2, #0]
 8004692:	b2db      	uxtb	r3, r3
 8004694:	4953      	ldr	r1, [pc, #332]	; (80047e4 <keyb_proc+0x8b0>)
 8004696:	700b      	strb	r3, [r1, #0]
				gSequenceStepNumber_2 = 0;
 8004698:	4b58      	ldr	r3, [pc, #352]	; (80047fc <keyb_proc+0x8c8>)
 800469a:	2100      	movs	r1, #0
 800469c:	7019      	strb	r1, [r3, #0]
				gSequencerMode_2 = SEQUENCER_MODE_STOP;
 800469e:	2302      	movs	r3, #2
 80046a0:	7013      	strb	r3, [r2, #0]
 80046a2:	e6d3      	b.n	800444c <keyb_proc+0x518>
			else if (gDisplayMode == DISPLAY_MODE_VIEW_2) {
 80046a4:	4b50      	ldr	r3, [pc, #320]	; (80047e8 <keyb_proc+0x8b4>)
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	f47f aece 	bne.w	800444c <keyb_proc+0x518>
				gDisplayMode = DISPLAY_MODE_LOAD_2;
 80046b0:	4b4d      	ldr	r3, [pc, #308]	; (80047e8 <keyb_proc+0x8b4>)
 80046b2:	2207      	movs	r2, #7
 80046b4:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = 0;
 80046b6:	4b4d      	ldr	r3, [pc, #308]	; (80047ec <keyb_proc+0x8b8>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.StepsDisplay = 1;
 80046bc:	4b4c      	ldr	r3, [pc, #304]	; (80047f0 <keyb_proc+0x8bc>)
 80046be:	781a      	ldrb	r2, [r3, #0]
 80046c0:	f042 0202 	orr.w	r2, r2, #2
 80046c4:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.MainDisplay = 1;
 80046c6:	781a      	ldrb	r2, [r3, #0]
 80046c8:	f042 0201 	orr.w	r2, r2, #1
 80046cc:	701a      	strb	r2, [r3, #0]
 80046ce:	e6bd      	b.n	800444c <keyb_proc+0x518>
			InitClear_Timer();
 80046d0:	f7fd fd64 	bl	800219c <InitClear_Timer>
			if (gDisplayMode == DISPLAY_MODE_SAVE_1) {
 80046d4:	4b44      	ldr	r3, [pc, #272]	; (80047e8 <keyb_proc+0x8b4>)
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b04      	cmp	r3, #4
 80046dc:	d017      	beq.n	800470e <keyb_proc+0x7da>
			else if (gDisplayMode == DISPLAY_MODE_SAVE_2) {
 80046de:	4b42      	ldr	r3, [pc, #264]	; (80047e8 <keyb_proc+0x8b4>)
 80046e0:	781b      	ldrb	r3, [r3, #0]
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	2b05      	cmp	r3, #5
 80046e6:	d01a      	beq.n	800471e <keyb_proc+0x7ea>
			else if (gDisplayMode == DISPLAY_MODE_VIEW_1) {
 80046e8:	4b3f      	ldr	r3, [pc, #252]	; (80047e8 <keyb_proc+0x8b4>)
 80046ea:	781b      	ldrb	r3, [r3, #0]
 80046ec:	b9fb      	cbnz	r3, 800472e <keyb_proc+0x7fa>
				gDisplayMode = DISPLAY_MODE_SAVE_1;
 80046ee:	4b3e      	ldr	r3, [pc, #248]	; (80047e8 <keyb_proc+0x8b4>)
 80046f0:	2204      	movs	r2, #4
 80046f2:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = 0;
 80046f4:	4b3d      	ldr	r3, [pc, #244]	; (80047ec <keyb_proc+0x8b8>)
 80046f6:	2200      	movs	r2, #0
 80046f8:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.StepsDisplay = 1;
 80046fa:	4b3d      	ldr	r3, [pc, #244]	; (80047f0 <keyb_proc+0x8bc>)
 80046fc:	781a      	ldrb	r2, [r3, #0]
 80046fe:	f042 0202 	orr.w	r2, r2, #2
 8004702:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.MainDisplay = 1;
 8004704:	781a      	ldrb	r2, [r3, #0]
 8004706:	f042 0201 	orr.w	r2, r2, #1
 800470a:	701a      	strb	r2, [r3, #0]
 800470c:	e6a3      	b.n	8004456 <keyb_proc+0x522>
				SaveSequence(gEditModeStepNum);
 800470e:	4b37      	ldr	r3, [pc, #220]	; (80047ec <keyb_proc+0x8b8>)
 8004710:	7818      	ldrb	r0, [r3, #0]
 8004712:	f7fd fd91 	bl	8002238 <SaveSequence>
				gDisplayMode = DISPLAY_MODE_VIEW_1;
 8004716:	4b34      	ldr	r3, [pc, #208]	; (80047e8 <keyb_proc+0x8b4>)
 8004718:	2200      	movs	r2, #0
 800471a:	701a      	strb	r2, [r3, #0]
 800471c:	e69b      	b.n	8004456 <keyb_proc+0x522>
				SaveSequence(gEditModeStepNum);
 800471e:	4b33      	ldr	r3, [pc, #204]	; (80047ec <keyb_proc+0x8b8>)
 8004720:	7818      	ldrb	r0, [r3, #0]
 8004722:	f7fd fd89 	bl	8002238 <SaveSequence>
				gDisplayMode = DISPLAY_MODE_VIEW_2;
 8004726:	4b30      	ldr	r3, [pc, #192]	; (80047e8 <keyb_proc+0x8b4>)
 8004728:	2201      	movs	r2, #1
 800472a:	701a      	strb	r2, [r3, #0]
 800472c:	e693      	b.n	8004456 <keyb_proc+0x522>
			else if (gDisplayMode == DISPLAY_MODE_VIEW_2) {
 800472e:	4b2e      	ldr	r3, [pc, #184]	; (80047e8 <keyb_proc+0x8b4>)
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	b2db      	uxtb	r3, r3
 8004734:	2b01      	cmp	r3, #1
 8004736:	f47f ae8e 	bne.w	8004456 <keyb_proc+0x522>
				gDisplayMode = DISPLAY_MODE_SAVE_2;
 800473a:	4b2b      	ldr	r3, [pc, #172]	; (80047e8 <keyb_proc+0x8b4>)
 800473c:	2205      	movs	r2, #5
 800473e:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = 0;
 8004740:	4b2a      	ldr	r3, [pc, #168]	; (80047ec <keyb_proc+0x8b8>)
 8004742:	2200      	movs	r2, #0
 8004744:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.StepsDisplay = 1;
 8004746:	4b2a      	ldr	r3, [pc, #168]	; (80047f0 <keyb_proc+0x8bc>)
 8004748:	781a      	ldrb	r2, [r3, #0]
 800474a:	f042 0202 	orr.w	r2, r2, #2
 800474e:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.MainDisplay = 1;
 8004750:	781a      	ldrb	r2, [r3, #0]
 8004752:	f042 0201 	orr.w	r2, r2, #1
 8004756:	701a      	strb	r2, [r3, #0]
 8004758:	e67d      	b.n	8004456 <keyb_proc+0x522>
				gDisplayMode = DISPLAY_MODE_EDIT_2;
 800475a:	4b23      	ldr	r3, [pc, #140]	; (80047e8 <keyb_proc+0x8b4>)
 800475c:	2203      	movs	r2, #3
 800475e:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = 1;
 8004760:	4b22      	ldr	r3, [pc, #136]	; (80047ec <keyb_proc+0x8b8>)
 8004762:	2201      	movs	r2, #1
 8004764:	701a      	strb	r2, [r3, #0]
 8004766:	e68a      	b.n	800447e <keyb_proc+0x54a>
				if (gEditModeStepNum > 0) {
 8004768:	4b20      	ldr	r3, [pc, #128]	; (80047ec <keyb_proc+0x8b8>)
 800476a:	781b      	ldrb	r3, [r3, #0]
 800476c:	b30b      	cbz	r3, 80047b2 <keyb_proc+0x87e>
					if(counterL == 0) gEditModeStepNum--;
 800476e:	4a24      	ldr	r2, [pc, #144]	; (8004800 <keyb_proc+0x8cc>)
 8004770:	8812      	ldrh	r2, [r2, #0]
 8004772:	b982      	cbnz	r2, 8004796 <keyb_proc+0x862>
 8004774:	3b01      	subs	r3, #1
 8004776:	4a1d      	ldr	r2, [pc, #116]	; (80047ec <keyb_proc+0x8b8>)
 8004778:	7013      	strb	r3, [r2, #0]
					counterL++;
 800477a:	4a21      	ldr	r2, [pc, #132]	; (8004800 <keyb_proc+0x8cc>)
 800477c:	8813      	ldrh	r3, [r2, #0]
 800477e:	3301      	adds	r3, #1
 8004780:	8013      	strh	r3, [r2, #0]
					DisplayUpdateFlags.b.MainDisplay = 1;
 8004782:	4b1b      	ldr	r3, [pc, #108]	; (80047f0 <keyb_proc+0x8bc>)
 8004784:	781a      	ldrb	r2, [r3, #0]
 8004786:	f042 0201 	orr.w	r2, r2, #1
 800478a:	701a      	strb	r2, [r3, #0]
					DisplayUpdateFlags.b.StepsDisplay = 1;
 800478c:	781a      	ldrb	r2, [r3, #0]
 800478e:	f042 0202 	orr.w	r2, r2, #2
 8004792:	701a      	strb	r2, [r3, #0]
 8004794:	e67f      	b.n	8004496 <keyb_proc+0x562>
					else if(counterL >= 500)
 8004796:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 800479a:	d3ee      	bcc.n	800477a <keyb_proc+0x846>
						if(counterL > 600)
 800479c:	f5b2 7f16 	cmp.w	r2, #600	; 0x258
 80047a0:	d9eb      	bls.n	800477a <keyb_proc+0x846>
							counterL = 500;
 80047a2:	4a17      	ldr	r2, [pc, #92]	; (8004800 <keyb_proc+0x8cc>)
 80047a4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80047a8:	8011      	strh	r1, [r2, #0]
							gEditModeStepNum--;
 80047aa:	3b01      	subs	r3, #1
 80047ac:	4a0f      	ldr	r2, [pc, #60]	; (80047ec <keyb_proc+0x8b8>)
 80047ae:	7013      	strb	r3, [r2, #0]
 80047b0:	e7e3      	b.n	800477a <keyb_proc+0x846>
					if(counterL == 0) gEditModeStepNum = max_step;
 80047b2:	4b13      	ldr	r3, [pc, #76]	; (8004800 <keyb_proc+0x8cc>)
 80047b4:	881b      	ldrh	r3, [r3, #0]
 80047b6:	bb2b      	cbnz	r3, 8004804 <keyb_proc+0x8d0>
 80047b8:	4b0c      	ldr	r3, [pc, #48]	; (80047ec <keyb_proc+0x8b8>)
 80047ba:	701e      	strb	r6, [r3, #0]
					counterL++;
 80047bc:	4a10      	ldr	r2, [pc, #64]	; (8004800 <keyb_proc+0x8cc>)
 80047be:	8813      	ldrh	r3, [r2, #0]
 80047c0:	3301      	adds	r3, #1
 80047c2:	8013      	strh	r3, [r2, #0]
					DisplayUpdateFlags.b.MainDisplay = 1;
 80047c4:	4b0a      	ldr	r3, [pc, #40]	; (80047f0 <keyb_proc+0x8bc>)
 80047c6:	781a      	ldrb	r2, [r3, #0]
 80047c8:	f042 0201 	orr.w	r2, r2, #1
 80047cc:	701a      	strb	r2, [r3, #0]
					DisplayUpdateFlags.b.StepsDisplay = 1;
 80047ce:	781a      	ldrb	r2, [r3, #0]
 80047d0:	f042 0202 	orr.w	r2, r2, #2
 80047d4:	701a      	strb	r2, [r3, #0]
 80047d6:	e65e      	b.n	8004496 <keyb_proc+0x562>
 80047d8:	200002c1 	.word	0x200002c1
 80047dc:	200002c2 	.word	0x200002c2
 80047e0:	200002bd 	.word	0x200002bd
 80047e4:	200002be 	.word	0x200002be
 80047e8:	200002b0 	.word	0x200002b0
 80047ec:	200002b1 	.word	0x200002b1
 80047f0:	200002f0 	.word	0x200002f0
 80047f4:	200002bc 	.word	0x200002bc
 80047f8:	200002bf 	.word	0x200002bf
 80047fc:	200002c0 	.word	0x200002c0
 8004800:	200002ac 	.word	0x200002ac
					else if(counterL >= 500)
 8004804:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004808:	d3d8      	bcc.n	80047bc <keyb_proc+0x888>
						if(counterL > 600)
 800480a:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800480e:	d9d5      	bls.n	80047bc <keyb_proc+0x888>
							counterL = 500;
 8004810:	4b95      	ldr	r3, [pc, #596]	; (8004a68 <keyb_proc+0xb34>)
 8004812:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004816:	801a      	strh	r2, [r3, #0]
							gEditModeStepNum = max_step;
 8004818:	4b94      	ldr	r3, [pc, #592]	; (8004a6c <keyb_proc+0xb38>)
 800481a:	701e      	strb	r6, [r3, #0]
 800481c:	e7ce      	b.n	80047bc <keyb_proc+0x888>
					else if(counterL >= 500)
 800481e:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 8004822:	f4ff ae5a 	bcc.w	80044da <keyb_proc+0x5a6>
						if(counterL > 600)
 8004826:	f5b2 7f16 	cmp.w	r2, #600	; 0x258
 800482a:	f67f ae56 	bls.w	80044da <keyb_proc+0x5a6>
							counterL = 500;
 800482e:	4a8e      	ldr	r2, [pc, #568]	; (8004a68 <keyb_proc+0xb34>)
 8004830:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004834:	8011      	strh	r1, [r2, #0]
							gEditModeStepNum--;
 8004836:	3b01      	subs	r3, #1
 8004838:	4a8c      	ldr	r2, [pc, #560]	; (8004a6c <keyb_proc+0xb38>)
 800483a:	7013      	strb	r3, [r2, #0]
 800483c:	e64d      	b.n	80044da <keyb_proc+0x5a6>
				} else {
					if(counterL == 0) 
 800483e:	4b8a      	ldr	r3, [pc, #552]	; (8004a68 <keyb_proc+0xb34>)
 8004840:	881b      	ldrh	r3, [r3, #0]
 8004842:	b17b      	cbz	r3, 8004864 <keyb_proc+0x930>
								bank = 1;
							}
							}
							else gEditModeStepNum = 31;
					}
					else if(counterL >= 500)
 8004844:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004848:	d302      	bcc.n	8004850 <keyb_proc+0x91c>
					{
						if(counterL > 600)
 800484a:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800484e:	d820      	bhi.n	8004892 <keyb_proc+0x95e>
								}
							}
							else gEditModeStepNum = 31;
						}
					}
					counterL++;
 8004850:	4a85      	ldr	r2, [pc, #532]	; (8004a68 <keyb_proc+0xb34>)
 8004852:	8813      	ldrh	r3, [r2, #0]
 8004854:	3301      	adds	r3, #1
 8004856:	8013      	strh	r3, [r2, #0]

					DisplayUpdateFlags.b.StepsDisplay = 1;
 8004858:	4a85      	ldr	r2, [pc, #532]	; (8004a70 <keyb_proc+0xb3c>)
 800485a:	7813      	ldrb	r3, [r2, #0]
 800485c:	f043 0302 	orr.w	r3, r3, #2
 8004860:	7013      	strb	r3, [r2, #0]
 8004862:	e034      	b.n	80048ce <keyb_proc+0x99a>
							if(!Is_Expander_Present())
 8004864:	f7fd fa10 	bl	8001c88 <Is_Expander_Present>
 8004868:	b978      	cbnz	r0, 800488a <keyb_proc+0x956>
							gEditModeStepNum = 15;
 800486a:	4b80      	ldr	r3, [pc, #512]	; (8004a6c <keyb_proc+0xb38>)
 800486c:	220f      	movs	r2, #15
 800486e:	701a      	strb	r2, [r3, #0]
							if(bank == 1) 
 8004870:	4b80      	ldr	r3, [pc, #512]	; (8004a74 <keyb_proc+0xb40>)
 8004872:	781b      	ldrb	r3, [r3, #0]
 8004874:	b2db      	uxtb	r3, r3
 8004876:	2b01      	cmp	r3, #1
 8004878:	d003      	beq.n	8004882 <keyb_proc+0x94e>
								bank = 1;
 800487a:	4b7e      	ldr	r3, [pc, #504]	; (8004a74 <keyb_proc+0xb40>)
 800487c:	2201      	movs	r2, #1
 800487e:	701a      	strb	r2, [r3, #0]
 8004880:	e7e6      	b.n	8004850 <keyb_proc+0x91c>
								bank = 2;
 8004882:	4b7c      	ldr	r3, [pc, #496]	; (8004a74 <keyb_proc+0xb40>)
 8004884:	2202      	movs	r2, #2
 8004886:	701a      	strb	r2, [r3, #0]
 8004888:	e7e2      	b.n	8004850 <keyb_proc+0x91c>
							else gEditModeStepNum = 31;
 800488a:	4b78      	ldr	r3, [pc, #480]	; (8004a6c <keyb_proc+0xb38>)
 800488c:	221f      	movs	r2, #31
 800488e:	701a      	strb	r2, [r3, #0]
 8004890:	e7de      	b.n	8004850 <keyb_proc+0x91c>
							counterL = 500;
 8004892:	4b75      	ldr	r3, [pc, #468]	; (8004a68 <keyb_proc+0xb34>)
 8004894:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004898:	801a      	strh	r2, [r3, #0]
							if(!Is_Expander_Present())
 800489a:	f7fd f9f5 	bl	8001c88 <Is_Expander_Present>
 800489e:	b978      	cbnz	r0, 80048c0 <keyb_proc+0x98c>
								gEditModeStepNum = 15;
 80048a0:	4b72      	ldr	r3, [pc, #456]	; (8004a6c <keyb_proc+0xb38>)
 80048a2:	220f      	movs	r2, #15
 80048a4:	701a      	strb	r2, [r3, #0]
								if(bank == 1) 
 80048a6:	4b73      	ldr	r3, [pc, #460]	; (8004a74 <keyb_proc+0xb40>)
 80048a8:	781b      	ldrb	r3, [r3, #0]
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d003      	beq.n	80048b8 <keyb_proc+0x984>
									bank = 1;
 80048b0:	4b70      	ldr	r3, [pc, #448]	; (8004a74 <keyb_proc+0xb40>)
 80048b2:	2201      	movs	r2, #1
 80048b4:	701a      	strb	r2, [r3, #0]
 80048b6:	e7cb      	b.n	8004850 <keyb_proc+0x91c>
									bank = 2;
 80048b8:	4b6e      	ldr	r3, [pc, #440]	; (8004a74 <keyb_proc+0xb40>)
 80048ba:	2202      	movs	r2, #2
 80048bc:	701a      	strb	r2, [r3, #0]
 80048be:	e7c7      	b.n	8004850 <keyb_proc+0x91c>
							else gEditModeStepNum = 31;
 80048c0:	4b6a      	ldr	r3, [pc, #424]	; (8004a6c <keyb_proc+0xb38>)
 80048c2:	221f      	movs	r2, #31
 80048c4:	701a      	strb	r2, [r3, #0]
 80048c6:	e7c3      	b.n	8004850 <keyb_proc+0x91c>
				};
			};
		}
		else 
		{
			counterL = 0;
 80048c8:	4b67      	ldr	r3, [pc, #412]	; (8004a68 <keyb_proc+0xb34>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	801a      	strh	r2, [r3, #0]
		};
		
		if ( !key->b.StepRight ) {
 80048ce:	7823      	ldrb	r3, [r4, #0]
 80048d0:	f013 0f08 	tst.w	r3, #8
 80048d4:	f040 80f6 	bne.w	8004ac4 <keyb_proc+0xb90>
			if (gDisplayMode == DISPLAY_MODE_VIEW_1) {
 80048d8:	4b67      	ldr	r3, [pc, #412]	; (8004a78 <keyb_proc+0xb44>)
 80048da:	781b      	ldrb	r3, [r3, #0]
 80048dc:	b923      	cbnz	r3, 80048e8 <keyb_proc+0x9b4>
				gDisplayMode = DISPLAY_MODE_EDIT_1;
 80048de:	4b66      	ldr	r3, [pc, #408]	; (8004a78 <keyb_proc+0xb44>)
 80048e0:	2202      	movs	r2, #2
 80048e2:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = max_step;
 80048e4:	4b61      	ldr	r3, [pc, #388]	; (8004a6c <keyb_proc+0xb38>)
 80048e6:	701e      	strb	r6, [r3, #0]
			};
			if (gDisplayMode == DISPLAY_MODE_VIEW_2) {
 80048e8:	4b63      	ldr	r3, [pc, #396]	; (8004a78 <keyb_proc+0xb44>)
 80048ea:	781b      	ldrb	r3, [r3, #0]
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d033      	beq.n	800495a <keyb_proc+0xa26>
				gDisplayMode = DISPLAY_MODE_EDIT_2;
				gEditModeStepNum = max_step;
			};
			if ( (gDisplayMode == DISPLAY_MODE_EDIT_1) ||
 80048f2:	4b61      	ldr	r3, [pc, #388]	; (8004a78 <keyb_proc+0xb44>)
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	2b02      	cmp	r3, #2
 80048fa:	d034      	beq.n	8004966 <keyb_proc+0xa32>
						(gDisplayMode == DISPLAY_MODE_EDIT_2) ) {
 80048fc:	4b5e      	ldr	r3, [pc, #376]	; (8004a78 <keyb_proc+0xb44>)
 80048fe:	781b      	ldrb	r3, [r3, #0]
 8004900:	b2db      	uxtb	r3, r3
			if ( (gDisplayMode == DISPLAY_MODE_EDIT_1) ||
 8004902:	2b03      	cmp	r3, #3
 8004904:	d02f      	beq.n	8004966 <keyb_proc+0xa32>
					DisplayUpdateFlags.b.StepsDisplay = 1;
				};
			};			
						
			//if in save or load mode right buttons select memory cell for save/recall
			if ( (gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 8004906:	4b5c      	ldr	r3, [pc, #368]	; (8004a78 <keyb_proc+0xb44>)
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	b2db      	uxtb	r3, r3
 800490c:	2b04      	cmp	r3, #4
 800490e:	d00f      	beq.n	8004930 <keyb_proc+0x9fc>
 8004910:	4b59      	ldr	r3, [pc, #356]	; (8004a78 <keyb_proc+0xb44>)
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	b2db      	uxtb	r3, r3
 8004916:	2b05      	cmp	r3, #5
 8004918:	d00a      	beq.n	8004930 <keyb_proc+0x9fc>
				(gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2)) {
 800491a:	4b57      	ldr	r3, [pc, #348]	; (8004a78 <keyb_proc+0xb44>)
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	b2db      	uxtb	r3, r3
			if ( (gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 8004920:	2b06      	cmp	r3, #6
 8004922:	d005      	beq.n	8004930 <keyb_proc+0x9fc>
				(gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2)) {
 8004924:	4b54      	ldr	r3, [pc, #336]	; (8004a78 <keyb_proc+0xb44>)
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b07      	cmp	r3, #7
 800492c:	f040 80cd 	bne.w	8004aca <keyb_proc+0xb96>
				if (gEditModeStepNum < max_step) {
 8004930:	4b4e      	ldr	r3, [pc, #312]	; (8004a6c <keyb_proc+0xb38>)
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	42b3      	cmp	r3, r6
 8004936:	d26c      	bcs.n	8004a12 <keyb_proc+0xade>
					if(counterR == 0) gEditModeStepNum++;
 8004938:	4a50      	ldr	r2, [pc, #320]	; (8004a7c <keyb_proc+0xb48>)
 800493a:	8812      	ldrh	r2, [r2, #0]
 800493c:	2a00      	cmp	r2, #0
 800493e:	d15a      	bne.n	80049f6 <keyb_proc+0xac2>
 8004940:	3301      	adds	r3, #1
 8004942:	4a4a      	ldr	r2, [pc, #296]	; (8004a6c <keyb_proc+0xb38>)
 8004944:	7013      	strb	r3, [r2, #0]
						{
							counterR = 500;
							gEditModeStepNum++;
						}
					}
					counterR++;
 8004946:	4a4d      	ldr	r2, [pc, #308]	; (8004a7c <keyb_proc+0xb48>)
 8004948:	8813      	ldrh	r3, [r2, #0]
 800494a:	3301      	adds	r3, #1
 800494c:	8013      	strh	r3, [r2, #0]
					DisplayUpdateFlags.b.StepsDisplay = 1;
 800494e:	4a48      	ldr	r2, [pc, #288]	; (8004a70 <keyb_proc+0xb3c>)
 8004950:	7813      	ldrb	r3, [r2, #0]
 8004952:	f043 0302 	orr.w	r3, r3, #2
 8004956:	7013      	strb	r3, [r2, #0]
 8004958:	e0b7      	b.n	8004aca <keyb_proc+0xb96>
				gDisplayMode = DISPLAY_MODE_EDIT_2;
 800495a:	4b47      	ldr	r3, [pc, #284]	; (8004a78 <keyb_proc+0xb44>)
 800495c:	2203      	movs	r2, #3
 800495e:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = max_step;
 8004960:	4b42      	ldr	r3, [pc, #264]	; (8004a6c <keyb_proc+0xb38>)
 8004962:	701e      	strb	r6, [r3, #0]
 8004964:	e7c5      	b.n	80048f2 <keyb_proc+0x9be>
				if (gEditModeStepNum < max_step) {
 8004966:	4b41      	ldr	r3, [pc, #260]	; (8004a6c <keyb_proc+0xb38>)
 8004968:	781b      	ldrb	r3, [r3, #0]
 800496a:	42b3      	cmp	r3, r6
 800496c:	d221      	bcs.n	80049b2 <keyb_proc+0xa7e>
					if(counterR == 0) gEditModeStepNum++;
 800496e:	4a43      	ldr	r2, [pc, #268]	; (8004a7c <keyb_proc+0xb48>)
 8004970:	8812      	ldrh	r2, [r2, #0]
 8004972:	b982      	cbnz	r2, 8004996 <keyb_proc+0xa62>
 8004974:	3301      	adds	r3, #1
 8004976:	4a3d      	ldr	r2, [pc, #244]	; (8004a6c <keyb_proc+0xb38>)
 8004978:	7013      	strb	r3, [r2, #0]
					counterR++;
 800497a:	4a40      	ldr	r2, [pc, #256]	; (8004a7c <keyb_proc+0xb48>)
 800497c:	8813      	ldrh	r3, [r2, #0]
 800497e:	3301      	adds	r3, #1
 8004980:	8013      	strh	r3, [r2, #0]
					DisplayUpdateFlags.b.MainDisplay = 1;
 8004982:	4b3b      	ldr	r3, [pc, #236]	; (8004a70 <keyb_proc+0xb3c>)
 8004984:	781a      	ldrb	r2, [r3, #0]
 8004986:	f042 0201 	orr.w	r2, r2, #1
 800498a:	701a      	strb	r2, [r3, #0]
					DisplayUpdateFlags.b.StepsDisplay = 1;
 800498c:	781a      	ldrb	r2, [r3, #0]
 800498e:	f042 0202 	orr.w	r2, r2, #2
 8004992:	701a      	strb	r2, [r3, #0]
 8004994:	e7b7      	b.n	8004906 <keyb_proc+0x9d2>
					else if(counterR >= 500)
 8004996:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 800499a:	d3ee      	bcc.n	800497a <keyb_proc+0xa46>
						if(counterR > 600)
 800499c:	f5b2 7f16 	cmp.w	r2, #600	; 0x258
 80049a0:	d9eb      	bls.n	800497a <keyb_proc+0xa46>
							counterR = 500;
 80049a2:	4a36      	ldr	r2, [pc, #216]	; (8004a7c <keyb_proc+0xb48>)
 80049a4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80049a8:	8011      	strh	r1, [r2, #0]
							gEditModeStepNum++;
 80049aa:	3301      	adds	r3, #1
 80049ac:	4a2f      	ldr	r2, [pc, #188]	; (8004a6c <keyb_proc+0xb38>)
 80049ae:	7013      	strb	r3, [r2, #0]
 80049b0:	e7e3      	b.n	800497a <keyb_proc+0xa46>
					if(counterR == 0) gEditModeStepNum = 0;
 80049b2:	4b32      	ldr	r3, [pc, #200]	; (8004a7c <keyb_proc+0xb48>)
 80049b4:	881b      	ldrh	r3, [r3, #0]
 80049b6:	b983      	cbnz	r3, 80049da <keyb_proc+0xaa6>
 80049b8:	4b2c      	ldr	r3, [pc, #176]	; (8004a6c <keyb_proc+0xb38>)
 80049ba:	2200      	movs	r2, #0
 80049bc:	701a      	strb	r2, [r3, #0]
					counterR++;
 80049be:	4a2f      	ldr	r2, [pc, #188]	; (8004a7c <keyb_proc+0xb48>)
 80049c0:	8813      	ldrh	r3, [r2, #0]
 80049c2:	3301      	adds	r3, #1
 80049c4:	8013      	strh	r3, [r2, #0]
					DisplayUpdateFlags.b.MainDisplay = 1;
 80049c6:	4b2a      	ldr	r3, [pc, #168]	; (8004a70 <keyb_proc+0xb3c>)
 80049c8:	781a      	ldrb	r2, [r3, #0]
 80049ca:	f042 0201 	orr.w	r2, r2, #1
 80049ce:	701a      	strb	r2, [r3, #0]
					DisplayUpdateFlags.b.StepsDisplay = 1;
 80049d0:	781a      	ldrb	r2, [r3, #0]
 80049d2:	f042 0202 	orr.w	r2, r2, #2
 80049d6:	701a      	strb	r2, [r3, #0]
 80049d8:	e795      	b.n	8004906 <keyb_proc+0x9d2>
					else if(counterR >= 500)
 80049da:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80049de:	d3ee      	bcc.n	80049be <keyb_proc+0xa8a>
						if(counterR > 600)
 80049e0:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80049e4:	d9eb      	bls.n	80049be <keyb_proc+0xa8a>
							counterR = 500;
 80049e6:	4b25      	ldr	r3, [pc, #148]	; (8004a7c <keyb_proc+0xb48>)
 80049e8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80049ec:	801a      	strh	r2, [r3, #0]
							gEditModeStepNum = 0;
 80049ee:	4b1f      	ldr	r3, [pc, #124]	; (8004a6c <keyb_proc+0xb38>)
 80049f0:	2200      	movs	r2, #0
 80049f2:	701a      	strb	r2, [r3, #0]
 80049f4:	e7e3      	b.n	80049be <keyb_proc+0xa8a>
					else if(counterR >= 500)
 80049f6:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 80049fa:	d3a4      	bcc.n	8004946 <keyb_proc+0xa12>
						if(counterR > 600)
 80049fc:	f5b2 7f16 	cmp.w	r2, #600	; 0x258
 8004a00:	d9a1      	bls.n	8004946 <keyb_proc+0xa12>
							counterR = 500;
 8004a02:	4a1e      	ldr	r2, [pc, #120]	; (8004a7c <keyb_proc+0xb48>)
 8004a04:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004a08:	8011      	strh	r1, [r2, #0]
							gEditModeStepNum++;
 8004a0a:	3301      	adds	r3, #1
 8004a0c:	4a17      	ldr	r2, [pc, #92]	; (8004a6c <keyb_proc+0xb38>)
 8004a0e:	7013      	strb	r3, [r2, #0]
 8004a10:	e799      	b.n	8004946 <keyb_proc+0xa12>
				} else {
					
					if(counterR == 0) 
 8004a12:	4b1a      	ldr	r3, [pc, #104]	; (8004a7c <keyb_proc+0xb48>)
 8004a14:	881b      	ldrh	r3, [r3, #0]
 8004a16:	b17b      	cbz	r3, 8004a38 <keyb_proc+0xb04>
							else 
							{
								gEditModeStepNum = 0;
							}
					}
					else if(counterR >= 500)
 8004a18:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004a1c:	d302      	bcc.n	8004a24 <keyb_proc+0xaf0>
					{
						if(counterR > 600)
 8004a1e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8004a22:	d82d      	bhi.n	8004a80 <keyb_proc+0xb4c>
							{
								gEditModeStepNum = 0;
							}
						}
					}
					counterR++;
 8004a24:	4a15      	ldr	r2, [pc, #84]	; (8004a7c <keyb_proc+0xb48>)
 8004a26:	8813      	ldrh	r3, [r2, #0]
 8004a28:	3301      	adds	r3, #1
 8004a2a:	8013      	strh	r3, [r2, #0]

					DisplayUpdateFlags.b.StepsDisplay = 1;
 8004a2c:	4a10      	ldr	r2, [pc, #64]	; (8004a70 <keyb_proc+0xb3c>)
 8004a2e:	7813      	ldrb	r3, [r2, #0]
 8004a30:	f043 0302 	orr.w	r3, r3, #2
 8004a34:	7013      	strb	r3, [r2, #0]
 8004a36:	e048      	b.n	8004aca <keyb_proc+0xb96>
							if(!Is_Expander_Present())
 8004a38:	f7fd f926 	bl	8001c88 <Is_Expander_Present>
 8004a3c:	b978      	cbnz	r0, 8004a5e <keyb_proc+0xb2a>
								gEditModeStepNum = 0;
 8004a3e:	4b0b      	ldr	r3, [pc, #44]	; (8004a6c <keyb_proc+0xb38>)
 8004a40:	2200      	movs	r2, #0
 8004a42:	701a      	strb	r2, [r3, #0]
								if(bank == 1) 
 8004a44:	4b0b      	ldr	r3, [pc, #44]	; (8004a74 <keyb_proc+0xb40>)
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d003      	beq.n	8004a56 <keyb_proc+0xb22>
									bank = 1;
 8004a4e:	4b09      	ldr	r3, [pc, #36]	; (8004a74 <keyb_proc+0xb40>)
 8004a50:	2201      	movs	r2, #1
 8004a52:	701a      	strb	r2, [r3, #0]
 8004a54:	e7e6      	b.n	8004a24 <keyb_proc+0xaf0>
									bank = 2;
 8004a56:	4b07      	ldr	r3, [pc, #28]	; (8004a74 <keyb_proc+0xb40>)
 8004a58:	2202      	movs	r2, #2
 8004a5a:	701a      	strb	r2, [r3, #0]
 8004a5c:	e7e2      	b.n	8004a24 <keyb_proc+0xaf0>
								gEditModeStepNum = 0;
 8004a5e:	4b03      	ldr	r3, [pc, #12]	; (8004a6c <keyb_proc+0xb38>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	701a      	strb	r2, [r3, #0]
 8004a64:	e7de      	b.n	8004a24 <keyb_proc+0xaf0>
 8004a66:	bf00      	nop
 8004a68:	200002ac 	.word	0x200002ac
 8004a6c:	200002b1 	.word	0x200002b1
 8004a70:	200002f0 	.word	0x200002f0
 8004a74:	20000270 	.word	0x20000270
 8004a78:	200002b0 	.word	0x200002b0
 8004a7c:	200002ae 	.word	0x200002ae
							counterR = 500;
 8004a80:	4b0d      	ldr	r3, [pc, #52]	; (8004ab8 <keyb_proc+0xb84>)
 8004a82:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004a86:	801a      	strh	r2, [r3, #0]
							if(!Is_Expander_Present())
 8004a88:	f7fd f8fe 	bl	8001c88 <Is_Expander_Present>
 8004a8c:	b978      	cbnz	r0, 8004aae <keyb_proc+0xb7a>
								gEditModeStepNum = 0;
 8004a8e:	4b0b      	ldr	r3, [pc, #44]	; (8004abc <keyb_proc+0xb88>)
 8004a90:	2200      	movs	r2, #0
 8004a92:	701a      	strb	r2, [r3, #0]
								if(bank == 1) 
 8004a94:	4b0a      	ldr	r3, [pc, #40]	; (8004ac0 <keyb_proc+0xb8c>)
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d003      	beq.n	8004aa6 <keyb_proc+0xb72>
									bank = 1;
 8004a9e:	4b08      	ldr	r3, [pc, #32]	; (8004ac0 <keyb_proc+0xb8c>)
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	701a      	strb	r2, [r3, #0]
 8004aa4:	e7be      	b.n	8004a24 <keyb_proc+0xaf0>
									bank = 2;
 8004aa6:	4b06      	ldr	r3, [pc, #24]	; (8004ac0 <keyb_proc+0xb8c>)
 8004aa8:	2202      	movs	r2, #2
 8004aaa:	701a      	strb	r2, [r3, #0]
 8004aac:	e7ba      	b.n	8004a24 <keyb_proc+0xaf0>
								gEditModeStepNum = 0;
 8004aae:	4b03      	ldr	r3, [pc, #12]	; (8004abc <keyb_proc+0xb88>)
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	701a      	strb	r2, [r3, #0]
 8004ab4:	e7b6      	b.n	8004a24 <keyb_proc+0xaf0>
 8004ab6:	bf00      	nop
 8004ab8:	200002ae 	.word	0x200002ae
 8004abc:	200002b1 	.word	0x200002b1
 8004ac0:	20000270 	.word	0x20000270
				};
			};
		}
		else 
		{
			counterR = 0;
 8004ac4:	4baa      	ldr	r3, [pc, #680]	; (8004d70 <keyb_proc+0xe3c>)
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	801a      	strh	r2, [r3, #0]
		};
	key_locked = 1;
 8004aca:	4baa      	ldr	r3, [pc, #680]	; (8004d74 <keyb_proc+0xe40>)
 8004acc:	2201      	movs	r2, #1
 8004ace:	701a      	strb	r2, [r3, #0]
	
		
		//Sections 1/2
	if (gKeysNotValid == 0) {
 8004ad0:	4ba9      	ldr	r3, [pc, #676]	; (8004d78 <keyb_proc+0xe44>)
 8004ad2:	781b      	ldrb	r3, [r3, #0]
 8004ad4:	b9c3      	cbnz	r3, 8004b08 <keyb_proc+0xbd4>
		
	if (!key->b.StageAddress1Display) {
 8004ad6:	7963      	ldrb	r3, [r4, #5]
 8004ad8:	f013 0f04 	tst.w	r3, #4
 8004adc:	d105      	bne.n	8004aea <keyb_proc+0xbb6>
			if (gDisplayMode != DISPLAY_MODE_VIEW_1) {			
 8004ade:	4ba7      	ldr	r3, [pc, #668]	; (8004d7c <keyb_proc+0xe48>)
 8004ae0:	781b      	ldrb	r3, [r3, #0]
 8004ae2:	b113      	cbz	r3, 8004aea <keyb_proc+0xbb6>
				gDisplayMode = DISPLAY_MODE_VIEW_1;
 8004ae4:	4ba5      	ldr	r3, [pc, #660]	; (8004d7c <keyb_proc+0xe48>)
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	701a      	strb	r2, [r3, #0]
			};		
		};
		

		if (!key->b.StageAddress2Display) {
 8004aea:	7923      	ldrb	r3, [r4, #4]
 8004aec:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004af0:	d10a      	bne.n	8004b08 <keyb_proc+0xbd4>
			if (gDisplayMode != DISPLAY_MODE_VIEW_2) {			
 8004af2:	4ba2      	ldr	r3, [pc, #648]	; (8004d7c <keyb_proc+0xe48>)
 8004af4:	781b      	ldrb	r3, [r3, #0]
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	d005      	beq.n	8004b08 <keyb_proc+0xbd4>
				gDisplayMode = DISPLAY_MODE_VIEW_2;
 8004afc:	4b9f      	ldr	r3, [pc, #636]	; (8004d7c <keyb_proc+0xe48>)
 8004afe:	2201      	movs	r2, #1
 8004b00:	701a      	strb	r2, [r3, #0]
				key_locked = 0;
 8004b02:	4b9c      	ldr	r3, [pc, #624]	; (8004d74 <keyb_proc+0xe40>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	701a      	strb	r2, [r3, #0]
		};
	};
		
	

		if ( (!key->b.StageAddress1Reset)  ) {
 8004b08:	7963      	ldrb	r3, [r4, #5]
 8004b0a:	f013 0f02 	tst.w	r3, #2
 8004b0e:	d11f      	bne.n	8004b50 <keyb_proc+0xc1c>
				if(gSequencerMode_1 != SEQUENCER_MODE_WAIT)
 8004b10:	4b9b      	ldr	r3, [pc, #620]	; (8004d80 <keyb_proc+0xe4c>)
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d01a      	beq.n	8004b50 <keyb_proc+0xc1c>
				{
				gSequenceStepNumber_1 = 0;
 8004b1a:	4b9a      	ldr	r3, [pc, #616]	; (8004d84 <keyb_proc+0xe50>)
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.MainDisplay = 1;
 8004b20:	4b99      	ldr	r3, [pc, #612]	; (8004d88 <keyb_proc+0xe54>)
 8004b22:	781a      	ldrb	r2, [r3, #0]
 8004b24:	f042 0201 	orr.w	r2, r2, #1
 8004b28:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.StepsDisplay = 1;
 8004b2a:	781a      	ldrb	r2, [r3, #0]
 8004b2c:	f042 0202 	orr.w	r2, r2, #2
 8004b30:	701a      	strb	r2, [r3, #0]
				if (gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z || gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z) {
 8004b32:	4b93      	ldr	r3, [pc, #588]	; (8004d80 <keyb_proc+0xe4c>)
 8004b34:	781b      	ldrb	r3, [r3, #0]
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	2b04      	cmp	r3, #4
 8004b3a:	d004      	beq.n	8004b46 <keyb_proc+0xc12>
 8004b3c:	4b90      	ldr	r3, [pc, #576]	; (8004d80 <keyb_proc+0xe4c>)
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	2b05      	cmp	r3, #5
 8004b44:	d104      	bne.n	8004b50 <keyb_proc+0xc1c>
				gSequencerMode_1 = gPrevSequencerMode_1;
 8004b46:	4b91      	ldr	r3, [pc, #580]	; (8004d8c <keyb_proc+0xe58>)
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	4a8c      	ldr	r2, [pc, #560]	; (8004d80 <keyb_proc+0xe4c>)
 8004b4e:	7013      	strb	r3, [r2, #0]
				}
			};
		};
					

		if ( (!key->b.StageAddress2Reset)  ) {
 8004b50:	7923      	ldrb	r3, [r4, #4]
 8004b52:	f013 0f20 	tst.w	r3, #32
 8004b56:	d11f      	bne.n	8004b98 <keyb_proc+0xc64>
				if(gSequencerMode_2 != SEQUENCER_MODE_WAIT)
 8004b58:	4a8d      	ldr	r2, [pc, #564]	; (8004d90 <keyb_proc+0xe5c>)
 8004b5a:	7812      	ldrb	r2, [r2, #0]
 8004b5c:	b2d2      	uxtb	r2, r2
 8004b5e:	2a01      	cmp	r2, #1
 8004b60:	d01a      	beq.n	8004b98 <keyb_proc+0xc64>
				{						
					gSequenceStepNumber_2 = 0;
 8004b62:	4a8c      	ldr	r2, [pc, #560]	; (8004d94 <keyb_proc+0xe60>)
 8004b64:	2100      	movs	r1, #0
 8004b66:	7011      	strb	r1, [r2, #0]
					DisplayUpdateFlags.b.MainDisplay = 1;
 8004b68:	4a87      	ldr	r2, [pc, #540]	; (8004d88 <keyb_proc+0xe54>)
 8004b6a:	7811      	ldrb	r1, [r2, #0]
 8004b6c:	f041 0101 	orr.w	r1, r1, #1
 8004b70:	7011      	strb	r1, [r2, #0]
					DisplayUpdateFlags.b.StepsDisplay = 1;
 8004b72:	7811      	ldrb	r1, [r2, #0]
 8004b74:	f041 0102 	orr.w	r1, r1, #2
 8004b78:	7011      	strb	r1, [r2, #0]
					
					if (gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z || gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) {
 8004b7a:	4a85      	ldr	r2, [pc, #532]	; (8004d90 <keyb_proc+0xe5c>)
 8004b7c:	7812      	ldrb	r2, [r2, #0]
 8004b7e:	b2d2      	uxtb	r2, r2
 8004b80:	2a04      	cmp	r2, #4
 8004b82:	d004      	beq.n	8004b8e <keyb_proc+0xc5a>
 8004b84:	4a82      	ldr	r2, [pc, #520]	; (8004d90 <keyb_proc+0xe5c>)
 8004b86:	7812      	ldrb	r2, [r2, #0]
 8004b88:	b2d2      	uxtb	r2, r2
 8004b8a:	2a05      	cmp	r2, #5
 8004b8c:	d104      	bne.n	8004b98 <keyb_proc+0xc64>
					gSequencerMode_2 = gPrevSequencerMode_2;
 8004b8e:	4a82      	ldr	r2, [pc, #520]	; (8004d98 <keyb_proc+0xe64>)
 8004b90:	7812      	ldrb	r2, [r2, #0]
 8004b92:	b2d2      	uxtb	r2, r2
 8004b94:	497e      	ldr	r1, [pc, #504]	; (8004d90 <keyb_proc+0xe5c>)
 8004b96:	700a      	strb	r2, [r1, #0]
				}
		};
		}
				
		if( key->b.Empty5 && strobe_banana_flag1 == 0)
 8004b98:	f013 0f10 	tst.w	r3, #16
 8004b9c:	d03a      	beq.n	8004c14 <keyb_proc+0xce0>
 8004b9e:	4b7f      	ldr	r3, [pc, #508]	; (8004d9c <keyb_proc+0xe68>)
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d136      	bne.n	8004c14 <keyb_proc+0xce0>
		{
			strobe_banana_flag1 = 1;
 8004ba6:	4b7d      	ldr	r3, [pc, #500]	; (8004d9c <keyb_proc+0xe68>)
 8004ba8:	2201      	movs	r2, #1
 8004baa:	701a      	strb	r2, [r3, #0]
				gSequenceStepNumber_1 = (unsigned int) (pots_step[0]-1);
 8004bac:	4b7c      	ldr	r3, [pc, #496]	; (8004da0 <keyb_proc+0xe6c>)
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	4a73      	ldr	r2, [pc, #460]	; (8004d84 <keyb_proc+0xe50>)
 8004bb6:	7013      	strb	r3, [r2, #0]
			
			if ( gDisplayMode == DISPLAY_MODE_VIEW_1 ) {
 8004bb8:	4b70      	ldr	r3, [pc, #448]	; (8004d7c <keyb_proc+0xe48>)
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	b943      	cbnz	r3, 8004bd0 <keyb_proc+0xc9c>
				DisplayUpdateFlags.b.MainDisplay = 1;
 8004bbe:	4b72      	ldr	r3, [pc, #456]	; (8004d88 <keyb_proc+0xe54>)
 8004bc0:	781a      	ldrb	r2, [r3, #0]
 8004bc2:	f042 0201 	orr.w	r2, r2, #1
 8004bc6:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.StepsDisplay = 1;
 8004bc8:	781a      	ldrb	r2, [r3, #0]
 8004bca:	f042 0202 	orr.w	r2, r2, #2
 8004bce:	701a      	strb	r2, [r3, #0]
			};
			
				PULSE_LED_I_ALL_ON;
 8004bd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004bd4:	4873      	ldr	r0, [pc, #460]	; (8004da4 <keyb_proc+0xe70>)
 8004bd6:	f7fc fa86 	bl	80010e6 <GPIO_ResetBits>
				
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8004bda:	4b6a      	ldr	r3, [pc, #424]	; (8004d84 <keyb_proc+0xe50>)
 8004bdc:	781a      	ldrb	r2, [r3, #0]
 8004bde:	4b72      	ldr	r3, [pc, #456]	; (8004da8 <keyb_proc+0xe74>)
 8004be0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004bea:	f040 816e 	bne.w	8004eca <keyb_proc+0xf96>
					PULSE_LED_I_1_ON;
				};
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8004bee:	4b65      	ldr	r3, [pc, #404]	; (8004d84 <keyb_proc+0xe50>)
 8004bf0:	781a      	ldrb	r2, [r3, #0]
 8004bf2:	4b6d      	ldr	r3, [pc, #436]	; (8004da8 <keyb_proc+0xe74>)
 8004bf4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004bfe:	f040 816a 	bne.w	8004ed6 <keyb_proc+0xfa2>
					PULSE_LED_I_2_ON;
				};	
				
				TIM_Cmd(TIM14, ENABLE);
 8004c02:	4e6a      	ldr	r6, [pc, #424]	; (8004dac <keyb_proc+0xe78>)
 8004c04:	2101      	movs	r1, #1
 8004c06:	4630      	mov	r0, r6
 8004c08:	f7fc fc54 	bl	80014b4 <TIM_Cmd>
				TIM_SetCounter(TIM14, 0x00);
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	4630      	mov	r0, r6
 8004c10:	f7fc fc41 	bl	8001496 <TIM_SetCounter>
		}
		
		if(!key->b.Empty5) 
 8004c14:	7923      	ldrb	r3, [r4, #4]
 8004c16:	f013 0f10 	tst.w	r3, #16
 8004c1a:	d102      	bne.n	8004c22 <keyb_proc+0xcee>
		{
			strobe_banana_flag1 = 0;
 8004c1c:	4b5f      	ldr	r3, [pc, #380]	; (8004d9c <keyb_proc+0xe68>)
 8004c1e:	2200      	movs	r2, #0
 8004c20:	701a      	strb	r2, [r3, #0]
		}
		if ( (!key->b.StageAddress1PulseSelect) ) {
 8004c22:	7963      	ldrb	r3, [r4, #5]
 8004c24:	f013 0f10 	tst.w	r3, #16
 8004c28:	d133      	bne.n	8004c92 <keyb_proc+0xd5e>
				gSequenceStepNumber_1 = (unsigned int) (pots_step[0]-1);
 8004c2a:	4b5d      	ldr	r3, [pc, #372]	; (8004da0 <keyb_proc+0xe6c>)
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	4a54      	ldr	r2, [pc, #336]	; (8004d84 <keyb_proc+0xe50>)
 8004c34:	7013      	strb	r3, [r2, #0]
					if ( gDisplayMode == DISPLAY_MODE_VIEW_1 ) {
 8004c36:	4b51      	ldr	r3, [pc, #324]	; (8004d7c <keyb_proc+0xe48>)
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	b943      	cbnz	r3, 8004c4e <keyb_proc+0xd1a>
		DisplayUpdateFlags.b.MainDisplay = 1;
 8004c3c:	4b52      	ldr	r3, [pc, #328]	; (8004d88 <keyb_proc+0xe54>)
 8004c3e:	781a      	ldrb	r2, [r3, #0]
 8004c40:	f042 0201 	orr.w	r2, r2, #1
 8004c44:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 8004c46:	781a      	ldrb	r2, [r3, #0]
 8004c48:	f042 0202 	orr.w	r2, r2, #2
 8004c4c:	701a      	strb	r2, [r3, #0]
	};
			
				PULSE_LED_I_ALL_ON;
 8004c4e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c52:	4854      	ldr	r0, [pc, #336]	; (8004da4 <keyb_proc+0xe70>)
 8004c54:	f7fc fa47 	bl	80010e6 <GPIO_ResetBits>
				
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8004c58:	4b4a      	ldr	r3, [pc, #296]	; (8004d84 <keyb_proc+0xe50>)
 8004c5a:	781a      	ldrb	r2, [r3, #0]
 8004c5c:	4b52      	ldr	r3, [pc, #328]	; (8004da8 <keyb_proc+0xe74>)
 8004c5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004c68:	f040 813b 	bne.w	8004ee2 <keyb_proc+0xfae>
					PULSE_LED_I_1_ON;
				};
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8004c6c:	4b45      	ldr	r3, [pc, #276]	; (8004d84 <keyb_proc+0xe50>)
 8004c6e:	781a      	ldrb	r2, [r3, #0]
 8004c70:	4b4d      	ldr	r3, [pc, #308]	; (8004da8 <keyb_proc+0xe74>)
 8004c72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004c7c:	f040 8137 	bne.w	8004eee <keyb_proc+0xfba>
					PULSE_LED_I_2_ON;
				};	
				
				TIM_Cmd(TIM14, ENABLE);
 8004c80:	4e4a      	ldr	r6, [pc, #296]	; (8004dac <keyb_proc+0xe78>)
 8004c82:	2101      	movs	r1, #1
 8004c84:	4630      	mov	r0, r6
 8004c86:	f7fc fc15 	bl	80014b4 <TIM_Cmd>
				TIM_SetCounter(TIM14, 0x00);
 8004c8a:	2100      	movs	r1, #0
 8004c8c:	4630      	mov	r0, r6
 8004c8e:	f7fc fc02 	bl	8001496 <TIM_SetCounter>
		};
		
						
		if( key->b.Empty2 && strobe_banana_flag2 == 0)
 8004c92:	78e3      	ldrb	r3, [r4, #3]
 8004c94:	f013 0f08 	tst.w	r3, #8
 8004c98:	d033      	beq.n	8004d02 <keyb_proc+0xdce>
 8004c9a:	4b45      	ldr	r3, [pc, #276]	; (8004db0 <keyb_proc+0xe7c>)
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d12f      	bne.n	8004d02 <keyb_proc+0xdce>
		{
			strobe_banana_flag2 = 1;
 8004ca2:	4b43      	ldr	r3, [pc, #268]	; (8004db0 <keyb_proc+0xe7c>)
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	701a      	strb	r2, [r3, #0]
				gSequenceStepNumber_2 = (unsigned int) (pots_step[1]-1);
 8004ca8:	4b3d      	ldr	r3, [pc, #244]	; (8004da0 <keyb_proc+0xe6c>)
 8004caa:	785b      	ldrb	r3, [r3, #1]
 8004cac:	3b01      	subs	r3, #1
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	4a38      	ldr	r2, [pc, #224]	; (8004d94 <keyb_proc+0xe60>)
 8004cb2:	7013      	strb	r3, [r2, #0]
					if ( gDisplayMode == DISPLAY_MODE_VIEW_2 ) {
 8004cb4:	4b31      	ldr	r3, [pc, #196]	; (8004d7c <keyb_proc+0xe48>)
 8004cb6:	781b      	ldrb	r3, [r3, #0]
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	f000 811d 	beq.w	8004efa <keyb_proc+0xfc6>
		DisplayUpdateFlags.b.MainDisplay = 1;
		DisplayUpdateFlags.b.StepsDisplay = 1;
	};
			
				PULSE_LED_II_ALL_ON;
 8004cc0:	2104      	movs	r1, #4
 8004cc2:	483c      	ldr	r0, [pc, #240]	; (8004db4 <keyb_proc+0xe80>)
 8004cc4:	f7fc fa0f 	bl	80010e6 <GPIO_ResetBits>
				
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8004cc8:	4b2e      	ldr	r3, [pc, #184]	; (8004d84 <keyb_proc+0xe50>)
 8004cca:	781a      	ldrb	r2, [r3, #0]
 8004ccc:	4b36      	ldr	r3, [pc, #216]	; (8004da8 <keyb_proc+0xe74>)
 8004cce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004cd8:	f040 8119 	bne.w	8004f0e <keyb_proc+0xfda>
					PULSE_LED_II_1_ON;
				};
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8004cdc:	4b29      	ldr	r3, [pc, #164]	; (8004d84 <keyb_proc+0xe50>)
 8004cde:	781a      	ldrb	r2, [r3, #0]
 8004ce0:	4b31      	ldr	r3, [pc, #196]	; (8004da8 <keyb_proc+0xe74>)
 8004ce2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004cec:	f040 8114 	bne.w	8004f18 <keyb_proc+0xfe4>
					PULSE_LED_II_2_ON;
				};	
				
				TIM_Cmd(TIM8, ENABLE);
 8004cf0:	4e31      	ldr	r6, [pc, #196]	; (8004db8 <keyb_proc+0xe84>)
 8004cf2:	2101      	movs	r1, #1
 8004cf4:	4630      	mov	r0, r6
 8004cf6:	f7fc fbdd 	bl	80014b4 <TIM_Cmd>
			TIM_SetCounter(TIM8, 0x00);
 8004cfa:	2100      	movs	r1, #0
 8004cfc:	4630      	mov	r0, r6
 8004cfe:	f7fc fbca 	bl	8001496 <TIM_SetCounter>
		}
		
		if(!key->b.Empty2) 
 8004d02:	78e3      	ldrb	r3, [r4, #3]
 8004d04:	f013 0f08 	tst.w	r3, #8
 8004d08:	d102      	bne.n	8004d10 <keyb_proc+0xddc>
		{
			strobe_banana_flag2 = 0;
 8004d0a:	4a29      	ldr	r2, [pc, #164]	; (8004db0 <keyb_proc+0xe7c>)
 8004d0c:	2100      	movs	r1, #0
 8004d0e:	7011      	strb	r1, [r2, #0]
		}


		if ( (!key->b.StageAddress2PulseSelect)) {
 8004d10:	f013 0f02 	tst.w	r3, #2
 8004d14:	d158      	bne.n	8004dc8 <keyb_proc+0xe94>
				gSequenceStepNumber_2 = (unsigned int) (pots_step[1]-1);
 8004d16:	4b22      	ldr	r3, [pc, #136]	; (8004da0 <keyb_proc+0xe6c>)
 8004d18:	785b      	ldrb	r3, [r3, #1]
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	4a1d      	ldr	r2, [pc, #116]	; (8004d94 <keyb_proc+0xe60>)
 8004d20:	7013      	strb	r3, [r2, #0]
					if ( gDisplayMode == DISPLAY_MODE_VIEW_2 ) {
 8004d22:	4b16      	ldr	r3, [pc, #88]	; (8004d7c <keyb_proc+0xe48>)
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	f000 80fb 	beq.w	8004f24 <keyb_proc+0xff0>
		DisplayUpdateFlags.b.MainDisplay = 1;
		DisplayUpdateFlags.b.StepsDisplay = 1;
	};
			
				PULSE_LED_II_ALL_ON;
 8004d2e:	2104      	movs	r1, #4
 8004d30:	4820      	ldr	r0, [pc, #128]	; (8004db4 <keyb_proc+0xe80>)
 8004d32:	f7fc f9d8 	bl	80010e6 <GPIO_ResetBits>
				
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 8004d36:	4b17      	ldr	r3, [pc, #92]	; (8004d94 <keyb_proc+0xe60>)
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	f103 0220 	add.w	r2, r3, #32
 8004d3e:	4b1a      	ldr	r3, [pc, #104]	; (8004da8 <keyb_proc+0xe74>)
 8004d40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004d4a:	f040 80f5 	bne.w	8004f38 <keyb_proc+0x1004>
					PULSE_LED_II_1_ON;
				};
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 8004d4e:	4b11      	ldr	r3, [pc, #68]	; (8004d94 <keyb_proc+0xe60>)
 8004d50:	781b      	ldrb	r3, [r3, #0]
 8004d52:	f103 0220 	add.w	r2, r3, #32
 8004d56:	4b14      	ldr	r3, [pc, #80]	; (8004da8 <keyb_proc+0xe74>)
 8004d58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004d62:	f040 80ee 	bne.w	8004f42 <keyb_proc+0x100e>
					PULSE_LED_II_2_ON;
				};	
				
				TIM_Cmd(TIM8, ENABLE);
 8004d66:	4e14      	ldr	r6, [pc, #80]	; (8004db8 <keyb_proc+0xe84>)
 8004d68:	2101      	movs	r1, #1
 8004d6a:	4630      	mov	r0, r6
 8004d6c:	e026      	b.n	8004dbc <keyb_proc+0xe88>
 8004d6e:	bf00      	nop
 8004d70:	200002ae 	.word	0x200002ae
 8004d74:	200002cc 	.word	0x200002cc
 8004d78:	200002bc 	.word	0x200002bc
 8004d7c:	200002b0 	.word	0x200002b0
 8004d80:	200002c1 	.word	0x200002c1
 8004d84:	200002bf 	.word	0x200002bf
 8004d88:	200002f0 	.word	0x200002f0
 8004d8c:	200002bd 	.word	0x200002bd
 8004d90:	200002c2 	.word	0x200002c2
 8004d94:	200002c0 	.word	0x200002c0
 8004d98:	200002be 	.word	0x200002be
 8004d9c:	200002d8 	.word	0x200002d8
 8004da0:	20000274 	.word	0x20000274
 8004da4:	40020400 	.word	0x40020400
 8004da8:	200008a4 	.word	0x200008a4
 8004dac:	40002000 	.word	0x40002000
 8004db0:	200002d9 	.word	0x200002d9
 8004db4:	40020000 	.word	0x40020000
 8004db8:	40010400 	.word	0x40010400
 8004dbc:	f7fc fb7a 	bl	80014b4 <TIM_Cmd>
			TIM_SetCounter(TIM8, 0x00);
 8004dc0:	2100      	movs	r1, #0
 8004dc2:	4630      	mov	r0, r6
 8004dc4:	f7fc fb67 	bl	8001496 <TIM_SetCounter>
		};		
	
				
	/* Stage address ADVANCE 1 KEY*/
	if (!key->b.StageAddress1ContiniousSelect) {
 8004dc8:	7963      	ldrb	r3, [r4, #5]
 8004dca:	f013 0f20 	tst.w	r3, #32
 8004dce:	f040 80be 	bne.w	8004f4e <keyb_proc+0x101a>
		if (gSequencerMode_1 != SEQUENCER_MODE_WAIT) {
 8004dd2:	4aae      	ldr	r2, [pc, #696]	; (800508c <keyb_proc+0x1158>)
 8004dd4:	7812      	ldrb	r2, [r2, #0]
 8004dd6:	b2d2      	uxtb	r2, r2
 8004dd8:	2a01      	cmp	r2, #1
 8004dda:	d00e      	beq.n	8004dfa <keyb_proc+0xec6>
			gPrevSequencerMode_1 = gSequencerMode_1;
 8004ddc:	49ab      	ldr	r1, [pc, #684]	; (800508c <keyb_proc+0x1158>)
 8004dde:	780a      	ldrb	r2, [r1, #0]
 8004de0:	b2d2      	uxtb	r2, r2
 8004de2:	48ab      	ldr	r0, [pc, #684]	; (8005090 <keyb_proc+0x115c>)
 8004de4:	7002      	strb	r2, [r0, #0]
			gSequencerMode_1 = SEQUENCER_MODE_WAIT;		
 8004de6:	2201      	movs	r2, #1
 8004de8:	700a      	strb	r2, [r1, #0]
			DisplayUpdateFlags.b.MainDisplay = 1;
 8004dea:	49aa      	ldr	r1, [pc, #680]	; (8005094 <keyb_proc+0x1160>)
 8004dec:	780a      	ldrb	r2, [r1, #0]
 8004dee:	f042 0201 	orr.w	r2, r2, #1
 8004df2:	700a      	strb	r2, [r1, #0]
			key_locked = 0;
 8004df4:	4aa8      	ldr	r2, [pc, #672]	; (8005098 <keyb_proc+0x1164>)
 8004df6:	2100      	movs	r1, #0
 8004df8:	7011      	strb	r1, [r2, #0]
			DisplayUpdateFlags.b.StepsDisplay = 1;
			key_locked = 0;
		};
	};
	
	if (!key->b.StageAddress2ContiniousSelect) {	
 8004dfa:	78e2      	ldrb	r2, [r4, #3]
 8004dfc:	f012 0f04 	tst.w	r2, #4
 8004e00:	f040 80bd 	bne.w	8004f7e <keyb_proc+0x104a>
		if (gSequencerMode_2 != SEQUENCER_MODE_WAIT) {
 8004e04:	4aa5      	ldr	r2, [pc, #660]	; (800509c <keyb_proc+0x1168>)
 8004e06:	7812      	ldrb	r2, [r2, #0]
 8004e08:	b2d2      	uxtb	r2, r2
 8004e0a:	2a01      	cmp	r2, #1
 8004e0c:	d00e      	beq.n	8004e2c <keyb_proc+0xef8>
			gPrevSequencerMode_2 = gSequencerMode_2;
 8004e0e:	49a3      	ldr	r1, [pc, #652]	; (800509c <keyb_proc+0x1168>)
 8004e10:	780a      	ldrb	r2, [r1, #0]
 8004e12:	b2d2      	uxtb	r2, r2
 8004e14:	48a2      	ldr	r0, [pc, #648]	; (80050a0 <keyb_proc+0x116c>)
 8004e16:	7002      	strb	r2, [r0, #0]
			gSequencerMode_2 = SEQUENCER_MODE_WAIT;
 8004e18:	2201      	movs	r2, #1
 8004e1a:	700a      	strb	r2, [r1, #0]
			DisplayUpdateFlags.b.MainDisplay = 1;
 8004e1c:	499d      	ldr	r1, [pc, #628]	; (8005094 <keyb_proc+0x1160>)
 8004e1e:	780a      	ldrb	r2, [r1, #0]
 8004e20:	f042 0201 	orr.w	r2, r2, #1
 8004e24:	700a      	strb	r2, [r1, #0]
			key_locked = 0;
 8004e26:	4a9c      	ldr	r2, [pc, #624]	; (8005098 <keyb_proc+0x1164>)
 8004e28:	2100      	movs	r1, #0
 8004e2a:	7011      	strb	r1, [r2, #0]
			DisplayUpdateFlags.b.StepsDisplay = 1;			
			key_locked = 0;
		};
	};
	
	if (!key->b.StageAddress1Advance) {
 8004e2c:	f013 0f01 	tst.w	r3, #1
 8004e30:	f040 80d9 	bne.w	8004fe6 <keyb_proc+0x10b2>
		
		advanced_counter_1++;
 8004e34:	4a9b      	ldr	r2, [pc, #620]	; (80050a4 <keyb_proc+0x1170>)
 8004e36:	7813      	ldrb	r3, [r2, #0]
 8004e38:	3301      	adds	r3, #1
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	7013      	strb	r3, [r2, #0]
		//if(advanced_counter_1 == 10)
		{
		if(gSequencerMode_1 != SEQUENCER_MODE_WAIT)
 8004e3e:	4b93      	ldr	r3, [pc, #588]	; (800508c <keyb_proc+0x1158>)
 8004e40:	781b      	ldrb	r3, [r3, #0]
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	f000 80d1 	beq.w	8004fec <keyb_proc+0x10b8>
		{
		if(gSequencerMode_1 == SEQUENCER_MODE_RUN)
 8004e4a:	4b90      	ldr	r3, [pc, #576]	; (800508c <keyb_proc+0x1158>)
 8004e4c:	781b      	ldrb	r3, [r3, #0]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	f000 80ad 	beq.w	8004fae <keyb_proc+0x107a>
			PreviousStep = GetStepVoltage(0, gSequenceStepNumber_1);
			gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
			gStepWidth_1 = 0;
		}
		else{
			if(gSequencerMode_1 != SEQUENCER_MODE_STAY_HI_Z && gSequencerMode_1 != SEQUENCER_MODE_WAIT_HI_Z )(gPrevSequencerMode_1 = gSequencerMode_1);
 8004e54:	4b8d      	ldr	r3, [pc, #564]	; (800508c <keyb_proc+0x1158>)
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	2b05      	cmp	r3, #5
 8004e5c:	d009      	beq.n	8004e72 <keyb_proc+0xf3e>
 8004e5e:	4b8b      	ldr	r3, [pc, #556]	; (800508c <keyb_proc+0x1158>)
 8004e60:	781b      	ldrb	r3, [r3, #0]
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	2b04      	cmp	r3, #4
 8004e66:	d004      	beq.n	8004e72 <keyb_proc+0xf3e>
 8004e68:	4b88      	ldr	r3, [pc, #544]	; (800508c <keyb_proc+0x1158>)
 8004e6a:	781b      	ldrb	r3, [r3, #0]
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	4a88      	ldr	r2, [pc, #544]	; (8005090 <keyb_proc+0x115c>)
 8004e70:	7013      	strb	r3, [r2, #0]
			
			gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 8004e72:	4e8d      	ldr	r6, [pc, #564]	; (80050a8 <keyb_proc+0x1174>)
 8004e74:	7831      	ldrb	r1, [r6, #0]
 8004e76:	2000      	movs	r0, #0
 8004e78:	f7fd fcbe 	bl	80027f8 <GetNextStep>
 8004e7c:	7030      	strb	r0, [r6, #0]
		}
		gSequencerMode_1 = SEQUENCER_MODE_STOP;
 8004e7e:	4b83      	ldr	r3, [pc, #524]	; (800508c <keyb_proc+0x1158>)
 8004e80:	2202      	movs	r2, #2
 8004e82:	701a      	strb	r2, [r3, #0]
						PULSE_LED_I_ALL_ON;
 8004e84:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004e88:	4888      	ldr	r0, [pc, #544]	; (80050ac <keyb_proc+0x1178>)
 8004e8a:	f7fc f92c 	bl	80010e6 <GPIO_ResetBits>
				
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8004e8e:	4b86      	ldr	r3, [pc, #536]	; (80050a8 <keyb_proc+0x1174>)
 8004e90:	781a      	ldrb	r2, [r3, #0]
 8004e92:	4b87      	ldr	r3, [pc, #540]	; (80050b0 <keyb_proc+0x117c>)
 8004e94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004e9e:	f040 8096 	bne.w	8004fce <keyb_proc+0x109a>
					PULSE_LED_I_1_ON;
				};
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8004ea2:	4b81      	ldr	r3, [pc, #516]	; (80050a8 <keyb_proc+0x1174>)
 8004ea4:	781a      	ldrb	r2, [r3, #0]
 8004ea6:	4b82      	ldr	r3, [pc, #520]	; (80050b0 <keyb_proc+0x117c>)
 8004ea8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004eb2:	f040 8092 	bne.w	8004fda <keyb_proc+0x10a6>
					PULSE_LED_I_2_ON;
				};	
				
				TIM_Cmd(TIM14, ENABLE);
 8004eb6:	4e7f      	ldr	r6, [pc, #508]	; (80050b4 <keyb_proc+0x1180>)
 8004eb8:	2101      	movs	r1, #1
 8004eba:	4630      	mov	r0, r6
 8004ebc:	f7fc fafa 	bl	80014b4 <TIM_Cmd>
				TIM_SetCounter(TIM14, 0x00);
 8004ec0:	2100      	movs	r1, #0
 8004ec2:	4630      	mov	r0, r6
 8004ec4:	f7fc fae7 	bl	8001496 <TIM_SetCounter>
 8004ec8:	e090      	b.n	8004fec <keyb_proc+0x10b8>
					PULSE_LED_I_1_ON;
 8004eca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004ece:	4877      	ldr	r0, [pc, #476]	; (80050ac <keyb_proc+0x1178>)
 8004ed0:	f7fc f909 	bl	80010e6 <GPIO_ResetBits>
 8004ed4:	e68b      	b.n	8004bee <keyb_proc+0xcba>
					PULSE_LED_I_2_ON;
 8004ed6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004eda:	4874      	ldr	r0, [pc, #464]	; (80050ac <keyb_proc+0x1178>)
 8004edc:	f7fc f903 	bl	80010e6 <GPIO_ResetBits>
 8004ee0:	e68f      	b.n	8004c02 <keyb_proc+0xcce>
					PULSE_LED_I_1_ON;
 8004ee2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004ee6:	4871      	ldr	r0, [pc, #452]	; (80050ac <keyb_proc+0x1178>)
 8004ee8:	f7fc f8fd 	bl	80010e6 <GPIO_ResetBits>
 8004eec:	e6be      	b.n	8004c6c <keyb_proc+0xd38>
					PULSE_LED_I_2_ON;
 8004eee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004ef2:	486e      	ldr	r0, [pc, #440]	; (80050ac <keyb_proc+0x1178>)
 8004ef4:	f7fc f8f7 	bl	80010e6 <GPIO_ResetBits>
 8004ef8:	e6c2      	b.n	8004c80 <keyb_proc+0xd4c>
		DisplayUpdateFlags.b.MainDisplay = 1;
 8004efa:	4b66      	ldr	r3, [pc, #408]	; (8005094 <keyb_proc+0x1160>)
 8004efc:	781a      	ldrb	r2, [r3, #0]
 8004efe:	f042 0201 	orr.w	r2, r2, #1
 8004f02:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 8004f04:	781a      	ldrb	r2, [r3, #0]
 8004f06:	f042 0202 	orr.w	r2, r2, #2
 8004f0a:	701a      	strb	r2, [r3, #0]
 8004f0c:	e6d8      	b.n	8004cc0 <keyb_proc+0xd8c>
					PULSE_LED_II_1_ON;
 8004f0e:	2108      	movs	r1, #8
 8004f10:	4869      	ldr	r0, [pc, #420]	; (80050b8 <keyb_proc+0x1184>)
 8004f12:	f7fc f8e8 	bl	80010e6 <GPIO_ResetBits>
 8004f16:	e6e1      	b.n	8004cdc <keyb_proc+0xda8>
					PULSE_LED_II_2_ON;
 8004f18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f1c:	4866      	ldr	r0, [pc, #408]	; (80050b8 <keyb_proc+0x1184>)
 8004f1e:	f7fc f8e2 	bl	80010e6 <GPIO_ResetBits>
 8004f22:	e6e5      	b.n	8004cf0 <keyb_proc+0xdbc>
		DisplayUpdateFlags.b.MainDisplay = 1;
 8004f24:	4b5b      	ldr	r3, [pc, #364]	; (8005094 <keyb_proc+0x1160>)
 8004f26:	781a      	ldrb	r2, [r3, #0]
 8004f28:	f042 0201 	orr.w	r2, r2, #1
 8004f2c:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 8004f2e:	781a      	ldrb	r2, [r3, #0]
 8004f30:	f042 0202 	orr.w	r2, r2, #2
 8004f34:	701a      	strb	r2, [r3, #0]
 8004f36:	e6fa      	b.n	8004d2e <keyb_proc+0xdfa>
					PULSE_LED_II_1_ON;
 8004f38:	2108      	movs	r1, #8
 8004f3a:	485f      	ldr	r0, [pc, #380]	; (80050b8 <keyb_proc+0x1184>)
 8004f3c:	f7fc f8d3 	bl	80010e6 <GPIO_ResetBits>
 8004f40:	e705      	b.n	8004d4e <keyb_proc+0xe1a>
					PULSE_LED_II_2_ON;
 8004f42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f46:	485c      	ldr	r0, [pc, #368]	; (80050b8 <keyb_proc+0x1184>)
 8004f48:	f7fc f8cd 	bl	80010e6 <GPIO_ResetBits>
 8004f4c:	e70b      	b.n	8004d66 <keyb_proc+0xe32>
		if (gSequencerMode_1 == SEQUENCER_MODE_WAIT) {
 8004f4e:	4a4f      	ldr	r2, [pc, #316]	; (800508c <keyb_proc+0x1158>)
 8004f50:	7812      	ldrb	r2, [r2, #0]
 8004f52:	b2d2      	uxtb	r2, r2
 8004f54:	2a01      	cmp	r2, #1
 8004f56:	f47f af50 	bne.w	8004dfa <keyb_proc+0xec6>
			gSequencerMode_1 = gPrevSequencerMode_1;
 8004f5a:	4a4d      	ldr	r2, [pc, #308]	; (8005090 <keyb_proc+0x115c>)
 8004f5c:	7812      	ldrb	r2, [r2, #0]
 8004f5e:	b2d2      	uxtb	r2, r2
 8004f60:	494a      	ldr	r1, [pc, #296]	; (800508c <keyb_proc+0x1158>)
 8004f62:	700a      	strb	r2, [r1, #0]
			DisplayUpdateFlags.b.MainDisplay = 1;
 8004f64:	4a4b      	ldr	r2, [pc, #300]	; (8005094 <keyb_proc+0x1160>)
 8004f66:	7811      	ldrb	r1, [r2, #0]
 8004f68:	f041 0101 	orr.w	r1, r1, #1
 8004f6c:	7011      	strb	r1, [r2, #0]
			DisplayUpdateFlags.b.StepsDisplay = 1;
 8004f6e:	7811      	ldrb	r1, [r2, #0]
 8004f70:	f041 0102 	orr.w	r1, r1, #2
 8004f74:	7011      	strb	r1, [r2, #0]
			key_locked = 0;
 8004f76:	4a48      	ldr	r2, [pc, #288]	; (8005098 <keyb_proc+0x1164>)
 8004f78:	2100      	movs	r1, #0
 8004f7a:	7011      	strb	r1, [r2, #0]
 8004f7c:	e73d      	b.n	8004dfa <keyb_proc+0xec6>
		if (gSequencerMode_2 == SEQUENCER_MODE_WAIT) {			
 8004f7e:	4a47      	ldr	r2, [pc, #284]	; (800509c <keyb_proc+0x1168>)
 8004f80:	7812      	ldrb	r2, [r2, #0]
 8004f82:	b2d2      	uxtb	r2, r2
 8004f84:	2a01      	cmp	r2, #1
 8004f86:	f47f af51 	bne.w	8004e2c <keyb_proc+0xef8>
			gSequencerMode_2 = gPrevSequencerMode_2;
 8004f8a:	4a45      	ldr	r2, [pc, #276]	; (80050a0 <keyb_proc+0x116c>)
 8004f8c:	7812      	ldrb	r2, [r2, #0]
 8004f8e:	b2d2      	uxtb	r2, r2
 8004f90:	4942      	ldr	r1, [pc, #264]	; (800509c <keyb_proc+0x1168>)
 8004f92:	700a      	strb	r2, [r1, #0]
			DisplayUpdateFlags.b.MainDisplay = 1;
 8004f94:	4a3f      	ldr	r2, [pc, #252]	; (8005094 <keyb_proc+0x1160>)
 8004f96:	7811      	ldrb	r1, [r2, #0]
 8004f98:	f041 0101 	orr.w	r1, r1, #1
 8004f9c:	7011      	strb	r1, [r2, #0]
			DisplayUpdateFlags.b.StepsDisplay = 1;			
 8004f9e:	7811      	ldrb	r1, [r2, #0]
 8004fa0:	f041 0102 	orr.w	r1, r1, #2
 8004fa4:	7011      	strb	r1, [r2, #0]
			key_locked = 0;
 8004fa6:	4a3c      	ldr	r2, [pc, #240]	; (8005098 <keyb_proc+0x1164>)
 8004fa8:	2100      	movs	r1, #0
 8004faa:	7011      	strb	r1, [r2, #0]
 8004fac:	e73e      	b.n	8004e2c <keyb_proc+0xef8>
			PreviousStep = GetStepVoltage(0, gSequenceStepNumber_1);
 8004fae:	4e3e      	ldr	r6, [pc, #248]	; (80050a8 <keyb_proc+0x1174>)
 8004fb0:	7831      	ldrb	r1, [r6, #0]
 8004fb2:	2000      	movs	r0, #0
 8004fb4:	f7fd faca 	bl	800254c <GetStepVoltage>
 8004fb8:	4b40      	ldr	r3, [pc, #256]	; (80050bc <keyb_proc+0x1188>)
 8004fba:	6018      	str	r0, [r3, #0]
			gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 8004fbc:	7831      	ldrb	r1, [r6, #0]
 8004fbe:	2000      	movs	r0, #0
 8004fc0:	f7fd fc1a 	bl	80027f8 <GetNextStep>
 8004fc4:	7030      	strb	r0, [r6, #0]
			gStepWidth_1 = 0;
 8004fc6:	4b3e      	ldr	r3, [pc, #248]	; (80050c0 <keyb_proc+0x118c>)
 8004fc8:	2200      	movs	r2, #0
 8004fca:	601a      	str	r2, [r3, #0]
 8004fcc:	e757      	b.n	8004e7e <keyb_proc+0xf4a>
					PULSE_LED_I_1_ON;
 8004fce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004fd2:	4836      	ldr	r0, [pc, #216]	; (80050ac <keyb_proc+0x1178>)
 8004fd4:	f7fc f887 	bl	80010e6 <GPIO_ResetBits>
 8004fd8:	e763      	b.n	8004ea2 <keyb_proc+0xf6e>
					PULSE_LED_I_2_ON;
 8004fda:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004fde:	4833      	ldr	r0, [pc, #204]	; (80050ac <keyb_proc+0x1178>)
 8004fe0:	f7fc f881 	bl	80010e6 <GPIO_ResetBits>
 8004fe4:	e767      	b.n	8004eb6 <keyb_proc+0xf82>
	}	}
	} else advanced_counter_1 = 0;
 8004fe6:	4b2f      	ldr	r3, [pc, #188]	; (80050a4 <keyb_proc+0x1170>)
 8004fe8:	2200      	movs	r2, #0
 8004fea:	701a      	strb	r2, [r3, #0]
	
		if (!key->b.StageAddress2Advance) {
 8004fec:	7963      	ldrb	r3, [r4, #5]
 8004fee:	f013 0f08 	tst.w	r3, #8
 8004ff2:	f040 8088 	bne.w	8005106 <keyb_proc+0x11d2>
			
		advanced_counter_2++;
 8004ff6:	4a33      	ldr	r2, [pc, #204]	; (80050c4 <keyb_proc+0x1190>)
 8004ff8:	7813      	ldrb	r3, [r2, #0]
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	7013      	strb	r3, [r2, #0]
//		if(advanced_counter_2 == 10)
		{
		if(gSequencerMode_2 != SEQUENCER_MODE_WAIT)
 8005000:	4b26      	ldr	r3, [pc, #152]	; (800509c <keyb_proc+0x1168>)
 8005002:	781b      	ldrb	r3, [r3, #0]
 8005004:	b2db      	uxtb	r3, r3
 8005006:	2b01      	cmp	r3, #1
 8005008:	f000 8080 	beq.w	800510c <keyb_proc+0x11d8>
				{
		if(gSequencerMode_2 == SEQUENCER_MODE_RUN)
 800500c:	4b23      	ldr	r3, [pc, #140]	; (800509c <keyb_proc+0x1168>)
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d05d      	beq.n	80050d0 <keyb_proc+0x119c>
			gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
			gStepWidth_2 = 0;
		}
		else 
		{
			if(gSequencerMode_2 != SEQUENCER_MODE_STAY_HI_Z && gSequencerMode_2 != SEQUENCER_MODE_WAIT_HI_Z )(gPrevSequencerMode_2 = gSequencerMode_2);
 8005014:	4b21      	ldr	r3, [pc, #132]	; (800509c <keyb_proc+0x1168>)
 8005016:	781b      	ldrb	r3, [r3, #0]
 8005018:	b2db      	uxtb	r3, r3
 800501a:	2b05      	cmp	r3, #5
 800501c:	d009      	beq.n	8005032 <keyb_proc+0x10fe>
 800501e:	4b1f      	ldr	r3, [pc, #124]	; (800509c <keyb_proc+0x1168>)
 8005020:	781b      	ldrb	r3, [r3, #0]
 8005022:	b2db      	uxtb	r3, r3
 8005024:	2b04      	cmp	r3, #4
 8005026:	d004      	beq.n	8005032 <keyb_proc+0x10fe>
 8005028:	4b1c      	ldr	r3, [pc, #112]	; (800509c <keyb_proc+0x1168>)
 800502a:	781b      	ldrb	r3, [r3, #0]
 800502c:	b2db      	uxtb	r3, r3
 800502e:	4a1c      	ldr	r2, [pc, #112]	; (80050a0 <keyb_proc+0x116c>)
 8005030:	7013      	strb	r3, [r2, #0]
			gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
 8005032:	4c25      	ldr	r4, [pc, #148]	; (80050c8 <keyb_proc+0x1194>)
 8005034:	7821      	ldrb	r1, [r4, #0]
 8005036:	2001      	movs	r0, #1
 8005038:	f7fd fbde 	bl	80027f8 <GetNextStep>
 800503c:	7020      	strb	r0, [r4, #0]
		}
		gSequencerMode_2 = SEQUENCER_MODE_STOP;
 800503e:	4b17      	ldr	r3, [pc, #92]	; (800509c <keyb_proc+0x1168>)
 8005040:	2202      	movs	r2, #2
 8005042:	701a      	strb	r2, [r3, #0]
				PULSE_LED_II_ALL_ON;
 8005044:	2104      	movs	r1, #4
 8005046:	481c      	ldr	r0, [pc, #112]	; (80050b8 <keyb_proc+0x1184>)
 8005048:	f7fc f84d 	bl	80010e6 <GPIO_ResetBits>
				
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 800504c:	4b1e      	ldr	r3, [pc, #120]	; (80050c8 <keyb_proc+0x1194>)
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	f103 0220 	add.w	r2, r3, #32
 8005054:	4b16      	ldr	r3, [pc, #88]	; (80050b0 <keyb_proc+0x117c>)
 8005056:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8005060:	d146      	bne.n	80050f0 <keyb_proc+0x11bc>
					PULSE_LED_II_1_ON;
				};
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 8005062:	4b19      	ldr	r3, [pc, #100]	; (80050c8 <keyb_proc+0x1194>)
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	f103 0220 	add.w	r2, r3, #32
 800506a:	4b11      	ldr	r3, [pc, #68]	; (80050b0 <keyb_proc+0x117c>)
 800506c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8005076:	d140      	bne.n	80050fa <keyb_proc+0x11c6>
					PULSE_LED_II_2_ON;
				};	
				
				TIM_Cmd(TIM8, ENABLE);
 8005078:	4c14      	ldr	r4, [pc, #80]	; (80050cc <keyb_proc+0x1198>)
 800507a:	2101      	movs	r1, #1
 800507c:	4620      	mov	r0, r4
 800507e:	f7fc fa19 	bl	80014b4 <TIM_Cmd>
			TIM_SetCounter(TIM8, 0x00);
 8005082:	2100      	movs	r1, #0
 8005084:	4620      	mov	r0, r4
 8005086:	f7fc fa06 	bl	8001496 <TIM_SetCounter>
 800508a:	e03f      	b.n	800510c <keyb_proc+0x11d8>
 800508c:	200002c1 	.word	0x200002c1
 8005090:	200002bd 	.word	0x200002bd
 8005094:	200002f0 	.word	0x200002f0
 8005098:	200002cc 	.word	0x200002cc
 800509c:	200002c2 	.word	0x200002c2
 80050a0:	200002be 	.word	0x200002be
 80050a4:	200002a8 	.word	0x200002a8
 80050a8:	200002bf 	.word	0x200002bf
 80050ac:	40020400 	.word	0x40020400
 80050b0:	200008a4 	.word	0x200008a4
 80050b4:	40002000 	.word	0x40002000
 80050b8:	40020000 	.word	0x40020000
 80050bc:	200002a0 	.word	0x200002a0
 80050c0:	200002c4 	.word	0x200002c4
 80050c4:	200002a9 	.word	0x200002a9
 80050c8:	200002c0 	.word	0x200002c0
 80050cc:	40010400 	.word	0x40010400
			PreviousStep_2 = GetStepVoltage(1, gSequenceStepNumber_2);
 80050d0:	4c1b      	ldr	r4, [pc, #108]	; (8005140 <keyb_proc+0x120c>)
 80050d2:	7821      	ldrb	r1, [r4, #0]
 80050d4:	2001      	movs	r0, #1
 80050d6:	f7fd fa39 	bl	800254c <GetStepVoltage>
 80050da:	4b1a      	ldr	r3, [pc, #104]	; (8005144 <keyb_proc+0x1210>)
 80050dc:	6018      	str	r0, [r3, #0]
			gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
 80050de:	7821      	ldrb	r1, [r4, #0]
 80050e0:	2001      	movs	r0, #1
 80050e2:	f7fd fb89 	bl	80027f8 <GetNextStep>
 80050e6:	7020      	strb	r0, [r4, #0]
			gStepWidth_2 = 0;
 80050e8:	4b17      	ldr	r3, [pc, #92]	; (8005148 <keyb_proc+0x1214>)
 80050ea:	2200      	movs	r2, #0
 80050ec:	601a      	str	r2, [r3, #0]
 80050ee:	e7a6      	b.n	800503e <keyb_proc+0x110a>
					PULSE_LED_II_1_ON;
 80050f0:	2108      	movs	r1, #8
 80050f2:	4816      	ldr	r0, [pc, #88]	; (800514c <keyb_proc+0x1218>)
 80050f4:	f7fb fff7 	bl	80010e6 <GPIO_ResetBits>
 80050f8:	e7b3      	b.n	8005062 <keyb_proc+0x112e>
					PULSE_LED_II_2_ON;
 80050fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80050fe:	4813      	ldr	r0, [pc, #76]	; (800514c <keyb_proc+0x1218>)
 8005100:	f7fb fff1 	bl	80010e6 <GPIO_ResetBits>
 8005104:	e7b8      	b.n	8005078 <keyb_proc+0x1144>
	
			}
	}
	}else advanced_counter_2 = 0;
 8005106:	4b12      	ldr	r3, [pc, #72]	; (8005150 <keyb_proc+0x121c>)
 8005108:	2200      	movs	r2, #0
 800510a:	701a      	strb	r2, [r3, #0]
				
	if (gKeysNotValid == 0) {
 800510c:	4b11      	ldr	r3, [pc, #68]	; (8005154 <keyb_proc+0x1220>)
 800510e:	781b      	ldrb	r3, [r3, #0]
 8005110:	b12b      	cbz	r3, 800511e <keyb_proc+0x11ea>
		Steps[Section][StepNum] = tmpStep;				
		DisplayUpdateFlags.b.MainDisplay = 1;	
	} else {
		gKeysNotValid = 0;
 8005112:	4b10      	ldr	r3, [pc, #64]	; (8005154 <keyb_proc+0x1220>)
 8005114:	2200      	movs	r2, #0
 8005116:	701a      	strb	r2, [r3, #0]
	};
				
	return 1;
}
 8005118:	2001      	movs	r0, #1
 800511a:	b003      	add	sp, #12
 800511c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Steps[Section][StepNum] = tmpStep;				
 800511e:	eb05 1547 	add.w	r5, r5, r7, lsl #5
 8005122:	4f0d      	ldr	r7, [pc, #52]	; (8005158 <keyb_proc+0x1224>)
 8005124:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 8005128:	ab02      	add	r3, sp, #8
 800512a:	e913 0003 	ldmdb	r3, {r0, r1}
 800512e:	e885 0003 	stmia.w	r5, {r0, r1}
		DisplayUpdateFlags.b.MainDisplay = 1;	
 8005132:	4a0a      	ldr	r2, [pc, #40]	; (800515c <keyb_proc+0x1228>)
 8005134:	7813      	ldrb	r3, [r2, #0]
 8005136:	f043 0301 	orr.w	r3, r3, #1
 800513a:	7013      	strb	r3, [r2, #0]
 800513c:	e7ec      	b.n	8005118 <keyb_proc+0x11e4>
 800513e:	bf00      	nop
 8005140:	200002c0 	.word	0x200002c0
 8005144:	200002a4 	.word	0x200002a4
 8005148:	200002c8 	.word	0x200002c8
 800514c:	40020000 	.word	0x40020000
 8005150:	200002a9 	.word	0x200002a9
 8005154:	200002bc 	.word	0x200002bc
 8005158:	200008a4 	.word	0x200008a4
 800515c:	200002f0 	.word	0x200002f0

08005160 <UpdateModeSection>:

/*
	Update leds function
*/
void UpdateModeSection(void)
{
 8005160:	b510      	push	{r4, lr}
 8005162:	b082      	sub	sp, #8
	unsigned char StepNum = 0, Section = 0;
	uLeds mLeds;
	uStep *mStep;
	
	mLeds.value[0] = 0xFF;
 8005164:	23ff      	movs	r3, #255	; 0xff
 8005166:	f88d 3004 	strb.w	r3, [sp, #4]
	mLeds.value[1] = 0xFF;
 800516a:	f88d 3005 	strb.w	r3, [sp, #5]
	mLeds.value[2] = 0xFF;
 800516e:	f88d 3006 	strb.w	r3, [sp, #6]
	mLeds.value[3] = 0xFF;
 8005172:	f88d 3007 	strb.w	r3, [sp, #7]

	if ((gSequencerMode_1 == SEQUENCER_MODE_RUN) ||
 8005176:	4bbd      	ldr	r3, [pc, #756]	; (800546c <UpdateModeSection+0x30c>)
 8005178:	781b      	ldrb	r3, [r3, #0]
 800517a:	b123      	cbz	r3, 8005186 <UpdateModeSection+0x26>
			(gSequencerMode_1 == SEQUENCER_MODE_ADVANCE)) {
 800517c:	4bbb      	ldr	r3, [pc, #748]	; (800546c <UpdateModeSection+0x30c>)
 800517e:	781b      	ldrb	r3, [r3, #0]
 8005180:	b2db      	uxtb	r3, r3
	if ((gSequencerMode_1 == SEQUENCER_MODE_RUN) ||
 8005182:	2b06      	cmp	r3, #6
 8005184:	d105      	bne.n	8005192 <UpdateModeSection+0x32>
		mLeds.b.Seq1Run = 0;
 8005186:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800518a:	f36f 0382 	bfc	r3, #2, #1
 800518e:	f88d 3004 	strb.w	r3, [sp, #4]
	};
	if ( (gSequencerMode_1 == SEQUENCER_MODE_WAIT) ||
 8005192:	4bb6      	ldr	r3, [pc, #728]	; (800546c <UpdateModeSection+0x30c>)
 8005194:	781b      	ldrb	r3, [r3, #0]
 8005196:	b2db      	uxtb	r3, r3
 8005198:	2b01      	cmp	r3, #1
 800519a:	d009      	beq.n	80051b0 <UpdateModeSection+0x50>
			(gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z ) ||
 800519c:	4bb3      	ldr	r3, [pc, #716]	; (800546c <UpdateModeSection+0x30c>)
 800519e:	781b      	ldrb	r3, [r3, #0]
 80051a0:	b2db      	uxtb	r3, r3
	if ( (gSequencerMode_1 == SEQUENCER_MODE_WAIT) ||
 80051a2:	2b04      	cmp	r3, #4
 80051a4:	d004      	beq.n	80051b0 <UpdateModeSection+0x50>
			(gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z)  ) {
 80051a6:	4bb1      	ldr	r3, [pc, #708]	; (800546c <UpdateModeSection+0x30c>)
 80051a8:	781b      	ldrb	r3, [r3, #0]
 80051aa:	b2db      	uxtb	r3, r3
			(gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z ) ||
 80051ac:	2b05      	cmp	r3, #5
 80051ae:	d105      	bne.n	80051bc <UpdateModeSection+0x5c>
		mLeds.b.Seq1Wait = 0;
 80051b0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80051b4:	f36f 0341 	bfc	r3, #1, #1
 80051b8:	f88d 3004 	strb.w	r3, [sp, #4]
	};
			
	if (gSequencerMode_1 == SEQUENCER_MODE_STOP) {
 80051bc:	4bab      	ldr	r3, [pc, #684]	; (800546c <UpdateModeSection+0x30c>)
 80051be:	781b      	ldrb	r3, [r3, #0]
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	2b02      	cmp	r3, #2
 80051c4:	f000 8173 	beq.w	80054ae <UpdateModeSection+0x34e>
		mLeds.b.Seq1Stop = 0;
	};
	
	if ((gSequencerMode_2 == SEQUENCER_MODE_RUN) ||
 80051c8:	4ba9      	ldr	r3, [pc, #676]	; (8005470 <UpdateModeSection+0x310>)
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	b123      	cbz	r3, 80051d8 <UpdateModeSection+0x78>
			(gSequencerMode_2 == SEQUENCER_MODE_ADVANCE) ) {
 80051ce:	4ba8      	ldr	r3, [pc, #672]	; (8005470 <UpdateModeSection+0x310>)
 80051d0:	781b      	ldrb	r3, [r3, #0]
 80051d2:	b2db      	uxtb	r3, r3
	if ((gSequencerMode_2 == SEQUENCER_MODE_RUN) ||
 80051d4:	2b06      	cmp	r3, #6
 80051d6:	d105      	bne.n	80051e4 <UpdateModeSection+0x84>
		mLeds.b.Seq2Run = 0;
 80051d8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80051dc:	f36f 1345 	bfc	r3, #5, #1
 80051e0:	f88d 3004 	strb.w	r3, [sp, #4]
	};
	if ((gSequencerMode_2 == SEQUENCER_MODE_WAIT) ||
 80051e4:	4ba2      	ldr	r3, [pc, #648]	; (8005470 <UpdateModeSection+0x310>)
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d009      	beq.n	8005202 <UpdateModeSection+0xa2>
			(gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z ) ||
 80051ee:	4ba0      	ldr	r3, [pc, #640]	; (8005470 <UpdateModeSection+0x310>)
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	b2db      	uxtb	r3, r3
	if ((gSequencerMode_2 == SEQUENCER_MODE_WAIT) ||
 80051f4:	2b04      	cmp	r3, #4
 80051f6:	d004      	beq.n	8005202 <UpdateModeSection+0xa2>
			(gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) ) {
 80051f8:	4b9d      	ldr	r3, [pc, #628]	; (8005470 <UpdateModeSection+0x310>)
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	b2db      	uxtb	r3, r3
			(gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z ) ||
 80051fe:	2b05      	cmp	r3, #5
 8005200:	d105      	bne.n	800520e <UpdateModeSection+0xae>
		mLeds.b.Seq2Wait = 0;
 8005202:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005206:	f36f 1304 	bfc	r3, #4, #1
 800520a:	f88d 3004 	strb.w	r3, [sp, #4]
	};
	if (gSequencerMode_2 == SEQUENCER_MODE_STOP) {
 800520e:	4b98      	ldr	r3, [pc, #608]	; (8005470 <UpdateModeSection+0x310>)
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	b2db      	uxtb	r3, r3
 8005214:	2b02      	cmp	r3, #2
 8005216:	f000 8151 	beq.w	80054bc <UpdateModeSection+0x35c>
		mLeds.b.Seq2Stop = 0;
	};
	
	
	/* Determine step num for different DisplayModes*/
	if ( gDisplayMode == DISPLAY_MODE_VIEW_1 ) {
 800521a:	4b96      	ldr	r3, [pc, #600]	; (8005474 <UpdateModeSection+0x314>)
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	2b00      	cmp	r3, #0
 8005220:	f040 8153 	bne.w	80054ca <UpdateModeSection+0x36a>
		StepNum = gSequenceStepNumber_1;
 8005224:	4b94      	ldr	r3, [pc, #592]	; (8005478 <UpdateModeSection+0x318>)
 8005226:	781b      	ldrb	r3, [r3, #0]
 8005228:	b2db      	uxtb	r3, r3
		Section = 0;
	}
	if ( gDisplayMode == DISPLAY_MODE_VIEW_2 ) {
 800522a:	4a92      	ldr	r2, [pc, #584]	; (8005474 <UpdateModeSection+0x314>)
 800522c:	7812      	ldrb	r2, [r2, #0]
 800522e:	b2d2      	uxtb	r2, r2
 8005230:	2a01      	cmp	r2, #1
 8005232:	f000 814c 	beq.w	80054ce <UpdateModeSection+0x36e>
 8005236:	2100      	movs	r1, #0
		StepNum = gSequenceStepNumber_2;
		Section = 1;
	};
	if ( gDisplayMode == DISPLAY_MODE_EDIT_1 ) {
 8005238:	4a8e      	ldr	r2, [pc, #568]	; (8005474 <UpdateModeSection+0x314>)
 800523a:	7812      	ldrb	r2, [r2, #0]
 800523c:	b2d2      	uxtb	r2, r2
 800523e:	2a02      	cmp	r2, #2
 8005240:	f000 814a 	beq.w	80054d8 <UpdateModeSection+0x378>
		StepNum = gEditModeStepNum;
		Section = 0;
	}
	if ( gDisplayMode == DISPLAY_MODE_EDIT_2 ) {
 8005244:	4a8b      	ldr	r2, [pc, #556]	; (8005474 <UpdateModeSection+0x314>)
 8005246:	7812      	ldrb	r2, [r2, #0]
 8005248:	b2d2      	uxtb	r2, r2
 800524a:	2a03      	cmp	r2, #3
 800524c:	f000 8148 	beq.w	80054e0 <UpdateModeSection+0x380>
		Section = 1;
	};
	
	mStep = (uStep*) &Steps[Section][StepNum];
	
	mLeds.b.VoltageFull  	= ~mStep->b.FullRange;
 8005250:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8005254:	4a89      	ldr	r2, [pc, #548]	; (800547c <UpdateModeSection+0x31c>)
 8005256:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800525a:	78da      	ldrb	r2, [r3, #3]
 800525c:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8005260:	f082 0201 	eor.w	r2, r2, #1
 8005264:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8005268:	f362 0182 	bfi	r1, r2, #2, #1
 800526c:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.Voltage0     	= ~mStep->b.Voltage0;
 8005270:	78da      	ldrb	r2, [r3, #3]
 8005272:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8005276:	f082 0201 	eor.w	r2, r2, #1
 800527a:	b2c9      	uxtb	r1, r1
 800527c:	f362 1104 	bfi	r1, r2, #4, #1
 8005280:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.Voltage2     	= ~mStep->b.Voltage2;
 8005284:	78da      	ldrb	r2, [r3, #3]
 8005286:	f3c2 1240 	ubfx	r2, r2, #5, #1
 800528a:	f082 0201 	eor.w	r2, r2, #1
 800528e:	b2c9      	uxtb	r1, r1
 8005290:	f362 1145 	bfi	r1, r2, #5, #1
 8005294:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.Voltage4     	= ~mStep->b.Voltage4;
 8005298:	78da      	ldrb	r2, [r3, #3]
 800529a:	f3c2 1280 	ubfx	r2, r2, #6, #1
 800529e:	f082 0201 	eor.w	r2, r2, #1
 80052a2:	b2c9      	uxtb	r1, r1
 80052a4:	f362 1186 	bfi	r1, r2, #6, #1
 80052a8:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.Voltage6     	= ~mStep->b.Voltage6;
 80052ac:	78da      	ldrb	r2, [r3, #3]
 80052ae:	ea6f 12d2 	mvn.w	r2, r2, lsr #7
 80052b2:	b2c9      	uxtb	r1, r1
 80052b4:	f362 11c7 	bfi	r1, r2, #7, #1
 80052b8:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.Voltage8     	= ~mStep->b.Voltage8;
 80052bc:	791a      	ldrb	r2, [r3, #4]
 80052be:	f002 0201 	and.w	r2, r2, #1
 80052c2:	f082 0201 	eor.w	r2, r2, #1
 80052c6:	f89d 1006 	ldrb.w	r1, [sp, #6]
 80052ca:	f362 0100 	bfi	r1, r2, #0, #1
 80052ce:	f88d 1006 	strb.w	r1, [sp, #6]
  mLeds.b.Pulse1       	= ~mStep->b.OutputPulse1; //hack for Gate1 Gate2 leds
 80052d2:	795a      	ldrb	r2, [r3, #5]
 80052d4:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 80052d8:	f082 0201 	eor.w	r2, r2, #1
 80052dc:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80052e0:	f362 1186 	bfi	r1, r2, #6, #1
 80052e4:	f88d 1004 	strb.w	r1, [sp, #4]
  mLeds.b.Pulse2       	= ~mStep->b.OutputPulse2;
 80052e8:	795a      	ldrb	r2, [r3, #5]
 80052ea:	f3c2 1200 	ubfx	r2, r2, #4, #1
 80052ee:	f082 0201 	eor.w	r2, r2, #1
 80052f2:	b2c9      	uxtb	r1, r1
 80052f4:	f362 11c7 	bfi	r1, r2, #7, #1
 80052f8:	f88d 1004 	strb.w	r1, [sp, #4]
  mLeds.b.CycleFirst   	= ~mStep->b.CycleFirst;
 80052fc:	791a      	ldrb	r2, [r3, #4]
 80052fe:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8005302:	f082 0201 	eor.w	r2, r2, #1
 8005306:	f89d 1006 	ldrb.w	r1, [sp, #6]
 800530a:	f362 1104 	bfi	r1, r2, #4, #1
 800530e:	f88d 1006 	strb.w	r1, [sp, #6]
  mLeds.b.CycleLast    	= ~mStep->b.CycleLast;
 8005312:	791a      	ldrb	r2, [r3, #4]
 8005314:	f3c2 1240 	ubfx	r2, r2, #5, #1
 8005318:	f082 0201 	eor.w	r2, r2, #1
 800531c:	b2c9      	uxtb	r1, r1
 800531e:	f362 1145 	bfi	r1, r2, #5, #1
 8005322:	f88d 1006 	strb.w	r1, [sp, #6]
  mLeds.b.VoltageSource = ~mStep->b.VoltageSource;
 8005326:	78da      	ldrb	r2, [r3, #3]
 8005328:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 800532c:	f082 0201 	eor.w	r2, r2, #1
 8005330:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8005334:	f362 01c3 	bfi	r1, r2, #3, #1
 8005338:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.Integration   = ~mStep->b.Sloped;
 800533c:	78da      	ldrb	r2, [r3, #3]
 800533e:	f3c2 0240 	ubfx	r2, r2, #1, #1
 8005342:	f082 0201 	eor.w	r2, r2, #1
 8005346:	b2c9      	uxtb	r1, r1
 8005348:	f362 0141 	bfi	r1, r2, #1, #1
 800534c:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.Quantization  = ~mStep->b.Quantize;
 8005350:	78da      	ldrb	r2, [r3, #3]
 8005352:	f002 0201 	and.w	r2, r2, #1
 8005356:	f082 0201 	eor.w	r2, r2, #1
 800535a:	b2c9      	uxtb	r1, r1
 800535c:	f362 0100 	bfi	r1, r2, #0, #1
 8005360:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.TimeRange0   	= ~mStep->b.TimeRange_p03;
 8005364:	791a      	ldrb	r2, [r3, #4]
 8005366:	f3c2 1280 	ubfx	r2, r2, #6, #1
 800536a:	f082 0201 	eor.w	r2, r2, #1
 800536e:	f89d 1006 	ldrb.w	r1, [sp, #6]
 8005372:	f362 1186 	bfi	r1, r2, #6, #1
 8005376:	f88d 1006 	strb.w	r1, [sp, #6]
  mLeds.b.TimeRange1   	= ~mStep->b.TimeRange_p3;
 800537a:	791a      	ldrb	r2, [r3, #4]
 800537c:	ea6f 12d2 	mvn.w	r2, r2, lsr #7
 8005380:	b2c9      	uxtb	r1, r1
 8005382:	f362 11c7 	bfi	r1, r2, #7, #1
 8005386:	f88d 1006 	strb.w	r1, [sp, #6]
  mLeds.b.TimeRange2   	= ~mStep->b.TimeRange_3;
 800538a:	795a      	ldrb	r2, [r3, #5]
 800538c:	f002 0201 	and.w	r2, r2, #1
 8005390:	f082 0201 	eor.w	r2, r2, #1
 8005394:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8005398:	f362 0100 	bfi	r1, r2, #0, #1
 800539c:	f88d 1005 	strb.w	r1, [sp, #5]
  mLeds.b.TimeRange3   	= ~mStep->b.TimeRange_30;
 80053a0:	795a      	ldrb	r2, [r3, #5]
 80053a2:	f3c2 0240 	ubfx	r2, r2, #1, #1
 80053a6:	f082 0201 	eor.w	r2, r2, #1
 80053aa:	b2c9      	uxtb	r1, r1
 80053ac:	f362 0141 	bfi	r1, r2, #1, #1
 80053b0:	f88d 1005 	strb.w	r1, [sp, #5]
  mLeds.b.TimeSource   	= ~mStep->b.TimeSource;
 80053b4:	795a      	ldrb	r2, [r3, #5]
 80053b6:	f3c2 0280 	ubfx	r2, r2, #2, #1
 80053ba:	f082 0201 	eor.w	r2, r2, #1
 80053be:	b2c9      	uxtb	r1, r1
 80053c0:	f362 0182 	bfi	r1, r2, #2, #1
 80053c4:	f88d 1005 	strb.w	r1, [sp, #5]
  mLeds.b.OPStop       	= ~mStep->b.OpModeSTOP;
 80053c8:	791a      	ldrb	r2, [r3, #4]
 80053ca:	f3c2 0240 	ubfx	r2, r2, #1, #1
 80053ce:	f082 0201 	eor.w	r2, r2, #1
 80053d2:	f89d 1006 	ldrb.w	r1, [sp, #6]
 80053d6:	f362 0141 	bfi	r1, r2, #1, #1
 80053da:	f88d 1006 	strb.w	r1, [sp, #6]
  mLeds.b.OPSustain    	= ~mStep->b.OpModeSUSTAIN;
 80053de:	791a      	ldrb	r2, [r3, #4]
 80053e0:	f3c2 0280 	ubfx	r2, r2, #2, #1
 80053e4:	f082 0201 	eor.w	r2, r2, #1
 80053e8:	b2c9      	uxtb	r1, r1
 80053ea:	f362 0182 	bfi	r1, r2, #2, #1
 80053ee:	f88d 1006 	strb.w	r1, [sp, #6]
  mLeds.b.OPEnable     	= ~mStep->b.OpModeENABLE;
 80053f2:	791b      	ldrb	r3, [r3, #4]
 80053f4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80053f8:	f083 0301 	eor.w	r3, r3, #1
 80053fc:	b2ca      	uxtb	r2, r1
 80053fe:	f363 02c3 	bfi	r2, r3, #3, #1
 8005402:	f88d 2006 	strb.w	r2, [sp, #6]
	
	if ( (gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 8005406:	4b1b      	ldr	r3, [pc, #108]	; (8005474 <UpdateModeSection+0x314>)
 8005408:	781b      	ldrb	r3, [r3, #0]
 800540a:	b2db      	uxtb	r3, r3
 800540c:	2b04      	cmp	r3, #4
 800540e:	d00e      	beq.n	800542e <UpdateModeSection+0x2ce>
 8005410:	4b18      	ldr	r3, [pc, #96]	; (8005474 <UpdateModeSection+0x314>)
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	b2db      	uxtb	r3, r3
 8005416:	2b05      	cmp	r3, #5
 8005418:	d009      	beq.n	800542e <UpdateModeSection+0x2ce>
		(gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2) ) {
 800541a:	4b16      	ldr	r3, [pc, #88]	; (8005474 <UpdateModeSection+0x314>)
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	b2db      	uxtb	r3, r3
	if ( (gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 8005420:	2b06      	cmp	r3, #6
 8005422:	d004      	beq.n	800542e <UpdateModeSection+0x2ce>
		(gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2) ) {
 8005424:	4b13      	ldr	r3, [pc, #76]	; (8005474 <UpdateModeSection+0x314>)
 8005426:	781b      	ldrb	r3, [r3, #0]
 8005428:	b2db      	uxtb	r3, r3
 800542a:	2b07      	cmp	r3, #7
 800542c:	d17f      	bne.n	800552e <UpdateModeSection+0x3ce>
		mLeds.value[0] = 0xFF;
 800542e:	23ff      	movs	r3, #255	; 0xff
 8005430:	f88d 3004 	strb.w	r3, [sp, #4]
		mLeds.value[1] = 0xFF;
 8005434:	f88d 3005 	strb.w	r3, [sp, #5]
		mLeds.value[2] = 0xFF;
 8005438:	f88d 3006 	strb.w	r3, [sp, #6]
		mLeds.value[3] = 0xFF;
 800543c:	f88d 3007 	strb.w	r3, [sp, #7]
					
		if((gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2))
 8005440:	4b0c      	ldr	r3, [pc, #48]	; (8005474 <UpdateModeSection+0x314>)
 8005442:	781b      	ldrb	r3, [r3, #0]
 8005444:	b2db      	uxtb	r3, r3
 8005446:	2b04      	cmp	r3, #4
 8005448:	d04e      	beq.n	80054e8 <UpdateModeSection+0x388>
 800544a:	4b0a      	ldr	r3, [pc, #40]	; (8005474 <UpdateModeSection+0x314>)
 800544c:	781b      	ldrb	r3, [r3, #0]
 800544e:	b2db      	uxtb	r3, r3
 8005450:	2b05      	cmp	r3, #5
 8005452:	d049      	beq.n	80054e8 <UpdateModeSection+0x388>
			{
				 mLeds.b.Seq1Wait = 1;
			}
			else save_counter = 0;
		}
		else if((gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2))
 8005454:	4b07      	ldr	r3, [pc, #28]	; (8005474 <UpdateModeSection+0x314>)
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	b2db      	uxtb	r3, r3
 800545a:	2b06      	cmp	r3, #6
 800545c:	d010      	beq.n	8005480 <UpdateModeSection+0x320>
 800545e:	4b05      	ldr	r3, [pc, #20]	; (8005474 <UpdateModeSection+0x314>)
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	b2db      	uxtb	r3, r3
 8005464:	2b07      	cmp	r3, #7
 8005466:	d154      	bne.n	8005512 <UpdateModeSection+0x3b2>
 8005468:	e00a      	b.n	8005480 <UpdateModeSection+0x320>
 800546a:	bf00      	nop
 800546c:	200002c1 	.word	0x200002c1
 8005470:	200002c2 	.word	0x200002c2
 8005474:	200002b0 	.word	0x200002b0
 8005478:	200002bf 	.word	0x200002bf
 800547c:	200008a4 	.word	0x200008a4
		{
			mLeds.b.Seq1Wait = 1;
 8005480:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005484:	f043 0302 	orr.w	r3, r3, #2
 8005488:	f88d 3004 	strb.w	r3, [sp, #4]
			load_counter++;
 800548c:	4b51      	ldr	r3, [pc, #324]	; (80055d4 <UpdateModeSection+0x474>)
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	3201      	adds	r2, #1
 8005492:	601a      	str	r2, [r3, #0]
			if(load_counter < 1500)
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	f240 53db 	movw	r3, #1499	; 0x5db
 800549a:	429a      	cmp	r2, r3
 800549c:	f200 8081 	bhi.w	80055a2 <UpdateModeSection+0x442>
			{
				 mLeds.b.Seq2Wait = 0;
 80054a0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80054a4:	f36f 1304 	bfc	r3, #4, #1
 80054a8:	f88d 3004 	strb.w	r3, [sp, #4]
 80054ac:	e031      	b.n	8005512 <UpdateModeSection+0x3b2>
		mLeds.b.Seq1Stop = 0;
 80054ae:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80054b2:	f36f 0300 	bfc	r3, #0, #1
 80054b6:	f88d 3004 	strb.w	r3, [sp, #4]
 80054ba:	e685      	b.n	80051c8 <UpdateModeSection+0x68>
		mLeds.b.Seq2Stop = 0;
 80054bc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80054c0:	f36f 03c3 	bfc	r3, #3, #1
 80054c4:	f88d 3004 	strb.w	r3, [sp, #4]
 80054c8:	e6a7      	b.n	800521a <UpdateModeSection+0xba>
	unsigned char StepNum = 0, Section = 0;
 80054ca:	2300      	movs	r3, #0
 80054cc:	e6ad      	b.n	800522a <UpdateModeSection+0xca>
		StepNum = gSequenceStepNumber_2;
 80054ce:	4b42      	ldr	r3, [pc, #264]	; (80055d8 <UpdateModeSection+0x478>)
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	b2db      	uxtb	r3, r3
		Section = 1;
 80054d4:	2101      	movs	r1, #1
 80054d6:	e6af      	b.n	8005238 <UpdateModeSection+0xd8>
		StepNum = gEditModeStepNum;
 80054d8:	4b40      	ldr	r3, [pc, #256]	; (80055dc <UpdateModeSection+0x47c>)
 80054da:	781b      	ldrb	r3, [r3, #0]
		Section = 0;
 80054dc:	2100      	movs	r1, #0
 80054de:	e6b1      	b.n	8005244 <UpdateModeSection+0xe4>
		StepNum = gEditModeStepNum;
 80054e0:	4b3e      	ldr	r3, [pc, #248]	; (80055dc <UpdateModeSection+0x47c>)
 80054e2:	781b      	ldrb	r3, [r3, #0]
		Section = 1;
 80054e4:	2101      	movs	r1, #1
 80054e6:	e6b3      	b.n	8005250 <UpdateModeSection+0xf0>
			mLeds.b.Seq2Wait = 1;
 80054e8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80054ec:	f043 0310 	orr.w	r3, r3, #16
 80054f0:	f88d 3004 	strb.w	r3, [sp, #4]
			save_counter++;
 80054f4:	4b3a      	ldr	r3, [pc, #232]	; (80055e0 <UpdateModeSection+0x480>)
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	3201      	adds	r2, #1
 80054fa:	601a      	str	r2, [r3, #0]
			if(save_counter < 1500)
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	f240 53db 	movw	r3, #1499	; 0x5db
 8005502:	429a      	cmp	r2, r3
 8005504:	d83c      	bhi.n	8005580 <UpdateModeSection+0x420>
				 mLeds.b.Seq1Wait = 0;
 8005506:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800550a:	f36f 0341 	bfc	r3, #1, #1
 800550e:	f88d 3004 	strb.w	r3, [sp, #4]
			else load_counter = 0;
			
			
		}
			
		if(!Is_Expander_Present())
 8005512:	f7fc fbb9 	bl	8001c88 <Is_Expander_Present>
 8005516:	b950      	cbnz	r0, 800552e <UpdateModeSection+0x3ce>
		{	
			if(bank == 1) mLeds.value[0] &= ~(1 << 6);
 8005518:	4b32      	ldr	r3, [pc, #200]	; (80055e4 <UpdateModeSection+0x484>)
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	b2db      	uxtb	r3, r3
 800551e:	2b01      	cmp	r3, #1
 8005520:	d050      	beq.n	80055c4 <UpdateModeSection+0x464>
			else mLeds.value[0] &= ~(1 << 7);
 8005522:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005526:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800552a:	f88d 3004 	strb.w	r3, [sp, #4]
		}
	};
	
	//Send data to leds
	LEDS_modes_SendStruct(&mLeds);
 800552e:	a801      	add	r0, sp, #4
 8005530:	f7fc fbf6 	bl	8001d20 <LEDS_modes_SendStruct>
	
	if ( (gDisplayMode == DISPLAY_MODE_VIEW_1) ||
 8005534:	4b2c      	ldr	r3, [pc, #176]	; (80055e8 <UpdateModeSection+0x488>)
 8005536:	781b      	ldrb	r3, [r3, #0]
 8005538:	b123      	cbz	r3, 8005544 <UpdateModeSection+0x3e4>
			(gDisplayMode == DISPLAY_MODE_EDIT_1) ) {
 800553a:	4b2b      	ldr	r3, [pc, #172]	; (80055e8 <UpdateModeSection+0x488>)
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	b2db      	uxtb	r3, r3
	if ( (gDisplayMode == DISPLAY_MODE_VIEW_1) ||
 8005540:	2b02      	cmp	r3, #2
 8005542:	d108      	bne.n	8005556 <UpdateModeSection+0x3f6>
		DISPLAY_LED_I_ON;
 8005544:	4c29      	ldr	r4, [pc, #164]	; (80055ec <UpdateModeSection+0x48c>)
 8005546:	2140      	movs	r1, #64	; 0x40
 8005548:	4620      	mov	r0, r4
 800554a:	f7fb fdca 	bl	80010e2 <GPIO_SetBits>
		DISPLAY_LED_II_OFF;
 800554e:	2180      	movs	r1, #128	; 0x80
 8005550:	4620      	mov	r0, r4
 8005552:	f7fb fdc8 	bl	80010e6 <GPIO_ResetBits>
	};
			
	if ( (gDisplayMode == DISPLAY_MODE_VIEW_2) ||
 8005556:	4b24      	ldr	r3, [pc, #144]	; (80055e8 <UpdateModeSection+0x488>)
 8005558:	781b      	ldrb	r3, [r3, #0]
 800555a:	b2db      	uxtb	r3, r3
 800555c:	2b01      	cmp	r3, #1
 800555e:	d004      	beq.n	800556a <UpdateModeSection+0x40a>
			(gDisplayMode == DISPLAY_MODE_EDIT_2) ) {
 8005560:	4b21      	ldr	r3, [pc, #132]	; (80055e8 <UpdateModeSection+0x488>)
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	b2db      	uxtb	r3, r3
	if ( (gDisplayMode == DISPLAY_MODE_VIEW_2) ||
 8005566:	2b03      	cmp	r3, #3
 8005568:	d108      	bne.n	800557c <UpdateModeSection+0x41c>
		DISPLAY_LED_II_ON;
 800556a:	4c20      	ldr	r4, [pc, #128]	; (80055ec <UpdateModeSection+0x48c>)
 800556c:	2180      	movs	r1, #128	; 0x80
 800556e:	4620      	mov	r0, r4
 8005570:	f7fb fdb7 	bl	80010e2 <GPIO_SetBits>
		DISPLAY_LED_I_OFF;
 8005574:	2140      	movs	r1, #64	; 0x40
 8005576:	4620      	mov	r0, r4
 8005578:	f7fb fdb5 	bl	80010e6 <GPIO_ResetBits>
	};
};
 800557c:	b002      	add	sp, #8
 800557e:	bd10      	pop	{r4, pc}
			else if(save_counter < 3000)
 8005580:	4b17      	ldr	r3, [pc, #92]	; (80055e0 <UpdateModeSection+0x480>)
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	f640 33b7 	movw	r3, #2999	; 0xbb7
 8005588:	429a      	cmp	r2, r3
 800558a:	d806      	bhi.n	800559a <UpdateModeSection+0x43a>
				 mLeds.b.Seq1Wait = 1;
 800558c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005590:	f043 0302 	orr.w	r3, r3, #2
 8005594:	f88d 3004 	strb.w	r3, [sp, #4]
 8005598:	e7bb      	b.n	8005512 <UpdateModeSection+0x3b2>
			else save_counter = 0;
 800559a:	4b11      	ldr	r3, [pc, #68]	; (80055e0 <UpdateModeSection+0x480>)
 800559c:	2200      	movs	r2, #0
 800559e:	601a      	str	r2, [r3, #0]
 80055a0:	e7b7      	b.n	8005512 <UpdateModeSection+0x3b2>
			else if(load_counter < 3000)
 80055a2:	4b0c      	ldr	r3, [pc, #48]	; (80055d4 <UpdateModeSection+0x474>)
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	f640 33b7 	movw	r3, #2999	; 0xbb7
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d806      	bhi.n	80055bc <UpdateModeSection+0x45c>
				 mLeds.b.Seq2Wait = 1;
 80055ae:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80055b2:	f043 0310 	orr.w	r3, r3, #16
 80055b6:	f88d 3004 	strb.w	r3, [sp, #4]
 80055ba:	e7aa      	b.n	8005512 <UpdateModeSection+0x3b2>
			else load_counter = 0;
 80055bc:	4b05      	ldr	r3, [pc, #20]	; (80055d4 <UpdateModeSection+0x474>)
 80055be:	2200      	movs	r2, #0
 80055c0:	601a      	str	r2, [r3, #0]
 80055c2:	e7a6      	b.n	8005512 <UpdateModeSection+0x3b2>
			if(bank == 1) mLeds.value[0] &= ~(1 << 6);
 80055c4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80055c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055cc:	f88d 3004 	strb.w	r3, [sp, #4]
 80055d0:	e7ad      	b.n	800552e <UpdateModeSection+0x3ce>
 80055d2:	bf00      	nop
 80055d4:	200002d0 	.word	0x200002d0
 80055d8:	200002c0 	.word	0x200002c0
 80055dc:	200002b1 	.word	0x200002b1
 80055e0:	200002d4 	.word	0x200002d4
 80055e4:	20000270 	.word	0x20000270
 80055e8:	200002b0 	.word	0x200002b0
 80055ec:	40020000 	.word	0x40020000

080055f0 <UpdateStepSection>:

/*
	Steps section leds update function
*/
void UpdateStepSection(void)
{
 80055f0:	b508      	push	{r3, lr}
	if ( gDisplayMode == DISPLAY_MODE_VIEW_1 ) {
 80055f2:	4b1a      	ldr	r3, [pc, #104]	; (800565c <UpdateStepSection+0x6c>)
 80055f4:	781b      	ldrb	r3, [r3, #0]
 80055f6:	b33b      	cbz	r3, 8005648 <UpdateStepSection+0x58>
		LED_STEP_LightStep(gSequenceStepNumber_1);
	};
	if ( gDisplayMode == DISPLAY_MODE_VIEW_2 ) {
 80055f8:	4b18      	ldr	r3, [pc, #96]	; (800565c <UpdateStepSection+0x6c>)
 80055fa:	781b      	ldrb	r3, [r3, #0]
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d027      	beq.n	8005652 <UpdateStepSection+0x62>
		LED_STEP_LightStep(gSequenceStepNumber_2);
	};
	if ( ( gDisplayMode == DISPLAY_MODE_EDIT_1 ) ||
 8005602:	4b16      	ldr	r3, [pc, #88]	; (800565c <UpdateStepSection+0x6c>)
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	b2db      	uxtb	r3, r3
 8005608:	2b02      	cmp	r3, #2
 800560a:	d018      	beq.n	800563e <UpdateStepSection+0x4e>
		( gDisplayMode == DISPLAY_MODE_EDIT_2 ) ||
 800560c:	4b13      	ldr	r3, [pc, #76]	; (800565c <UpdateStepSection+0x6c>)
 800560e:	781b      	ldrb	r3, [r3, #0]
 8005610:	b2db      	uxtb	r3, r3
	if ( ( gDisplayMode == DISPLAY_MODE_EDIT_1 ) ||
 8005612:	2b03      	cmp	r3, #3
 8005614:	d013      	beq.n	800563e <UpdateStepSection+0x4e>
		( gDisplayMode == DISPLAY_MODE_SAVE_1 ) ||
 8005616:	4b11      	ldr	r3, [pc, #68]	; (800565c <UpdateStepSection+0x6c>)
 8005618:	781b      	ldrb	r3, [r3, #0]
 800561a:	b2db      	uxtb	r3, r3
		( gDisplayMode == DISPLAY_MODE_EDIT_2 ) ||
 800561c:	2b04      	cmp	r3, #4
 800561e:	d00e      	beq.n	800563e <UpdateStepSection+0x4e>
		( gDisplayMode == DISPLAY_MODE_SAVE_2 ) ||
 8005620:	4b0e      	ldr	r3, [pc, #56]	; (800565c <UpdateStepSection+0x6c>)
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	b2db      	uxtb	r3, r3
		( gDisplayMode == DISPLAY_MODE_SAVE_1 ) ||
 8005626:	2b05      	cmp	r3, #5
 8005628:	d009      	beq.n	800563e <UpdateStepSection+0x4e>
		(gDisplayMode == DISPLAY_MODE_LOAD_1) || 
 800562a:	4b0c      	ldr	r3, [pc, #48]	; (800565c <UpdateStepSection+0x6c>)
 800562c:	781b      	ldrb	r3, [r3, #0]
 800562e:	b2db      	uxtb	r3, r3
		( gDisplayMode == DISPLAY_MODE_SAVE_2 ) ||
 8005630:	2b06      	cmp	r3, #6
 8005632:	d004      	beq.n	800563e <UpdateStepSection+0x4e>
		(gDisplayMode == DISPLAY_MODE_LOAD_2)
 8005634:	4b09      	ldr	r3, [pc, #36]	; (800565c <UpdateStepSection+0x6c>)
 8005636:	781b      	ldrb	r3, [r3, #0]
 8005638:	b2db      	uxtb	r3, r3
		(gDisplayMode == DISPLAY_MODE_LOAD_1) || 
 800563a:	2b07      	cmp	r3, #7
 800563c:	d103      	bne.n	8005646 <UpdateStepSection+0x56>
		) {
		LED_STEP_LightStep(gEditModeStepNum);
 800563e:	4b08      	ldr	r3, [pc, #32]	; (8005660 <UpdateStepSection+0x70>)
 8005640:	7818      	ldrb	r0, [r3, #0]
 8005642:	f7fc fbe7 	bl	8001e14 <LED_STEP_LightStep>
	};
};
 8005646:	bd08      	pop	{r3, pc}
		LED_STEP_LightStep(gSequenceStepNumber_1);
 8005648:	4b06      	ldr	r3, [pc, #24]	; (8005664 <UpdateStepSection+0x74>)
 800564a:	7818      	ldrb	r0, [r3, #0]
 800564c:	f7fc fbe2 	bl	8001e14 <LED_STEP_LightStep>
 8005650:	e7d2      	b.n	80055f8 <UpdateStepSection+0x8>
		LED_STEP_LightStep(gSequenceStepNumber_2);
 8005652:	4b05      	ldr	r3, [pc, #20]	; (8005668 <UpdateStepSection+0x78>)
 8005654:	7818      	ldrb	r0, [r3, #0]
 8005656:	f7fc fbdd 	bl	8001e14 <LED_STEP_LightStep>
 800565a:	e7d2      	b.n	8005602 <UpdateStepSection+0x12>
 800565c:	200002b0 	.word	0x200002b0
 8005660:	200002b1 	.word	0x200002b1
 8005664:	200002bf 	.word	0x200002bf
 8005668:	200002c0 	.word	0x200002c0

0800566c <Calibration>:


void Calibration(void)
{	//printf("%d \n ",__LINE__);
 800566c:	b530      	push	{r4, r5, lr}
 800566e:	b083      	sub	sp, #12
	unsigned int i=0;
	uButtons myButtons;
	uLeds mLeds;	
	myButtons.value = GetButton();
 8005670:	f7fc f968 	bl	8001944 <GetButton>
 8005674:	460d      	mov	r5, r1
	
	mLeds.value[0]  	= 0xFF;
 8005676:	23ff      	movs	r3, #255	; 0xff
 8005678:	f88d 3004 	strb.w	r3, [sp, #4]
	mLeds.value[1]  	= 0xFF;
 800567c:	f88d 3005 	strb.w	r3, [sp, #5]
	mLeds.value[2]  	= 0xFF;
 8005680:	f88d 3006 	strb.w	r3, [sp, #6]
	mLeds.value[3]  	= 0xFF;
 8005684:	f88d 3007 	strb.w	r3, [sp, #7]
	DISPLAY_LED_II_OFF;
 8005688:	4c34      	ldr	r4, [pc, #208]	; (800575c <Calibration+0xf0>)
 800568a:	2180      	movs	r1, #128	; 0x80
 800568c:	4620      	mov	r0, r4
 800568e:	f7fb fd2a 	bl	80010e6 <GPIO_ResetBits>
	DISPLAY_LED_I_OFF;
 8005692:	2140      	movs	r1, #64	; 0x40
 8005694:	4620      	mov	r0, r4
 8005696:	f7fb fd26 	bl	80010e6 <GPIO_ResetBits>
	unsigned int i=0;
 800569a:	2400      	movs	r4, #0
	
	while(myButtons.b.StageAddress2Advance)
 800569c:	e014      	b.n	80056c8 <Calibration+0x5c>
			mLeds.b.Seq1Stop = 0;
			mLeds.b.Seq2Run = 1;
			mLeds.b.Seq2Wait = 1;
			mLeds.b.Seq2Stop = 0;
		}
		else if(i < 4000)
 800569e:	f5b4 6f7a 	cmp.w	r4, #4000	; 0xfa0
 80056a2:	d225      	bcs.n	80056f0 <Calibration+0x84>
		{
			mLeds.b.Seq1Run = 0;
 80056a4:	f89d 3004 	ldrb.w	r3, [sp, #4]
			mLeds.b.Seq1Wait = 1;
 80056a8:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
			mLeds.b.Seq1Stop = 1;
			mLeds.b.Seq2Run = 0;
 80056ac:	f043 0303 	orr.w	r3, r3, #3
			mLeds.b.Seq2Wait = 1;
 80056b0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
			mLeds.b.Seq2Stop = 1;
 80056b4:	f043 0318 	orr.w	r3, r3, #24
 80056b8:	f88d 3004 	strb.w	r3, [sp, #4]
			mLeds.b.Seq2Wait = 0;
			mLeds.b.Seq2Stop = 1;
		}
		else i = 0;
		
		LEDS_modes_SendStruct(&mLeds);
 80056bc:	a801      	add	r0, sp, #4
 80056be:	f7fc fb2f 	bl	8001d20 <LEDS_modes_SendStruct>
		myButtons.value = GetButton();
 80056c2:	f7fc f93f 	bl	8001944 <GetButton>
 80056c6:	460d      	mov	r5, r1
	while(myButtons.b.StageAddress2Advance)
 80056c8:	f415 6f00 	tst.w	r5, #2048	; 0x800
 80056cc:	d025      	beq.n	800571a <Calibration+0xae>
		i++;
 80056ce:	3401      	adds	r4, #1
		if(i < 2000)
 80056d0:	f5b4 6ffa 	cmp.w	r4, #2000	; 0x7d0
 80056d4:	d2e3      	bcs.n	800569e <Calibration+0x32>
			mLeds.b.Seq1Run = 1;
 80056d6:	f89d 3004 	ldrb.w	r3, [sp, #4]
			mLeds.b.Seq1Stop = 0;
 80056da:	f043 0306 	orr.w	r3, r3, #6
			mLeds.b.Seq2Run = 1;
 80056de:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
			mLeds.b.Seq2Stop = 0;
 80056e2:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80056e6:	f36f 03c3 	bfc	r3, #3, #1
 80056ea:	f88d 3004 	strb.w	r3, [sp, #4]
 80056ee:	e7e5      	b.n	80056bc <Calibration+0x50>
		else if(i < 6000)
 80056f0:	f241 736f 	movw	r3, #5999	; 0x176f
 80056f4:	429c      	cmp	r4, r3
 80056f6:	d80e      	bhi.n	8005716 <Calibration+0xaa>
			mLeds.b.Seq1Run = 1;
 80056f8:	f89d 3004 	ldrb.w	r3, [sp, #4]
			mLeds.b.Seq1Wait = 0;
 80056fc:	f043 0304 	orr.w	r3, r3, #4
			mLeds.b.Seq1Stop = 1;
 8005700:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
			mLeds.b.Seq2Wait = 0;
 8005704:	f043 0321 	orr.w	r3, r3, #33	; 0x21
			mLeds.b.Seq2Stop = 1;
 8005708:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 800570c:	f043 0308 	orr.w	r3, r3, #8
 8005710:	f88d 3004 	strb.w	r3, [sp, #4]
 8005714:	e7d2      	b.n	80056bc <Calibration+0x50>
		else i = 0;
 8005716:	2400      	movs	r4, #0
 8005718:	e7d0      	b.n	80056bc <Calibration+0x50>
	}
	//Measure external inputs
	//printf("Measure %d \n ",__LINE__);

	for(i = 0; i < 8 ; i++)
 800571a:	2300      	movs	r3, #0
 800571c:	e000      	b.n	8005720 <Calibration+0xb4>
 800571e:	3301      	adds	r3, #1
 8005720:	2b07      	cmp	r3, #7
 8005722:	d80f      	bhi.n	8005744 <Calibration+0xd8>
	{
		CalConstants[i] = AddData[i];
 8005724:	4a0e      	ldr	r2, [pc, #56]	; (8005760 <Calibration+0xf4>)
 8005726:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800572a:	4a0e      	ldr	r2, [pc, #56]	; (8005764 <Calibration+0xf8>)
 800572c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if(CalConstants[i] < 100) CalConstants[i] = 4095;
 8005730:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005734:	2a63      	cmp	r2, #99	; 0x63
 8005736:	d8f2      	bhi.n	800571e <Calibration+0xb2>
 8005738:	4a0a      	ldr	r2, [pc, #40]	; (8005764 <Calibration+0xf8>)
 800573a:	f640 71ff 	movw	r1, #4095	; 0xfff
 800573e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8005742:	e7ec      	b.n	800571e <Calibration+0xb2>
		//printf ("\n CalConstants[%d] %d \n", i,CalConstants[i]);

	};
	ADCPause();
 8005744:	f7fc fc42 	bl	8001fcc <ADCPause>
	//printf("ADCPause %d \n ",__LINE__);
	//Store calibration consstants
	CAT25512_write_block(100*sizeof(Steps), (unsigned char *) CalConstants, sizeof(CalConstants));
 8005748:	2220      	movs	r2, #32
 800574a:	4906      	ldr	r1, [pc, #24]	; (8005764 <Calibration+0xf8>)
 800574c:	f44f 4048 	mov.w	r0, #51200	; 0xc800
 8005750:	f7fb ffd4 	bl	80016fc <CAT25512_write_block>
	mADC_init();
 8005754:	f7fc fb8e 	bl	8001e74 <mADC_init>
		else i = 0;
		LEDS_modes_SendStruct(&mLeds);
		myButtons.value = GetButton();
	}

}
 8005758:	b003      	add	sp, #12
 800575a:	bd30      	pop	{r4, r5, pc}
 800575c:	40020000 	.word	0x40020000
 8005760:	200007f8 	.word	0x200007f8
 8005764:	20000250 	.word	0x20000250

08005768 <delay_ms>:




void delay_ms(unsigned int ms)
{
 8005768:	b510      	push	{r4, lr}
 800576a:	b086      	sub	sp, #24
 800576c:	4604      	mov	r4, r0
	volatile uint32_t nCount;
	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq (&RCC_Clocks);
 800576e:	a801      	add	r0, sp, #4
 8005770:	f7fb fcd2 	bl	8001118 <RCC_GetClocksFreq>

	nCount=(RCC_Clocks.HCLK_Frequency/10000)*ms;
 8005774:	9b02      	ldr	r3, [sp, #8]
 8005776:	4a08      	ldr	r2, [pc, #32]	; (8005798 <delay_ms+0x30>)
 8005778:	fba2 2303 	umull	r2, r3, r2, r3
 800577c:	0b5b      	lsrs	r3, r3, #13
 800577e:	fb04 f303 	mul.w	r3, r4, r3
 8005782:	9305      	str	r3, [sp, #20]
	for (; nCount!=0; nCount--);
 8005784:	e002      	b.n	800578c <delay_ms+0x24>
 8005786:	9b05      	ldr	r3, [sp, #20]
 8005788:	3b01      	subs	r3, #1
 800578a:	9305      	str	r3, [sp, #20]
 800578c:	9b05      	ldr	r3, [sp, #20]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d1f9      	bne.n	8005786 <delay_ms+0x1e>
}
 8005792:	b006      	add	sp, #24
 8005794:	bd10      	pop	{r4, pc}
 8005796:	bf00      	nop
 8005798:	d1b71759 	.word	0xd1b71759

0800579c <TIM6_DAC_IRQHandler>:
{
 800579c:	b538      	push	{r3, r4, r5, lr}
	TIM6->SR = (uint16_t) ~TIM_IT_Update;	
 800579e:	4b7b      	ldr	r3, [pc, #492]	; (800598c <TIM6_DAC_IRQHandler+0x1f0>)
 80057a0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80057a4:	821a      	strh	r2, [r3, #16]
	myButtons.value = GetButton();
 80057a6:	f7fc f8cd 	bl	8001944 <GetButton>
	if(clear_counter1 < 30 && clear_counter2 < 30)
 80057aa:	4b79      	ldr	r3, [pc, #484]	; (8005990 <TIM6_DAC_IRQHandler+0x1f4>)
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	2b1d      	cmp	r3, #29
 80057b0:	d82d      	bhi.n	800580e <TIM6_DAC_IRQHandler+0x72>
 80057b2:	4a78      	ldr	r2, [pc, #480]	; (8005994 <TIM6_DAC_IRQHandler+0x1f8>)
 80057b4:	7812      	ldrb	r2, [r2, #0]
 80057b6:	2a1d      	cmp	r2, #29
 80057b8:	d829      	bhi.n	800580e <TIM6_DAC_IRQHandler+0x72>
 80057ba:	b2c0      	uxtb	r0, r0
		if(!myButtons.b.ClearUp || !myButtons.b.ClearDown) 
 80057bc:	f000 0103 	and.w	r1, r0, #3
 80057c0:	2903      	cmp	r1, #3
 80057c2:	d014      	beq.n	80057ee <TIM6_DAC_IRQHandler+0x52>
			if(!myButtons.b.ClearUp) clear_counter1++;
 80057c4:	f010 0f01 	tst.w	r0, #1
 80057c8:	d109      	bne.n	80057de <TIM6_DAC_IRQHandler+0x42>
 80057ca:	3301      	adds	r3, #1
 80057cc:	4970      	ldr	r1, [pc, #448]	; (8005990 <TIM6_DAC_IRQHandler+0x1f4>)
 80057ce:	700b      	strb	r3, [r1, #0]
			if(!myButtons.b.ClearDown) clear_counter2++;
 80057d0:	f010 0f02 	tst.w	r0, #2
 80057d4:	d107      	bne.n	80057e6 <TIM6_DAC_IRQHandler+0x4a>
 80057d6:	3201      	adds	r2, #1
 80057d8:	4b6e      	ldr	r3, [pc, #440]	; (8005994 <TIM6_DAC_IRQHandler+0x1f8>)
 80057da:	701a      	strb	r2, [r3, #0]
 80057dc:	e01d      	b.n	800581a <TIM6_DAC_IRQHandler+0x7e>
			else clear_counter1 = 0;
 80057de:	4b6c      	ldr	r3, [pc, #432]	; (8005990 <TIM6_DAC_IRQHandler+0x1f4>)
 80057e0:	2100      	movs	r1, #0
 80057e2:	7019      	strb	r1, [r3, #0]
 80057e4:	e7f4      	b.n	80057d0 <TIM6_DAC_IRQHandler+0x34>
			else clear_counter2 = 0;
 80057e6:	4b6b      	ldr	r3, [pc, #428]	; (8005994 <TIM6_DAC_IRQHandler+0x1f8>)
 80057e8:	2200      	movs	r2, #0
 80057ea:	701a      	strb	r2, [r3, #0]
 80057ec:	e015      	b.n	800581a <TIM6_DAC_IRQHandler+0x7e>
			clear_counter1 = 0;
 80057ee:	2100      	movs	r1, #0
 80057f0:	4b67      	ldr	r3, [pc, #412]	; (8005990 <TIM6_DAC_IRQHandler+0x1f4>)
 80057f2:	7019      	strb	r1, [r3, #0]
			clear_counter2 = 0;
 80057f4:	4b67      	ldr	r3, [pc, #412]	; (8005994 <TIM6_DAC_IRQHandler+0x1f8>)
 80057f6:	7019      	strb	r1, [r3, #0]
			TIM_SetCounter(TIM6, 0x00);
 80057f8:	4c64      	ldr	r4, [pc, #400]	; (800598c <TIM6_DAC_IRQHandler+0x1f0>)
 80057fa:	4620      	mov	r0, r4
 80057fc:	f7fb fe4b 	bl	8001496 <TIM_SetCounter>
			TIM6->CR1 &= ~TIM_CR1_CEN;
 8005800:	8823      	ldrh	r3, [r4, #0]
 8005802:	b29b      	uxth	r3, r3
 8005804:	f023 0301 	bic.w	r3, r3, #1
 8005808:	b29b      	uxth	r3, r3
 800580a:	8023      	strh	r3, [r4, #0]
 800580c:	e005      	b.n	800581a <TIM6_DAC_IRQHandler+0x7e>
	else if(clear_counter1 == 30 || clear_counter2 == 30)
 800580e:	2b1e      	cmp	r3, #30
 8005810:	d004      	beq.n	800581c <TIM6_DAC_IRQHandler+0x80>
 8005812:	4b60      	ldr	r3, [pc, #384]	; (8005994 <TIM6_DAC_IRQHandler+0x1f8>)
 8005814:	781b      	ldrb	r3, [r3, #0]
 8005816:	2b1e      	cmp	r3, #30
 8005818:	d000      	beq.n	800581c <TIM6_DAC_IRQHandler+0x80>
};
 800581a:	bd38      	pop	{r3, r4, r5, pc}
		LED_STEP_SendWord(0x0000);
 800581c:	2000      	movs	r0, #0
 800581e:	f7fc fae1 	bl	8001de4 <LED_STEP_SendWord>
		delay_ms(500);
 8005822:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005826:	f7ff ff9f 	bl	8005768 <delay_ms>
		LED_STEP_SendWord(0xFFFF);
 800582a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800582e:	f7fc fad9 	bl	8001de4 <LED_STEP_SendWord>
		delay_ms(500);
 8005832:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005836:	f7ff ff97 	bl	8005768 <delay_ms>
		LED_STEP_SendWord(0x0000);
 800583a:	2000      	movs	r0, #0
 800583c:	f7fc fad2 	bl	8001de4 <LED_STEP_SendWord>
		delay_ms(500);
 8005840:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005844:	f7ff ff90 	bl	8005768 <delay_ms>
		LED_STEP_SendWord(0xFFFF);
 8005848:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800584c:	f7fc faca 	bl	8001de4 <LED_STEP_SendWord>
		delay_ms(500);
 8005850:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005854:	f7ff ff88 	bl	8005768 <delay_ms>
		LED_STEP_SendWord(0x0000);
 8005858:	2000      	movs	r0, #0
 800585a:	f7fc fac3 	bl	8001de4 <LED_STEP_SendWord>
		delay_ms(500);
 800585e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005862:	f7ff ff81 	bl	8005768 <delay_ms>
		LED_STEP_SendWord(0xFFFF);
 8005866:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800586a:	f7fc fabb 	bl	8001de4 <LED_STEP_SendWord>
		TIM_SetCounter(TIM6, 0x00);
 800586e:	4c47      	ldr	r4, [pc, #284]	; (800598c <TIM6_DAC_IRQHandler+0x1f0>)
 8005870:	2100      	movs	r1, #0
 8005872:	4620      	mov	r0, r4
 8005874:	f7fb fe0f 	bl	8001496 <TIM_SetCounter>
		TIM6->CR1 &= ~TIM_CR1_CEN;
 8005878:	8823      	ldrh	r3, [r4, #0]
 800587a:	b29b      	uxth	r3, r3
 800587c:	f023 0301 	bic.w	r3, r3, #1
 8005880:	b29b      	uxth	r3, r3
 8005882:	8023      	strh	r3, [r4, #0]
		if(clear_counter1 == 30)
 8005884:	4b42      	ldr	r3, [pc, #264]	; (8005990 <TIM6_DAC_IRQHandler+0x1f4>)
 8005886:	781b      	ldrb	r3, [r3, #0]
 8005888:	2b1e      	cmp	r3, #30
 800588a:	d023      	beq.n	80058d4 <TIM6_DAC_IRQHandler+0x138>
		else if(clear_counter2 == 30)
 800588c:	4b41      	ldr	r3, [pc, #260]	; (8005994 <TIM6_DAC_IRQHandler+0x1f8>)
 800588e:	781b      	ldrb	r3, [r3, #0]
 8005890:	2b1e      	cmp	r3, #30
 8005892:	d047      	beq.n	8005924 <TIM6_DAC_IRQHandler+0x188>
		clear_counter1 = 0;
 8005894:	2300      	movs	r3, #0
 8005896:	4a3e      	ldr	r2, [pc, #248]	; (8005990 <TIM6_DAC_IRQHandler+0x1f4>)
 8005898:	7013      	strb	r3, [r2, #0]
		clear_counter2 = 0;
 800589a:	4a3e      	ldr	r2, [pc, #248]	; (8005994 <TIM6_DAC_IRQHandler+0x1f8>)
 800589c:	7013      	strb	r3, [r2, #0]
		if (gDisplayMode == DISPLAY_MODE_LOAD_1 || gDisplayMode == DISPLAY_MODE_SAVE_1) gDisplayMode = DISPLAY_MODE_VIEW_1;
 800589e:	4b3e      	ldr	r3, [pc, #248]	; (8005998 <TIM6_DAC_IRQHandler+0x1fc>)
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	2b06      	cmp	r3, #6
 80058a6:	d004      	beq.n	80058b2 <TIM6_DAC_IRQHandler+0x116>
 80058a8:	4b3b      	ldr	r3, [pc, #236]	; (8005998 <TIM6_DAC_IRQHandler+0x1fc>)
 80058aa:	781b      	ldrb	r3, [r3, #0]
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	2b04      	cmp	r3, #4
 80058b0:	d102      	bne.n	80058b8 <TIM6_DAC_IRQHandler+0x11c>
 80058b2:	4b39      	ldr	r3, [pc, #228]	; (8005998 <TIM6_DAC_IRQHandler+0x1fc>)
 80058b4:	2200      	movs	r2, #0
 80058b6:	701a      	strb	r2, [r3, #0]
		if (gDisplayMode == DISPLAY_MODE_LOAD_2 || gDisplayMode == DISPLAY_MODE_SAVE_2) gDisplayMode = DISPLAY_MODE_VIEW_2; 		
 80058b8:	4b37      	ldr	r3, [pc, #220]	; (8005998 <TIM6_DAC_IRQHandler+0x1fc>)
 80058ba:	781b      	ldrb	r3, [r3, #0]
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	2b07      	cmp	r3, #7
 80058c0:	d004      	beq.n	80058cc <TIM6_DAC_IRQHandler+0x130>
 80058c2:	4b35      	ldr	r3, [pc, #212]	; (8005998 <TIM6_DAC_IRQHandler+0x1fc>)
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	2b05      	cmp	r3, #5
 80058ca:	d1a6      	bne.n	800581a <TIM6_DAC_IRQHandler+0x7e>
 80058cc:	4b32      	ldr	r3, [pc, #200]	; (8005998 <TIM6_DAC_IRQHandler+0x1fc>)
 80058ce:	2201      	movs	r2, #1
 80058d0:	701a      	strb	r2, [r3, #0]
};
 80058d2:	e7a2      	b.n	800581a <TIM6_DAC_IRQHandler+0x7e>
			Steps[0][0].val[3] = 0x00;
 80058d4:	4a31      	ldr	r2, [pc, #196]	; (800599c <TIM6_DAC_IRQHandler+0x200>)
 80058d6:	2300      	movs	r3, #0
 80058d8:	70d3      	strb	r3, [r2, #3]
			Steps[0][0].val[4] = 0x00;
 80058da:	7113      	strb	r3, [r2, #4]
			Steps[0][0].val[5] = 0x00;
 80058dc:	7153      	strb	r3, [r2, #5]
			Steps[0][0].b.TimeRange_p3 = 1;
 80058de:	6851      	ldr	r1, [r2, #4]
 80058e0:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 80058e4:	6051      	str	r1, [r2, #4]
			Steps[0][0].b.FullRange = 1;
 80058e6:	6811      	ldr	r1, [r2, #0]
 80058e8:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 80058ec:	6011      	str	r1, [r2, #0]
			for(i=0; i<16; i++)
 80058ee:	e010      	b.n	8005912 <TIM6_DAC_IRQHandler+0x176>
				Steps[0][i] = Steps[0][0];
 80058f0:	4a2a      	ldr	r2, [pc, #168]	; (800599c <TIM6_DAC_IRQHandler+0x200>)
 80058f2:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 80058f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80058fa:	e884 0003 	stmia.w	r4, {r0, r1}
				Steps[0][i+16] = Steps[0][0];
 80058fe:	f103 0410 	add.w	r4, r3, #16
 8005902:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 8005906:	e892 0003 	ldmia.w	r2, {r0, r1}
 800590a:	e884 0003 	stmia.w	r4, {r0, r1}
			for(i=0; i<16; i++)
 800590e:	3301      	adds	r3, #1
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b0f      	cmp	r3, #15
 8005914:	d9ec      	bls.n	80058f0 <TIM6_DAC_IRQHandler+0x154>
			gSequencerMode_1 = SEQUENCER_MODE_STOP;
 8005916:	4b22      	ldr	r3, [pc, #136]	; (80059a0 <TIM6_DAC_IRQHandler+0x204>)
 8005918:	2202      	movs	r2, #2
 800591a:	701a      	strb	r2, [r3, #0]
			gSequenceStepNumber_1 = 0;
 800591c:	4b21      	ldr	r3, [pc, #132]	; (80059a4 <TIM6_DAC_IRQHandler+0x208>)
 800591e:	2200      	movs	r2, #0
 8005920:	701a      	strb	r2, [r3, #0]
 8005922:	e7b7      	b.n	8005894 <TIM6_DAC_IRQHandler+0xf8>
			Steps[1][0].val[3] = 0x00;
 8005924:	4a1d      	ldr	r2, [pc, #116]	; (800599c <TIM6_DAC_IRQHandler+0x200>)
 8005926:	2300      	movs	r3, #0
 8005928:	f882 3103 	strb.w	r3, [r2, #259]	; 0x103
			Steps[1][0].val[4] = 0x00;
 800592c:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104
			Steps[1][0].val[5] = 0x00;
 8005930:	f882 3105 	strb.w	r3, [r2, #261]	; 0x105
			Steps[1][0].b.TimeRange_p3 = 1;
 8005934:	f8d2 1104 	ldr.w	r1, [r2, #260]	; 0x104
 8005938:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800593c:	f8c2 1104 	str.w	r1, [r2, #260]	; 0x104
			Steps[1][0].b.FullRange = 1;
 8005940:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
 8005944:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 8005948:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
			for(i=0; i<16; i++)
 800594c:	e014      	b.n	8005978 <TIM6_DAC_IRQHandler+0x1dc>
				Steps[1][i] = Steps[1][0];
 800594e:	4a13      	ldr	r2, [pc, #76]	; (800599c <TIM6_DAC_IRQHandler+0x200>)
 8005950:	f103 0520 	add.w	r5, r3, #32
 8005954:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8005958:	f502 7480 	add.w	r4, r2, #256	; 0x100
 800595c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005960:	e885 0003 	stmia.w	r5, {r0, r1}
				Steps[1][i+16] = Steps[1][0];
 8005964:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005968:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800596c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005970:	e882 0003 	stmia.w	r2, {r0, r1}
			for(i=0; i<16; i++)
 8005974:	3301      	adds	r3, #1
 8005976:	b2db      	uxtb	r3, r3
 8005978:	2b0f      	cmp	r3, #15
 800597a:	d9e8      	bls.n	800594e <TIM6_DAC_IRQHandler+0x1b2>
			gSequencerMode_2 = SEQUENCER_MODE_STOP;
 800597c:	4b0a      	ldr	r3, [pc, #40]	; (80059a8 <TIM6_DAC_IRQHandler+0x20c>)
 800597e:	2202      	movs	r2, #2
 8005980:	701a      	strb	r2, [r3, #0]
			gSequenceStepNumber_2 = 0;
 8005982:	4b0a      	ldr	r3, [pc, #40]	; (80059ac <TIM6_DAC_IRQHandler+0x210>)
 8005984:	2200      	movs	r2, #0
 8005986:	701a      	strb	r2, [r3, #0]
 8005988:	e784      	b.n	8005894 <TIM6_DAC_IRQHandler+0xf8>
 800598a:	bf00      	nop
 800598c:	40001000 	.word	0x40001000
 8005990:	200002aa 	.word	0x200002aa
 8005994:	200002ab 	.word	0x200002ab
 8005998:	200002b0 	.word	0x200002b0
 800599c:	200008a4 	.word	0x200008a4
 80059a0:	200002c1 	.word	0x200002c1
 80059a4:	200002bf 	.word	0x200002bf
 80059a8:	200002c2 	.word	0x200002c2
 80059ac:	200002c0 	.word	0x200002c0

080059b0 <main>:
 {
 80059b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059b2:	b089      	sub	sp, #36	; 0x24
	DisplayUpdateFlags.value = 0x00;
 80059b4:	4bb4      	ldr	r3, [pc, #720]	; (8005c88 <main+0x2d8>)
 80059b6:	2200      	movs	r2, #0
 80059b8:	701a      	strb	r2, [r3, #0]
	DisplayUpdateFlags.b.MainDisplay 	= 1;
 80059ba:	781a      	ldrb	r2, [r3, #0]
 80059bc:	f042 0201 	orr.w	r2, r2, #1
 80059c0:	701a      	strb	r2, [r3, #0]
	DisplayUpdateFlags.b.StepsDisplay = 1;
 80059c2:	781a      	ldrb	r2, [r3, #0]
 80059c4:	f042 0202 	orr.w	r2, r2, #2
 80059c8:	701a      	strb	r2, [r3, #0]
	Steps[0][0].b.TimeRange_p3 = 1;
 80059ca:	4bb0      	ldr	r3, [pc, #704]	; (8005c8c <main+0x2dc>)
 80059cc:	685a      	ldr	r2, [r3, #4]
 80059ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80059d2:	605a      	str	r2, [r3, #4]
	Steps[0][0].b.FullRange = 1;
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80059da:	601a      	str	r2, [r3, #0]
	Steps[1][0] = Steps[0][0];
 80059dc:	f503 7280 	add.w	r2, r3, #256	; 0x100
 80059e0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80059e4:	e882 0003 	stmia.w	r2, {r0, r1}
	for(_cnt=1;_cnt<=15;_cnt++) 
 80059e8:	2201      	movs	r2, #1
 80059ea:	e020      	b.n	8005a2e <main+0x7e>
		Steps[0][_cnt] = Steps[0][0];		
 80059ec:	4ba7      	ldr	r3, [pc, #668]	; (8005c8c <main+0x2dc>)
 80059ee:	eb03 04c2 	add.w	r4, r3, r2, lsl #3
 80059f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80059f6:	e884 0003 	stmia.w	r4, {r0, r1}
		Steps[1][_cnt] = Steps[0][0];
 80059fa:	f102 0420 	add.w	r4, r2, #32
 80059fe:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8005a02:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005a06:	e884 0003 	stmia.w	r4, {r0, r1}
		Steps[0][_cnt+16] = Steps[0][0];		
 8005a0a:	f102 0410 	add.w	r4, r2, #16
 8005a0e:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8005a12:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005a16:	e884 0003 	stmia.w	r4, {r0, r1}
		Steps[1][_cnt+16] = Steps[0][0];
 8005a1a:	f102 0430 	add.w	r4, r2, #48	; 0x30
 8005a1e:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8005a22:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005a26:	e884 0003 	stmia.w	r4, {r0, r1}
	for(_cnt=1;_cnt<=15;_cnt++) 
 8005a2a:	3201      	adds	r2, #1
 8005a2c:	b2d2      	uxtb	r2, r2
 8005a2e:	2a0f      	cmp	r2, #15
 8005a30:	d9dc      	bls.n	80059ec <main+0x3c>
	RCC_GetClocksFreq(&RCC_Clocks);
 8005a32:	4897      	ldr	r0, [pc, #604]	; (8005c90 <main+0x2e0>)
 8005a34:	f7fb fb70 	bl	8001118 <RCC_GetClocksFreq>
	PulsesInit();
 8005a38:	f7fe f9dc 	bl	8003df4 <PulsesInit>
	DisplayLedsIOInit();
 8005a3c:	f7fe fa26 	bl	8003e8c <DisplayLedsIOInit>
	DipConfig_init();	
 8005a40:	f7fc f8cc 	bl	8001bdc <DipConfig_init>
	gDipConfig = GetDipConfig(); 
 8005a44:	f7fc f8e4 	bl	8001c10 <GetDipConfig>
 8005a48:	4c92      	ldr	r4, [pc, #584]	; (8005c94 <main+0x2e4>)
 8005a4a:	7020      	strb	r0, [r4, #0]
	LED_STEP_init();
 8005a4c:	f7fc f982 	bl	8001d54 <LED_STEP_init>
	LED_STEP_SendWord(0xFFFF);
 8005a50:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005a54:	f7fc f9c6 	bl	8001de4 <LED_STEP_SendWord>
	delay_ms(1000);
 8005a58:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005a5c:	f7ff fe84 	bl	8005768 <delay_ms>
	LED_STEP_SendWord(0xFFF0|(*((uint8_t*) (&gDipConfig))));
 8005a60:	7820      	ldrb	r0, [r4, #0]
 8005a62:	f440 407f 	orr.w	r0, r0, #65280	; 0xff00
 8005a66:	f040 00f0 	orr.w	r0, r0, #240	; 0xf0
 8005a6a:	f7fc f9bb 	bl	8001de4 <LED_STEP_SendWord>
	delay_ms(1000);
 8005a6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005a72:	f7ff fe79 	bl	8005768 <delay_ms>
	CAT25512_init();
 8005a76:	f7fb fd91 	bl	800159c <CAT25512_init>
	LEDS_modes_init();	
 8005a7a:	f7fc f90f 	bl	8001c9c <LEDS_modes_init>
	mLeds.value[0] = 0xFF;
 8005a7e:	23ff      	movs	r3, #255	; 0xff
	mLeds.value[1] = 0xFF;
 8005a80:	f88d 3015 	strb.w	r3, [sp, #21]
	mLeds.value[2] = 0xFF;
 8005a84:	f88d 3016 	strb.w	r3, [sp, #22]
	mLeds.value[3] = 0xFF;
 8005a88:	f88d 3017 	strb.w	r3, [sp, #23]
	mLeds.b.Seq2Stop = 0;
 8005a8c:	a808      	add	r0, sp, #32
 8005a8e:	f06f 0309 	mvn.w	r3, #9
 8005a92:	f800 3d0c 	strb.w	r3, [r0, #-12]!
	LEDS_modes_SendStruct(&mLeds);
 8005a96:	f7fc f943 	bl	8001d20 <LEDS_modes_SendStruct>
	init_HC165();
 8005a9a:	f7fb feb7 	bl	800180c <init_HC165>
	key_state = GetButton();
 8005a9e:	f7fb ff51 	bl	8001944 <GetButton>
 8005aa2:	e9cd 0102 	strd	r0, r1, [sp, #8]
	prev_key_state = 0x7fbf67f7fffdff;//key_state;
 8005aa6:	a376      	add	r3, pc, #472	; (adr r3, 8005c80 <main+0x2d0>)
 8005aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aac:	e9cd 2300 	strd	r2, r3, [sp]
	MAX5135init();
 8005ab0:	f7fb ff94 	bl	80019dc <MAX5135init>
	ADC_POTS_selector_init();
 8005ab4:	f7fc f82c 	bl	8001b10 <ADC_POTS_selector_init>
	ADC_POTS_selector_Ch(0);
 8005ab8:	2000      	movs	r0, #0
 8005aba:	f7fc f883 	bl	8001bc4 <ADC_POTS_selector_Ch>
	mADC_init();
 8005abe:	f7fc f9d9 	bl	8001e74 <mADC_init>
	mTimersInit();
 8005ac2:	f7fd ff41 	bl	8003948 <mTimersInit>
	mInterruptInit();
 8005ac6:	f7fc fa89 	bl	8001fdc <mInterruptInit>
	InternalDACInit();
 8005aca:	f7fe f9f9 	bl	8003ec0 <InternalDACInit>
	Init_Expander_GPIO();
 8005ace:	f7fc f8c1 	bl	8001c54 <Init_Expander_GPIO>
	gSequencerMode_1 = SEQUENCER_MODE_STOP;
 8005ad2:	2302      	movs	r3, #2
 8005ad4:	4a70      	ldr	r2, [pc, #448]	; (8005c98 <main+0x2e8>)
 8005ad6:	7013      	strb	r3, [r2, #0]
	gSequencerMode_2 = SEQUENCER_MODE_STOP;
 8005ad8:	4a70      	ldr	r2, [pc, #448]	; (8005c9c <main+0x2ec>)
 8005ada:	7013      	strb	r3, [r2, #0]
	key_state = GetButton();
 8005adc:	f7fb ff32 	bl	8001944 <GetButton>
 8005ae0:	e9cd 0102 	strd	r0, r1, [sp, #8]
	myButtons.value = key_state;
 8005ae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ae8:	e9cd 2306 	strd	r2, r3, [sp, #24]
	if(!myButtons.b.StageAddress1Advance)
 8005aec:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005af0:	d129      	bne.n	8005b46 <main+0x196>
		Calibration();
 8005af2:	f7ff fdbb 	bl	800566c <Calibration>
		for(i = 0; i < 8; i++)
 8005af6:	2500      	movs	r5, #0
		if(gDipConfig.b.V_OUT_1V == 1) 
 8005af8:	4b66      	ldr	r3, [pc, #408]	; (8005c94 <main+0x2e4>)
 8005afa:	781b      	ldrb	r3, [r3, #0]
 8005afc:	f013 0f02 	tst.w	r3, #2
 8005b00:	d136      	bne.n	8005b70 <main+0x1c0>
			if(gDipConfig.b.V_OUT_1V2 == 1)
 8005b02:	4b64      	ldr	r3, [pc, #400]	; (8005c94 <main+0x2e4>)
 8005b04:	781b      	ldrb	r3, [r3, #0]
 8005b06:	f013 0f01 	tst.w	r3, #1
 8005b0a:	d139      	bne.n	8005b80 <main+0x1d0>
				offset = (4095.0/5.0);
 8005b0c:	4b64      	ldr	r3, [pc, #400]	; (8005ca0 <main+0x2f0>)
 8005b0e:	f240 3233 	movw	r2, #819	; 0x333
 8005b12:	601a      	str	r2, [r3, #0]
				divider = 5.0;
 8005b14:	4b63      	ldr	r3, [pc, #396]	; (8005ca4 <main+0x2f4>)
 8005b16:	4a64      	ldr	r2, [pc, #400]	; (8005ca8 <main+0x2f8>)
 8005b18:	601a      	str	r2, [r3, #0]
		if (KeyThreshHoldCnt == 0) {
 8005b1a:	2d00      	cmp	r5, #0
 8005b1c:	d038      	beq.n	8005b90 <main+0x1e0>
		if (KeyThreshHoldCnt == 2) {
 8005b1e:	2d02      	cmp	r5, #2
 8005b20:	d03b      	beq.n	8005b9a <main+0x1ea>
		KeyThreshHoldCnt++;
 8005b22:	3501      	adds	r5, #1
 8005b24:	b2ed      	uxtb	r5, r5
		if (KeyThreshHoldCnt > 2) {
 8005b26:	2d02      	cmp	r5, #2
 8005b28:	d900      	bls.n	8005b2c <main+0x17c>
			KeyThreshHoldCnt = 0;
 8005b2a:	2500      	movs	r5, #0
		if (DisplayUpdateFlags.b.MainDisplay) {
 8005b2c:	4b56      	ldr	r3, [pc, #344]	; (8005c88 <main+0x2d8>)
 8005b2e:	781b      	ldrb	r3, [r3, #0]
 8005b30:	f013 0f01 	tst.w	r3, #1
 8005b34:	d179      	bne.n	8005c2a <main+0x27a>
		if (DisplayUpdateFlags.b.StepsDisplay) {			
 8005b36:	4b54      	ldr	r3, [pc, #336]	; (8005c88 <main+0x2d8>)
 8005b38:	781b      	ldrb	r3, [r3, #0]
 8005b3a:	f013 0f02 	tst.w	r3, #2
 8005b3e:	f040 8096 	bne.w	8005c6e <main+0x2be>
			for(i =0; i<10; i++)
 8005b42:	2400      	movs	r4, #0
 8005b44:	e13a      	b.n	8005dbc <main+0x40c>
		CAT25512_read_block(100*sizeof(Steps), (unsigned char *) CalConstants, sizeof(CalConstants));
 8005b46:	2220      	movs	r2, #32
 8005b48:	4958      	ldr	r1, [pc, #352]	; (8005cac <main+0x2fc>)
 8005b4a:	f44f 4048 	mov.w	r0, #51200	; 0xc800
 8005b4e:	f7fb fe39 	bl	80017c4 <CAT25512_read_block>
		for(i = 0; i < 8; i++)
 8005b52:	2300      	movs	r3, #0
 8005b54:	2b07      	cmp	r3, #7
 8005b56:	dcce      	bgt.n	8005af6 <main+0x146>
			if(CalConstants[i] < 100) CalConstants[i] = 4095;
 8005b58:	4a54      	ldr	r2, [pc, #336]	; (8005cac <main+0x2fc>)
 8005b5a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005b5e:	2a63      	cmp	r2, #99	; 0x63
 8005b60:	d804      	bhi.n	8005b6c <main+0x1bc>
 8005b62:	4a52      	ldr	r2, [pc, #328]	; (8005cac <main+0x2fc>)
 8005b64:	f640 71ff 	movw	r1, #4095	; 0xfff
 8005b68:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(i = 0; i < 8; i++)
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	e7f1      	b.n	8005b54 <main+0x1a4>
			offset = (4095.0/10.0);
 8005b70:	4b4b      	ldr	r3, [pc, #300]	; (8005ca0 <main+0x2f0>)
 8005b72:	f240 1299 	movw	r2, #409	; 0x199
 8005b76:	601a      	str	r2, [r3, #0]
			divider = 10.0;
 8005b78:	4b4a      	ldr	r3, [pc, #296]	; (8005ca4 <main+0x2f4>)
 8005b7a:	4a4d      	ldr	r2, [pc, #308]	; (8005cb0 <main+0x300>)
 8005b7c:	601a      	str	r2, [r3, #0]
 8005b7e:	e7cc      	b.n	8005b1a <main+0x16a>
				offset = (4095.0/8.29);
 8005b80:	4b47      	ldr	r3, [pc, #284]	; (8005ca0 <main+0x2f0>)
 8005b82:	f240 12ed 	movw	r2, #493	; 0x1ed
 8005b86:	601a      	str	r2, [r3, #0]
				divider = 8.29;
 8005b88:	4b46      	ldr	r3, [pc, #280]	; (8005ca4 <main+0x2f4>)
 8005b8a:	4a4a      	ldr	r2, [pc, #296]	; (8005cb4 <main+0x304>)
 8005b8c:	601a      	str	r2, [r3, #0]
 8005b8e:	e7c4      	b.n	8005b1a <main+0x16a>
			key_state = GetButton();
 8005b90:	f7fb fed8 	bl	8001944 <GetButton>
 8005b94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b98:	e7c1      	b.n	8005b1e <main+0x16e>
			if (key_state == GetButton()) {	
 8005b9a:	f7fb fed3 	bl	8001944 <GetButton>
 8005b9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ba2:	4299      	cmp	r1, r3
 8005ba4:	bf08      	it	eq
 8005ba6:	4290      	cmpeq	r0, r2
 8005ba8:	d1bb      	bne.n	8005b22 <main+0x172>
				myButtons.value = key_state;			
 8005baa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005bae:	e9cd 2306 	strd	r2, r3, [sp, #24]
							if ( 	(gDisplayMode != DISPLAY_MODE_SAVE_1) && (gDisplayMode != DISPLAY_MODE_SAVE_2) &&
 8005bb2:	4941      	ldr	r1, [pc, #260]	; (8005cb8 <main+0x308>)
 8005bb4:	7809      	ldrb	r1, [r1, #0]
 8005bb6:	b2c9      	uxtb	r1, r1
 8005bb8:	2904      	cmp	r1, #4
 8005bba:	d022      	beq.n	8005c02 <main+0x252>
 8005bbc:	493e      	ldr	r1, [pc, #248]	; (8005cb8 <main+0x308>)
 8005bbe:	7809      	ldrb	r1, [r1, #0]
 8005bc0:	b2c9      	uxtb	r1, r1
 8005bc2:	2905      	cmp	r1, #5
 8005bc4:	d01d      	beq.n	8005c02 <main+0x252>
						(gDisplayMode != DISPLAY_MODE_LOAD_1) && (gDisplayMode != DISPLAY_MODE_LOAD_2) ) 
 8005bc6:	493c      	ldr	r1, [pc, #240]	; (8005cb8 <main+0x308>)
 8005bc8:	7809      	ldrb	r1, [r1, #0]
 8005bca:	b2c9      	uxtb	r1, r1
							if ( 	(gDisplayMode != DISPLAY_MODE_SAVE_1) && (gDisplayMode != DISPLAY_MODE_SAVE_2) &&
 8005bcc:	2906      	cmp	r1, #6
 8005bce:	d018      	beq.n	8005c02 <main+0x252>
						(gDisplayMode != DISPLAY_MODE_LOAD_1) && (gDisplayMode != DISPLAY_MODE_LOAD_2) ) 
 8005bd0:	4939      	ldr	r1, [pc, #228]	; (8005cb8 <main+0x308>)
 8005bd2:	7809      	ldrb	r1, [r1, #0]
 8005bd4:	b2c9      	uxtb	r1, r1
 8005bd6:	2907      	cmp	r1, #7
 8005bd8:	d013      	beq.n	8005c02 <main+0x252>
				if (key_state != prev_key_state || myButtons.b.StepRight == 0 || myButtons.b.StepLeft == 0) {
 8005bda:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005bde:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005be2:	428f      	cmp	r7, r1
 8005be4:	bf08      	it	eq
 8005be6:	4286      	cmpeq	r6, r0
 8005be8:	d103      	bne.n	8005bf2 <main+0x242>
 8005bea:	f002 020c 	and.w	r2, r2, #12
 8005bee:	2a0c      	cmp	r2, #12
 8005bf0:	d097      	beq.n	8005b22 <main+0x172>
						keyb_proc(&myButtons);
 8005bf2:	a806      	add	r0, sp, #24
 8005bf4:	f7fe f99e 	bl	8003f34 <keyb_proc>
						prev_key_state = key_state;
 8005bf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005bfc:	e9cd 2300 	strd	r2, r3, [sp]
 8005c00:	e78f      	b.n	8005b22 <main+0x172>
							if (key_state != prev_key_state || myButtons.b.StepRight == 0 || myButtons.b.StepLeft == 0) {
 8005c02:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005c06:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c0a:	428f      	cmp	r7, r1
 8005c0c:	bf08      	it	eq
 8005c0e:	4286      	cmpeq	r6, r0
 8005c10:	d103      	bne.n	8005c1a <main+0x26a>
 8005c12:	f002 020c 	and.w	r2, r2, #12
 8005c16:	2a0c      	cmp	r2, #12
 8005c18:	d083      	beq.n	8005b22 <main+0x172>
						keyb_proc(&myButtons);
 8005c1a:	a806      	add	r0, sp, #24
 8005c1c:	f7fe f98a 	bl	8003f34 <keyb_proc>
						prev_key_state = key_state;
 8005c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c24:	e9cd 2300 	strd	r2, r3, [sp]
 8005c28:	e77b      	b.n	8005b22 <main+0x172>
			UpdateModeSection();
 8005c2a:	f7ff fa99 	bl	8005160 <UpdateModeSection>
			DisplayUpdateFlags.b.MainDisplay = 0;
 8005c2e:	4a16      	ldr	r2, [pc, #88]	; (8005c88 <main+0x2d8>)
 8005c30:	7813      	ldrb	r3, [r2, #0]
 8005c32:	f36f 0300 	bfc	r3, #0, #1
 8005c36:	7013      	strb	r3, [r2, #0]
			if ( 	(gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 8005c38:	4b1f      	ldr	r3, [pc, #124]	; (8005cb8 <main+0x308>)
 8005c3a:	781b      	ldrb	r3, [r3, #0]
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	2b04      	cmp	r3, #4
 8005c40:	d00f      	beq.n	8005c62 <main+0x2b2>
 8005c42:	4b1d      	ldr	r3, [pc, #116]	; (8005cb8 <main+0x308>)
 8005c44:	781b      	ldrb	r3, [r3, #0]
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	2b05      	cmp	r3, #5
 8005c4a:	d00a      	beq.n	8005c62 <main+0x2b2>
						(gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2) ) 
 8005c4c:	4b1a      	ldr	r3, [pc, #104]	; (8005cb8 <main+0x308>)
 8005c4e:	781b      	ldrb	r3, [r3, #0]
 8005c50:	b2db      	uxtb	r3, r3
			if ( 	(gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 8005c52:	2b06      	cmp	r3, #6
 8005c54:	d005      	beq.n	8005c62 <main+0x2b2>
						(gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2) ) 
 8005c56:	4b18      	ldr	r3, [pc, #96]	; (8005cb8 <main+0x308>)
 8005c58:	781b      	ldrb	r3, [r3, #0]
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	2b07      	cmp	r3, #7
 8005c5e:	f47f af6a 	bne.w	8005b36 <main+0x186>
				DisplayUpdateFlags.b.MainDisplay = 1;
 8005c62:	4a09      	ldr	r2, [pc, #36]	; (8005c88 <main+0x2d8>)
 8005c64:	7813      	ldrb	r3, [r2, #0]
 8005c66:	f043 0301 	orr.w	r3, r3, #1
 8005c6a:	7013      	strb	r3, [r2, #0]
 8005c6c:	e763      	b.n	8005b36 <main+0x186>
			UpdateStepSection();
 8005c6e:	f7ff fcbf 	bl	80055f0 <UpdateStepSection>
			DisplayUpdateFlags.b.StepsDisplay = 0;
 8005c72:	4a05      	ldr	r2, [pc, #20]	; (8005c88 <main+0x2d8>)
 8005c74:	7813      	ldrb	r3, [r2, #0]
 8005c76:	f36f 0341 	bfc	r3, #1, #1
 8005c7a:	7013      	strb	r3, [r2, #0]
 8005c7c:	e761      	b.n	8005b42 <main+0x192>
 8005c7e:	bf00      	nop
 8005c80:	f7fffdff 	.word	0xf7fffdff
 8005c84:	007fbf67 	.word	0x007fbf67
 8005c88:	200002f0 	.word	0x200002f0
 8005c8c:	200008a4 	.word	0x200008a4
 8005c90:	20000b24 	.word	0x20000b24
 8005c94:	200002e8 	.word	0x200002e8
 8005c98:	200002c1 	.word	0x200002c1
 8005c9c:	200002c2 	.word	0x200002c2
 8005ca0:	200008a0 	.word	0x200008a0
 8005ca4:	20000898 	.word	0x20000898
 8005ca8:	40a00000 	.word	0x40a00000
 8005cac:	20000250 	.word	0x20000250
 8005cb0:	41200000 	.word	0x41200000
 8005cb4:	4104a3d7 	.word	0x4104a3d7
 8005cb8:	200002b0 	.word	0x200002b0
			if(Is_Expander_Present()) max_step = 31;
 8005cbc:	f04f 0c1f 	mov.w	ip, #31
			previous_step[j] = pots_step[j];
 8005cc0:	4a48      	ldr	r2, [pc, #288]	; (8005de4 <main+0x434>)
 8005cc2:	5d13      	ldrb	r3, [r2, r4]
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	4948      	ldr	r1, [pc, #288]	; (8005de8 <main+0x438>)
 8005cc8:	550b      	strb	r3, [r1, r4]
			if(pots_step[j] < (max_step+1)) next_step_tres = (pots_step[j])*CalConstants[ADC_STAGEADDRESS_Ch_1+j]/(max_step+1) + 20;
 8005cca:	5d13      	ldrb	r3, [r2, r4]
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	f10c 0c01 	add.w	ip, ip, #1
 8005cd2:	4563      	cmp	r3, ip
 8005cd4:	da24      	bge.n	8005d20 <main+0x370>
 8005cd6:	5d17      	ldrb	r7, [r2, r4]
 8005cd8:	1da3      	adds	r3, r4, #6
 8005cda:	4a44      	ldr	r2, [pc, #272]	; (8005dec <main+0x43c>)
 8005cdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ce0:	fb07 f703 	mul.w	r7, r7, r3
 8005ce4:	fbb7 f7fc 	udiv	r7, r7, ip
 8005ce8:	b2bf      	uxth	r7, r7
 8005cea:	3714      	adds	r7, #20
 8005cec:	b2bf      	uxth	r7, r7
			if(pots_step[j] > 1) prev_step_tres = (pots_step[j]-1)*CalConstants[ADC_STAGEADDRESS_Ch_1+j]/(max_step+1) - 20;
 8005cee:	4b3d      	ldr	r3, [pc, #244]	; (8005de4 <main+0x434>)
 8005cf0:	5d1b      	ldrb	r3, [r3, r4]
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d915      	bls.n	8005d24 <main+0x374>
 8005cf8:	4b3a      	ldr	r3, [pc, #232]	; (8005de4 <main+0x434>)
 8005cfa:	5d1e      	ldrb	r6, [r3, r4]
 8005cfc:	1e73      	subs	r3, r6, #1
 8005cfe:	1da2      	adds	r2, r4, #6
 8005d00:	493a      	ldr	r1, [pc, #232]	; (8005dec <main+0x43c>)
 8005d02:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8005d06:	fb06 f603 	mul.w	r6, r6, r3
 8005d0a:	fbb6 f6fc 	udiv	r6, r6, ip
 8005d0e:	b2b6      	uxth	r6, r6
 8005d10:	3e14      	subs	r6, #20
 8005d12:	b2b6      	uxth	r6, r6
			acc = 0;
 8005d14:	2100      	movs	r1, #0
			for(i =0; i<10; i++)
 8005d16:	460a      	mov	r2, r1
 8005d18:	e018      	b.n	8005d4c <main+0x39c>
				max_step = 15;
 8005d1a:	f04f 0c0f 	mov.w	ip, #15
 8005d1e:	e7cf      	b.n	8005cc0 <main+0x310>
			next_step_tres = 0;
 8005d20:	2700      	movs	r7, #0
 8005d22:	e7e4      	b.n	8005cee <main+0x33e>
			prev_step_tres = 0;
 8005d24:	2600      	movs	r6, #0
 8005d26:	e7f5      	b.n	8005d14 <main+0x364>
					temp = (AddData[ADC_STAGEADDRESS_Ch_1]*4095/CalConstants[ADC_STAGEADDRESS_Ch_1]);
 8005d28:	4b31      	ldr	r3, [pc, #196]	; (8005df0 <main+0x440>)
 8005d2a:	699b      	ldr	r3, [r3, #24]
 8005d2c:	ebc3 3303 	rsb	r3, r3, r3, lsl #12
 8005d30:	482e      	ldr	r0, [pc, #184]	; (8005dec <main+0x43c>)
 8005d32:	6980      	ldr	r0, [r0, #24]
 8005d34:	fbb3 f3f0 	udiv	r3, r3, r0
 8005d38:	b29b      	uxth	r3, r3
					if(temp > 4095) temp = 4095; 
 8005d3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d3e:	d301      	bcc.n	8005d44 <main+0x394>
 8005d40:	f640 73ff 	movw	r3, #4095	; 0xfff
					acc += temp;
 8005d44:	4419      	add	r1, r3
 8005d46:	e000      	b.n	8005d4a <main+0x39a>
					acc += temp;
 8005d48:	4419      	add	r1, r3
			for(i =0; i<10; i++)
 8005d4a:	3201      	adds	r2, #1
 8005d4c:	2a09      	cmp	r2, #9
 8005d4e:	dc10      	bgt.n	8005d72 <main+0x3c2>
				if(j == 0) 
 8005d50:	2c00      	cmp	r4, #0
 8005d52:	d0e9      	beq.n	8005d28 <main+0x378>
					temp = (AddData[ADC_STAGEADDRESS_Ch_2]*4095/CalConstants[ADC_STAGEADDRESS_Ch_2]);
 8005d54:	4b26      	ldr	r3, [pc, #152]	; (8005df0 <main+0x440>)
 8005d56:	69db      	ldr	r3, [r3, #28]
 8005d58:	ebc3 3303 	rsb	r3, r3, r3, lsl #12
 8005d5c:	4823      	ldr	r0, [pc, #140]	; (8005dec <main+0x43c>)
 8005d5e:	69c0      	ldr	r0, [r0, #28]
 8005d60:	fbb3 f3f0 	udiv	r3, r3, r0
 8005d64:	b29b      	uxth	r3, r3
					if(temp > 4095) temp = 4095; 
 8005d66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d6a:	d3ed      	bcc.n	8005d48 <main+0x398>
 8005d6c:	f640 73ff 	movw	r3, #4095	; 0xfff
 8005d70:	e7ea      	b.n	8005d48 <main+0x398>
			if(pots_step[j] < (max_step+1)) {if(acc/10 > next_step_tres) 
 8005d72:	4b1c      	ldr	r3, [pc, #112]	; (8005de4 <main+0x434>)
 8005d74:	5d1b      	ldrb	r3, [r3, r4]
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	459c      	cmp	ip, r3
 8005d7a:	dd0c      	ble.n	8005d96 <main+0x3e6>
 8005d7c:	4a1d      	ldr	r2, [pc, #116]	; (8005df4 <main+0x444>)
 8005d7e:	fb82 3201 	smull	r3, r2, r2, r1
 8005d82:	17cb      	asrs	r3, r1, #31
 8005d84:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
 8005d88:	42bb      	cmp	r3, r7
 8005d8a:	dd04      	ble.n	8005d96 <main+0x3e6>
				pots_step[j]++;
 8005d8c:	4a15      	ldr	r2, [pc, #84]	; (8005de4 <main+0x434>)
 8005d8e:	5d13      	ldrb	r3, [r2, r4]
 8005d90:	3301      	adds	r3, #1
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	5513      	strb	r3, [r2, r4]
			if(pots_step[j] > 1) {if(acc/10 < prev_step_tres) 
 8005d96:	4b13      	ldr	r3, [pc, #76]	; (8005de4 <main+0x434>)
 8005d98:	5d1b      	ldrb	r3, [r3, r4]
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d90c      	bls.n	8005dba <main+0x40a>
 8005da0:	4b14      	ldr	r3, [pc, #80]	; (8005df4 <main+0x444>)
 8005da2:	fb83 2301 	smull	r2, r3, r3, r1
 8005da6:	17c9      	asrs	r1, r1, #31
 8005da8:	ebc1 01a3 	rsb	r1, r1, r3, asr #2
 8005dac:	42b1      	cmp	r1, r6
 8005dae:	da04      	bge.n	8005dba <main+0x40a>
				pots_step[j]--;
 8005db0:	4a0c      	ldr	r2, [pc, #48]	; (8005de4 <main+0x434>)
 8005db2:	5d13      	ldrb	r3, [r2, r4]
 8005db4:	3b01      	subs	r3, #1
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	5513      	strb	r3, [r2, r4]
	for(j = 0; j < 2; j++)
 8005dba:	3401      	adds	r4, #1
 8005dbc:	2c01      	cmp	r4, #1
 8005dbe:	f73f ae9b 	bgt.w	8005af8 <main+0x148>
			if(Is_Expander_Present()) max_step = 31;
 8005dc2:	f7fb ff61 	bl	8001c88 <Is_Expander_Present>
 8005dc6:	2800      	cmp	r0, #0
 8005dc8:	f47f af78 	bne.w	8005cbc <main+0x30c>
				if(pots_step[j] > 16) pots_step[j] = 1;
 8005dcc:	4b05      	ldr	r3, [pc, #20]	; (8005de4 <main+0x434>)
 8005dce:	5d1b      	ldrb	r3, [r3, r4]
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	2b10      	cmp	r3, #16
 8005dd4:	d9a1      	bls.n	8005d1a <main+0x36a>
 8005dd6:	4b03      	ldr	r3, [pc, #12]	; (8005de4 <main+0x434>)
 8005dd8:	2201      	movs	r2, #1
 8005dda:	551a      	strb	r2, [r3, r4]
				max_step = 15;
 8005ddc:	f04f 0c0f 	mov.w	ip, #15
 8005de0:	e76e      	b.n	8005cc0 <main+0x310>
 8005de2:	bf00      	nop
 8005de4:	20000274 	.word	0x20000274
 8005de8:	20000278 	.word	0x20000278
 8005dec:	20000250 	.word	0x20000250
 8005df0:	200007f8 	.word	0x200007f8
 8005df4:	66666667 	.word	0x66666667

08005df8 <delay_us>:

void delay_us(unsigned int us)
{
 8005df8:	b510      	push	{r4, lr}
 8005dfa:	b086      	sub	sp, #24
 8005dfc:	4604      	mov	r4, r0
	volatile uint32_t nCount;
	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq (&RCC_Clocks);
 8005dfe:	a801      	add	r0, sp, #4
 8005e00:	f7fb f98a 	bl	8001118 <RCC_GetClocksFreq>

	nCount=(RCC_Clocks.HCLK_Frequency/10000000)*us;
 8005e04:	9b02      	ldr	r3, [sp, #8]
 8005e06:	4a08      	ldr	r2, [pc, #32]	; (8005e28 <delay_us+0x30>)
 8005e08:	fba2 2303 	umull	r2, r3, r2, r3
 8005e0c:	0d9b      	lsrs	r3, r3, #22
 8005e0e:	fb04 f303 	mul.w	r3, r4, r3
 8005e12:	9305      	str	r3, [sp, #20]
	for (; nCount!=0; nCount--);
 8005e14:	e002      	b.n	8005e1c <delay_us+0x24>
 8005e16:	9b05      	ldr	r3, [sp, #20]
 8005e18:	3b01      	subs	r3, #1
 8005e1a:	9305      	str	r3, [sp, #20]
 8005e1c:	9b05      	ldr	r3, [sp, #20]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d1f9      	bne.n	8005e16 <delay_us+0x1e>
}
 8005e22:	b006      	add	sp, #24
 8005e24:	bd10      	pop	{r4, pc}
 8005e26:	bf00      	nop
 8005e28:	6b5fca6b 	.word	0x6b5fca6b

08005e2c <ADC_IRQHandler>:
{
 8005e2c:	b538      	push	{r3, r4, r5, lr}
	if ( ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == SET) {
 8005e2e:	2102      	movs	r1, #2
 8005e30:	4866      	ldr	r0, [pc, #408]	; (8005fcc <ADC_IRQHandler+0x1a0>)
 8005e32:	f7fb f83c 	bl	8000eae <ADC_GetFlagStatus>
 8005e36:	2801      	cmp	r0, #1
 8005e38:	d021      	beq.n	8005e7e <ADC_IRQHandler+0x52>
  unsigned char NeedInc = 0; //, i; // i not needed if not using boxcar averaging scheme
 8005e3a:	2400      	movs	r4, #0
		if ( ADC_GetFlagStatus(ADC2, ADC_FLAG_EOC) == SET ) {
 8005e3c:	2102      	movs	r1, #2
 8005e3e:	4864      	ldr	r0, [pc, #400]	; (8005fd0 <ADC_IRQHandler+0x1a4>)
 8005e40:	f7fb f835 	bl	8000eae <ADC_GetFlagStatus>
 8005e44:	2801      	cmp	r0, #1
 8005e46:	f000 8219 	beq.w	800627c <ADC_IRQHandler+0x450>
	if(Is_Expander_Present())
 8005e4a:	f7fb ff1d 	bl	8001c88 <Is_Expander_Present>
 8005e4e:	2800      	cmp	r0, #0
 8005e50:	f000 8236 	beq.w	80062c0 <ADC_IRQHandler+0x494>
	  if (NeedInc) {
 8005e54:	b194      	cbz	r4, 8005e7c <ADC_IRQHandler+0x50>
		ADC_POT_sel_cnt++;
 8005e56:	4a5f      	ldr	r2, [pc, #380]	; (8005fd4 <ADC_IRQHandler+0x1a8>)
 8005e58:	7813      	ldrb	r3, [r2, #0]
 8005e5a:	3301      	adds	r3, #1
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	7013      	strb	r3, [r2, #0]
		if (ADC_POT_sel_cnt >= 72) {//40
 8005e60:	7813      	ldrb	r3, [r2, #0]
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	2b47      	cmp	r3, #71	; 0x47
 8005e66:	d902      	bls.n	8005e6e <ADC_IRQHandler+0x42>
			ADC_POT_sel_cnt = 0;
 8005e68:	4613      	mov	r3, r2
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	701a      	strb	r2, [r3, #0]
		ADC_POTS_selector_Ch(ADC_POT_sel_cnt);
 8005e6e:	4b59      	ldr	r3, [pc, #356]	; (8005fd4 <ADC_IRQHandler+0x1a8>)
 8005e70:	7818      	ldrb	r0, [r3, #0]
 8005e72:	f7fb fea7 	bl	8001bc4 <ADC_POTS_selector_Ch>
		delay_us(10); // don't know if there is time for this!
 8005e76:	200a      	movs	r0, #10
 8005e78:	f7ff ffbe 	bl	8005df8 <delay_us>
};
 8005e7c:	bd38      	pop	{r3, r4, r5, pc}
		if (  (ADC_POT_sel_cnt<=15)) {
 8005e7e:	4b55      	ldr	r3, [pc, #340]	; (8005fd4 <ADC_IRQHandler+0x1a8>)
 8005e80:	781b      	ldrb	r3, [r3, #0]
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	2b0f      	cmp	r3, #15
 8005e86:	f200 80ab 	bhi.w	8005fe0 <ADC_IRQHandler+0x1b4>
			if ( (Steps[1][ADC_POT_sel_cnt].b.WaitVoltageSlider == 1) ) {
 8005e8a:	4b52      	ldr	r3, [pc, #328]	; (8005fd4 <ADC_IRQHandler+0x1a8>)
 8005e8c:	781b      	ldrb	r3, [r3, #0]
 8005e8e:	f103 0220 	add.w	r2, r3, #32
 8005e92:	4b51      	ldr	r3, [pc, #324]	; (8005fd8 <ADC_IRQHandler+0x1ac>)
 8005e94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8005e9e:	d164      	bne.n	8005f6a <ADC_IRQHandler+0x13e>
			  steps_lp[1][ADC_POT_sel_cnt] += ((uint16_t) ADC1->DR - steps_lp[1][ADC_POT_sel_cnt]) >> 4;
 8005ea0:	4b4a      	ldr	r3, [pc, #296]	; (8005fcc <ADC_IRQHandler+0x1a0>)
 8005ea2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ea4:	b292      	uxth	r2, r2
 8005ea6:	4b4b      	ldr	r3, [pc, #300]	; (8005fd4 <ADC_IRQHandler+0x1a8>)
 8005ea8:	7819      	ldrb	r1, [r3, #0]
 8005eaa:	484c      	ldr	r0, [pc, #304]	; (8005fdc <ADC_IRQHandler+0x1b0>)
 8005eac:	3120      	adds	r1, #32
 8005eae:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 8005eb2:	1a51      	subs	r1, r2, r1
 8005eb4:	781c      	ldrb	r4, [r3, #0]
 8005eb6:	3420      	adds	r4, #32
 8005eb8:	f830 2014 	ldrh.w	r2, [r0, r4, lsl #1]
 8005ebc:	eb02 1221 	add.w	r2, r2, r1, asr #4
 8005ec0:	b292      	uxth	r2, r2
 8005ec2:	f820 2014 	strh.w	r2, [r0, r4, lsl #1]
			  Steps[1][ADC_POT_sel_cnt].b.VLevel += (steps_lp[1][ADC_POT_sel_cnt] - Steps[1][ADC_POT_sel_cnt].b.VLevel) >> 4;
 8005ec6:	781a      	ldrb	r2, [r3, #0]
 8005ec8:	3220      	adds	r2, #32
 8005eca:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8005ece:	7818      	ldrb	r0, [r3, #0]
 8005ed0:	4941      	ldr	r1, [pc, #260]	; (8005fd8 <ADC_IRQHandler+0x1ac>)
 8005ed2:	3020      	adds	r0, #32
 8005ed4:	f851 0030 	ldr.w	r0, [r1, r0, lsl #3]
 8005ed8:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8005edc:	1a10      	subs	r0, r2, r0
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	3320      	adds	r3, #32
 8005ee2:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 8005ee6:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8005eea:	eb02 1220 	add.w	r2, r2, r0, asr #4
 8005eee:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
 8005ef2:	f362 000b 	bfi	r0, r2, #0, #12
 8005ef6:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
			if ( (Steps[0][ADC_POT_sel_cnt].b.WaitVoltageSlider == 1) ) {
 8005efa:	4b36      	ldr	r3, [pc, #216]	; (8005fd4 <ADC_IRQHandler+0x1a8>)
 8005efc:	781a      	ldrb	r2, [r3, #0]
 8005efe:	4b36      	ldr	r3, [pc, #216]	; (8005fd8 <ADC_IRQHandler+0x1ac>)
 8005f00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8005f0a:	d146      	bne.n	8005f9a <ADC_IRQHandler+0x16e>
			  steps_lp[0][ADC_POT_sel_cnt] += ((uint16_t) ADC1->DR - steps_lp[0][ADC_POT_sel_cnt]) >> 4;
 8005f0c:	4b2f      	ldr	r3, [pc, #188]	; (8005fcc <ADC_IRQHandler+0x1a0>)
 8005f0e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005f10:	b292      	uxth	r2, r2
 8005f12:	4b30      	ldr	r3, [pc, #192]	; (8005fd4 <ADC_IRQHandler+0x1a8>)
 8005f14:	7819      	ldrb	r1, [r3, #0]
 8005f16:	b2c9      	uxtb	r1, r1
 8005f18:	4830      	ldr	r0, [pc, #192]	; (8005fdc <ADC_IRQHandler+0x1b0>)
 8005f1a:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 8005f1e:	1a51      	subs	r1, r2, r1
 8005f20:	781c      	ldrb	r4, [r3, #0]
 8005f22:	b2e4      	uxtb	r4, r4
 8005f24:	f830 2014 	ldrh.w	r2, [r0, r4, lsl #1]
 8005f28:	eb02 1221 	add.w	r2, r2, r1, asr #4
 8005f2c:	b292      	uxth	r2, r2
 8005f2e:	f820 2014 	strh.w	r2, [r0, r4, lsl #1]
			  Steps[0][ADC_POT_sel_cnt].b.VLevel += (steps_lp[0][ADC_POT_sel_cnt] - Steps[0][ADC_POT_sel_cnt].b.VLevel) >> 4;
 8005f32:	781a      	ldrb	r2, [r3, #0]
 8005f34:	b2d2      	uxtb	r2, r2
 8005f36:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8005f3a:	7818      	ldrb	r0, [r3, #0]
 8005f3c:	b2c0      	uxtb	r0, r0
 8005f3e:	4926      	ldr	r1, [pc, #152]	; (8005fd8 <ADC_IRQHandler+0x1ac>)
 8005f40:	f851 0030 	ldr.w	r0, [r1, r0, lsl #3]
 8005f44:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8005f48:	1a10      	subs	r0, r2, r0
 8005f4a:	781b      	ldrb	r3, [r3, #0]
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 8005f52:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8005f56:	eb02 1220 	add.w	r2, r2, r0, asr #4
 8005f5a:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
 8005f5e:	f362 000b 	bfi	r0, r2, #0, #12
 8005f62:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
			NeedInc = 1;
 8005f66:	2401      	movs	r4, #1
 8005f68:	e03b      	b.n	8005fe2 <ADC_IRQHandler+0x1b6>
			  if ((unsigned int) (ADC1->DR) >> 4 == (unsigned int) Steps[1][ADC_POT_sel_cnt].b.VLevel >>4 ) {
 8005f6a:	4b18      	ldr	r3, [pc, #96]	; (8005fcc <ADC_IRQHandler+0x1a0>)
 8005f6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005f6e:	4b19      	ldr	r3, [pc, #100]	; (8005fd4 <ADC_IRQHandler+0x1a8>)
 8005f70:	781b      	ldrb	r3, [r3, #0]
 8005f72:	3320      	adds	r3, #32
 8005f74:	4918      	ldr	r1, [pc, #96]	; (8005fd8 <ADC_IRQHandler+0x1ac>)
 8005f76:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8005f7a:	f3c3 1307 	ubfx	r3, r3, #4, #8
 8005f7e:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
 8005f82:	d1ba      	bne.n	8005efa <ADC_IRQHandler+0xce>
						Steps[1][ADC_POT_sel_cnt].b.WaitVoltageSlider = 0;
 8005f84:	4b13      	ldr	r3, [pc, #76]	; (8005fd4 <ADC_IRQHandler+0x1a8>)
 8005f86:	781b      	ldrb	r3, [r3, #0]
 8005f88:	f103 0220 	add.w	r2, r3, #32
 8005f8c:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 8005f90:	685a      	ldr	r2, [r3, #4]
 8005f92:	f36f 324d 	bfc	r2, #13, #1
 8005f96:	605a      	str	r2, [r3, #4]
 8005f98:	e7af      	b.n	8005efa <ADC_IRQHandler+0xce>
  			  if ((unsigned int) (ADC1->DR) >> 4 == (unsigned int) Steps[0][ADC_POT_sel_cnt].b.VLevel >>4 ) {
 8005f9a:	4b0c      	ldr	r3, [pc, #48]	; (8005fcc <ADC_IRQHandler+0x1a0>)
 8005f9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005f9e:	4b0d      	ldr	r3, [pc, #52]	; (8005fd4 <ADC_IRQHandler+0x1a8>)
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	490c      	ldr	r1, [pc, #48]	; (8005fd8 <ADC_IRQHandler+0x1ac>)
 8005fa6:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8005faa:	f3c3 1307 	ubfx	r3, r3, #4, #8
 8005fae:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
 8005fb2:	d001      	beq.n	8005fb8 <ADC_IRQHandler+0x18c>
			NeedInc = 1;
 8005fb4:	2401      	movs	r4, #1
 8005fb6:	e014      	b.n	8005fe2 <ADC_IRQHandler+0x1b6>
						Steps[0][ADC_POT_sel_cnt].b.WaitVoltageSlider = 0;
 8005fb8:	4b06      	ldr	r3, [pc, #24]	; (8005fd4 <ADC_IRQHandler+0x1a8>)
 8005fba:	781a      	ldrb	r2, [r3, #0]
 8005fbc:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 8005fc0:	685a      	ldr	r2, [r3, #4]
 8005fc2:	f36f 324d 	bfc	r2, #13, #1
 8005fc6:	605a      	str	r2, [r3, #4]
			NeedInc = 1;
 8005fc8:	2401      	movs	r4, #1
 8005fca:	e00a      	b.n	8005fe2 <ADC_IRQHandler+0x1b6>
 8005fcc:	40012000 	.word	0x40012000
 8005fd0:	40012100 	.word	0x40012100
 8005fd4:	2000029c 	.word	0x2000029c
 8005fd8:	200008a4 	.word	0x200008a4
 8005fdc:	20000aa4 	.word	0x20000aa4
  unsigned char NeedInc = 0; //, i; // i not needed if not using boxcar averaging scheme
 8005fe0:	2400      	movs	r4, #0
		if(Is_Expander_Present())
 8005fe2:	f7fb fe51 	bl	8001c88 <Is_Expander_Present>
 8005fe6:	2800      	cmp	r0, #0
 8005fe8:	f000 8087 	beq.w	80060fa <ADC_IRQHandler+0x2ce>
			if (  (ADC_POT_sel_cnt>=40 && (ADC_POT_sel_cnt<=55))) {
 8005fec:	4baf      	ldr	r3, [pc, #700]	; (80062ac <ADC_IRQHandler+0x480>)
 8005fee:	781b      	ldrb	r3, [r3, #0]
 8005ff0:	b2db      	uxtb	r3, r3
 8005ff2:	2b27      	cmp	r3, #39	; 0x27
 8005ff4:	d947      	bls.n	8006086 <ADC_IRQHandler+0x25a>
 8005ff6:	4bad      	ldr	r3, [pc, #692]	; (80062ac <ADC_IRQHandler+0x480>)
 8005ff8:	781b      	ldrb	r3, [r3, #0]
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	2b37      	cmp	r3, #55	; 0x37
 8005ffe:	d842      	bhi.n	8006086 <ADC_IRQHandler+0x25a>
				if ( (Steps[1][ADC_POT_sel_cnt-24].b.WaitVoltageSlider == 1) ) {
 8006000:	4baa      	ldr	r3, [pc, #680]	; (80062ac <ADC_IRQHandler+0x480>)
 8006002:	781b      	ldrb	r3, [r3, #0]
 8006004:	f103 0208 	add.w	r2, r3, #8
 8006008:	4ba9      	ldr	r3, [pc, #676]	; (80062b0 <ADC_IRQHandler+0x484>)
 800600a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8006014:	f040 80a1 	bne.w	800615a <ADC_IRQHandler+0x32e>
					Steps[1][ADC_POT_sel_cnt-24].b.VLevel = ((unsigned int) (ADC1->DR)+(unsigned int) Steps[1][ADC_POT_sel_cnt-24].b.VLevel)/2;
 8006018:	4ba6      	ldr	r3, [pc, #664]	; (80062b4 <ADC_IRQHandler+0x488>)
 800601a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800601c:	48a3      	ldr	r0, [pc, #652]	; (80062ac <ADC_IRQHandler+0x480>)
 800601e:	7802      	ldrb	r2, [r0, #0]
 8006020:	49a3      	ldr	r1, [pc, #652]	; (80062b0 <ADC_IRQHandler+0x484>)
 8006022:	3208      	adds	r2, #8
 8006024:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 8006028:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800602c:	4413      	add	r3, r2
 800602e:	7802      	ldrb	r2, [r0, #0]
 8006030:	f3c3 034b 	ubfx	r3, r3, #1, #12
 8006034:	3208      	adds	r2, #8
 8006036:	f851 0032 	ldr.w	r0, [r1, r2, lsl #3]
 800603a:	f363 000b 	bfi	r0, r3, #0, #12
 800603e:	f841 0032 	str.w	r0, [r1, r2, lsl #3]
				if ( (Steps[0][ADC_POT_sel_cnt-24].b.WaitVoltageSlider == 1) ) {
 8006042:	4b9a      	ldr	r3, [pc, #616]	; (80062ac <ADC_IRQHandler+0x480>)
 8006044:	781b      	ldrb	r3, [r3, #0]
 8006046:	f1a3 0218 	sub.w	r2, r3, #24
 800604a:	4b99      	ldr	r3, [pc, #612]	; (80062b0 <ADC_IRQHandler+0x484>)
 800604c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8006056:	f040 8098 	bne.w	800618a <ADC_IRQHandler+0x35e>
					Steps[0][ADC_POT_sel_cnt-24].b.VLevel = ((unsigned int) (ADC1->DR)+(unsigned int) Steps[0][ADC_POT_sel_cnt-24].b.VLevel)/2;
 800605a:	4b96      	ldr	r3, [pc, #600]	; (80062b4 <ADC_IRQHandler+0x488>)
 800605c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800605e:	4893      	ldr	r0, [pc, #588]	; (80062ac <ADC_IRQHandler+0x480>)
 8006060:	7802      	ldrb	r2, [r0, #0]
 8006062:	3a18      	subs	r2, #24
 8006064:	4992      	ldr	r1, [pc, #584]	; (80062b0 <ADC_IRQHandler+0x484>)
 8006066:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 800606a:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800606e:	4413      	add	r3, r2
 8006070:	7802      	ldrb	r2, [r0, #0]
 8006072:	3a18      	subs	r2, #24
 8006074:	f3c3 034b 	ubfx	r3, r3, #1, #12
 8006078:	f851 0032 	ldr.w	r0, [r1, r2, lsl #3]
 800607c:	f363 000b 	bfi	r0, r3, #0, #12
 8006080:	f841 0032 	str.w	r0, [r1, r2, lsl #3]
				NeedInc = 1;
 8006084:	2401      	movs	r4, #1
				if ((ADC_POT_sel_cnt>=56) && (ADC_POT_sel_cnt<=71)) {
 8006086:	4b89      	ldr	r3, [pc, #548]	; (80062ac <ADC_IRQHandler+0x480>)
 8006088:	781b      	ldrb	r3, [r3, #0]
 800608a:	b2db      	uxtb	r3, r3
 800608c:	2b37      	cmp	r3, #55	; 0x37
 800608e:	d934      	bls.n	80060fa <ADC_IRQHandler+0x2ce>
 8006090:	4b86      	ldr	r3, [pc, #536]	; (80062ac <ADC_IRQHandler+0x480>)
 8006092:	781b      	ldrb	r3, [r3, #0]
 8006094:	b2db      	uxtb	r3, r3
 8006096:	2b47      	cmp	r3, #71	; 0x47
 8006098:	d82f      	bhi.n	80060fa <ADC_IRQHandler+0x2ce>
				  Steps[0][ADC_POT_sel_cnt-40].b.TLevel += ((unsigned int) ADC1->DR - Steps[0][ADC_POT_sel_cnt-40].b.TLevel) >> 4 ;
 800609a:	4d86      	ldr	r5, [pc, #536]	; (80062b4 <ADC_IRQHandler+0x488>)
 800609c:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 800609e:	4883      	ldr	r0, [pc, #524]	; (80062ac <ADC_IRQHandler+0x480>)
 80060a0:	7802      	ldrb	r2, [r0, #0]
 80060a2:	3a28      	subs	r2, #40	; 0x28
 80060a4:	4b82      	ldr	r3, [pc, #520]	; (80062b0 <ADC_IRQHandler+0x484>)
 80060a6:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
 80060aa:	f3c4 340b 	ubfx	r4, r4, #12, #12
 80060ae:	1b0c      	subs	r4, r1, r4
 80060b0:	7802      	ldrb	r2, [r0, #0]
 80060b2:	3a28      	subs	r2, #40	; 0x28
 80060b4:	f853 1032 	ldr.w	r1, [r3, r2, lsl #3]
 80060b8:	f3c1 310b 	ubfx	r1, r1, #12, #12
 80060bc:	eb01 1114 	add.w	r1, r1, r4, lsr #4
 80060c0:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
 80060c4:	f361 3417 	bfi	r4, r1, #12, #12
 80060c8:	f843 4032 	str.w	r4, [r3, r2, lsl #3]
				  Steps[1][ADC_POT_sel_cnt-40].b.TLevel += ((unsigned int) ADC1->DR - Steps[1][ADC_POT_sel_cnt-40].b.TLevel) >> 4 ;
 80060cc:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 80060ce:	7802      	ldrb	r2, [r0, #0]
 80060d0:	3a08      	subs	r2, #8
 80060d2:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
 80060d6:	f3c4 340b 	ubfx	r4, r4, #12, #12
 80060da:	1b0c      	subs	r4, r1, r4
 80060dc:	7802      	ldrb	r2, [r0, #0]
 80060de:	3a08      	subs	r2, #8
 80060e0:	f853 1032 	ldr.w	r1, [r3, r2, lsl #3]
 80060e4:	f3c1 310b 	ubfx	r1, r1, #12, #12
 80060e8:	eb01 1114 	add.w	r1, r1, r4, lsr #4
 80060ec:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 80060f0:	f361 3017 	bfi	r0, r1, #12, #12
 80060f4:	f843 0032 	str.w	r0, [r3, r2, lsl #3]
				NeedInc = 1;
 80060f8:	2401      	movs	r4, #1
		if ((ADC_POT_sel_cnt>=24) && (ADC_POT_sel_cnt<=39)) {
 80060fa:	4b6c      	ldr	r3, [pc, #432]	; (80062ac <ADC_IRQHandler+0x480>)
 80060fc:	781b      	ldrb	r3, [r3, #0]
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	2b17      	cmp	r3, #23
 8006102:	f240 80b6 	bls.w	8006272 <ADC_IRQHandler+0x446>
 8006106:	4b69      	ldr	r3, [pc, #420]	; (80062ac <ADC_IRQHandler+0x480>)
 8006108:	781b      	ldrb	r3, [r3, #0]
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b27      	cmp	r3, #39	; 0x27
 800610e:	f200 80b0 	bhi.w	8006272 <ADC_IRQHandler+0x446>
		  if (Steps[0][ADC_POT_sel_cnt-24].b.WaitTimeSlider) {		  // Are we waiting?
 8006112:	4b66      	ldr	r3, [pc, #408]	; (80062ac <ADC_IRQHandler+0x480>)
 8006114:	781b      	ldrb	r3, [r3, #0]
 8006116:	f1a3 0218 	sub.w	r2, r3, #24
 800611a:	4b65      	ldr	r3, [pc, #404]	; (80062b0 <ADC_IRQHandler+0x484>)
 800611c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8006126:	d04a      	beq.n	80061be <ADC_IRQHandler+0x392>
		    if ((unsigned int)Steps[0][ADC_POT_sel_cnt-24].b.TLevel >> 4 == (unsigned int)(ADC1->DR)>>4) // close enough, stop waiting
 8006128:	4b60      	ldr	r3, [pc, #384]	; (80062ac <ADC_IRQHandler+0x480>)
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	3b18      	subs	r3, #24
 800612e:	4a60      	ldr	r2, [pc, #384]	; (80062b0 <ADC_IRQHandler+0x484>)
 8006130:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006134:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8006138:	4a5e      	ldr	r2, [pc, #376]	; (80062b4 <ADC_IRQHandler+0x488>)
 800613a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800613c:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
 8006140:	d156      	bne.n	80061f0 <ADC_IRQHandler+0x3c4>
			Steps[0][ADC_POT_sel_cnt-24].b.WaitTimeSlider = 0;
 8006142:	4b5a      	ldr	r3, [pc, #360]	; (80062ac <ADC_IRQHandler+0x480>)
 8006144:	781b      	ldrb	r3, [r3, #0]
 8006146:	f1a3 0218 	sub.w	r2, r3, #24
 800614a:	4b59      	ldr	r3, [pc, #356]	; (80062b0 <ADC_IRQHandler+0x484>)
 800614c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006150:	685a      	ldr	r2, [r3, #4]
 8006152:	f36f 328e 	bfc	r2, #14, #1
 8006156:	605a      	str	r2, [r3, #4]
 8006158:	e04a      	b.n	80061f0 <ADC_IRQHandler+0x3c4>
						if ( (unsigned int) (ADC1->DR) == (unsigned int) Steps[1][ADC_POT_sel_cnt-24].b.VLevel ) {
 800615a:	4b56      	ldr	r3, [pc, #344]	; (80062b4 <ADC_IRQHandler+0x488>)
 800615c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800615e:	4b53      	ldr	r3, [pc, #332]	; (80062ac <ADC_IRQHandler+0x480>)
 8006160:	781b      	ldrb	r3, [r3, #0]
 8006162:	3308      	adds	r3, #8
 8006164:	4952      	ldr	r1, [pc, #328]	; (80062b0 <ADC_IRQHandler+0x484>)
 8006166:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 800616a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800616e:	429a      	cmp	r2, r3
 8006170:	f47f af67 	bne.w	8006042 <ADC_IRQHandler+0x216>
							Steps[1][ADC_POT_sel_cnt-24].b.WaitVoltageSlider = 0;
 8006174:	4b4d      	ldr	r3, [pc, #308]	; (80062ac <ADC_IRQHandler+0x480>)
 8006176:	781b      	ldrb	r3, [r3, #0]
 8006178:	f103 0208 	add.w	r2, r3, #8
 800617c:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 8006180:	685a      	ldr	r2, [r3, #4]
 8006182:	f36f 324d 	bfc	r2, #13, #1
 8006186:	605a      	str	r2, [r3, #4]
 8006188:	e75b      	b.n	8006042 <ADC_IRQHandler+0x216>
				if ( (unsigned int) (ADC1->DR) == (unsigned int) Steps[0][ADC_POT_sel_cnt-24].b.VLevel ) {
 800618a:	4b4a      	ldr	r3, [pc, #296]	; (80062b4 <ADC_IRQHandler+0x488>)
 800618c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800618e:	4b47      	ldr	r3, [pc, #284]	; (80062ac <ADC_IRQHandler+0x480>)
 8006190:	781b      	ldrb	r3, [r3, #0]
 8006192:	3b18      	subs	r3, #24
 8006194:	4946      	ldr	r1, [pc, #280]	; (80062b0 <ADC_IRQHandler+0x484>)
 8006196:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 800619a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800619e:	429a      	cmp	r2, r3
 80061a0:	d001      	beq.n	80061a6 <ADC_IRQHandler+0x37a>
				NeedInc = 1;
 80061a2:	2401      	movs	r4, #1
 80061a4:	e76f      	b.n	8006086 <ADC_IRQHandler+0x25a>
							Steps[0][ADC_POT_sel_cnt-24].b.WaitVoltageSlider = 0;
 80061a6:	4b41      	ldr	r3, [pc, #260]	; (80062ac <ADC_IRQHandler+0x480>)
 80061a8:	781b      	ldrb	r3, [r3, #0]
 80061aa:	f1a3 0218 	sub.w	r2, r3, #24
 80061ae:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 80061b2:	685a      	ldr	r2, [r3, #4]
 80061b4:	f36f 324d 	bfc	r2, #13, #1
 80061b8:	605a      	str	r2, [r3, #4]
				NeedInc = 1;
 80061ba:	2401      	movs	r4, #1
 80061bc:	e763      	b.n	8006086 <ADC_IRQHandler+0x25a>
		      Steps[0][ADC_POT_sel_cnt-24].b.TLevel += ((unsigned int) ADC1->DR - Steps[0][ADC_POT_sel_cnt-24].b.TLevel) >> 4 ;
 80061be:	4b3d      	ldr	r3, [pc, #244]	; (80062b4 <ADC_IRQHandler+0x488>)
 80061c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061c2:	4c3a      	ldr	r4, [pc, #232]	; (80062ac <ADC_IRQHandler+0x480>)
 80061c4:	7823      	ldrb	r3, [r4, #0]
 80061c6:	3b18      	subs	r3, #24
 80061c8:	4939      	ldr	r1, [pc, #228]	; (80062b0 <ADC_IRQHandler+0x484>)
 80061ca:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
 80061ce:	f3c0 300b 	ubfx	r0, r0, #12, #12
 80061d2:	1a10      	subs	r0, r2, r0
 80061d4:	7823      	ldrb	r3, [r4, #0]
 80061d6:	3b18      	subs	r3, #24
 80061d8:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 80061dc:	f3c2 320b 	ubfx	r2, r2, #12, #12
 80061e0:	eb02 1210 	add.w	r2, r2, r0, lsr #4
 80061e4:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
 80061e8:	f362 3017 	bfi	r0, r2, #12, #12
 80061ec:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
		  if (Steps[1][ADC_POT_sel_cnt-24].b.WaitTimeSlider) {		  // Are we waiting?
 80061f0:	4b2e      	ldr	r3, [pc, #184]	; (80062ac <ADC_IRQHandler+0x480>)
 80061f2:	781b      	ldrb	r3, [r3, #0]
 80061f4:	f103 0208 	add.w	r2, r3, #8
 80061f8:	4b2d      	ldr	r3, [pc, #180]	; (80062b0 <ADC_IRQHandler+0x484>)
 80061fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8006204:	d01b      	beq.n	800623e <ADC_IRQHandler+0x412>
		    if ((unsigned int)Steps[1][ADC_POT_sel_cnt-24].b.TLevel >> 4 == (unsigned int)(ADC1->DR)>>4) // close enough, stop waiting
 8006206:	4b29      	ldr	r3, [pc, #164]	; (80062ac <ADC_IRQHandler+0x480>)
 8006208:	781b      	ldrb	r3, [r3, #0]
 800620a:	3308      	adds	r3, #8
 800620c:	4a28      	ldr	r2, [pc, #160]	; (80062b0 <ADC_IRQHandler+0x484>)
 800620e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006212:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8006216:	4a27      	ldr	r2, [pc, #156]	; (80062b4 <ADC_IRQHandler+0x488>)
 8006218:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800621a:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
 800621e:	d001      	beq.n	8006224 <ADC_IRQHandler+0x3f8>
		  NeedInc = 1;
 8006220:	2401      	movs	r4, #1
 8006222:	e026      	b.n	8006272 <ADC_IRQHandler+0x446>
			Steps[1][ADC_POT_sel_cnt-24].b.WaitTimeSlider = 0;
 8006224:	4b21      	ldr	r3, [pc, #132]	; (80062ac <ADC_IRQHandler+0x480>)
 8006226:	781b      	ldrb	r3, [r3, #0]
 8006228:	f103 0208 	add.w	r2, r3, #8
 800622c:	4b20      	ldr	r3, [pc, #128]	; (80062b0 <ADC_IRQHandler+0x484>)
 800622e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006232:	685a      	ldr	r2, [r3, #4]
 8006234:	f36f 328e 	bfc	r2, #14, #1
 8006238:	605a      	str	r2, [r3, #4]
		  NeedInc = 1;
 800623a:	2401      	movs	r4, #1
 800623c:	e019      	b.n	8006272 <ADC_IRQHandler+0x446>
		      Steps[1][ADC_POT_sel_cnt-24].b.TLevel += ((unsigned int) ADC1->DR - Steps[1][ADC_POT_sel_cnt-24].b.TLevel) >> 4 ;
 800623e:	4b1d      	ldr	r3, [pc, #116]	; (80062b4 <ADC_IRQHandler+0x488>)
 8006240:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006242:	4c1a      	ldr	r4, [pc, #104]	; (80062ac <ADC_IRQHandler+0x480>)
 8006244:	7823      	ldrb	r3, [r4, #0]
 8006246:	491a      	ldr	r1, [pc, #104]	; (80062b0 <ADC_IRQHandler+0x484>)
 8006248:	3308      	adds	r3, #8
 800624a:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
 800624e:	f3c0 300b 	ubfx	r0, r0, #12, #12
 8006252:	1a10      	subs	r0, r2, r0
 8006254:	7823      	ldrb	r3, [r4, #0]
 8006256:	3308      	adds	r3, #8
 8006258:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 800625c:	f3c2 320b 	ubfx	r2, r2, #12, #12
 8006260:	eb02 1210 	add.w	r2, r2, r0, lsr #4
 8006264:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
 8006268:	f362 3017 	bfi	r0, r2, #12, #12
 800626c:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
		  NeedInc = 1;
 8006270:	2401      	movs	r4, #1
		ADC_ClearFlag(ADC1, ADC_FLAG_EOC);
 8006272:	2102      	movs	r1, #2
 8006274:	480f      	ldr	r0, [pc, #60]	; (80062b4 <ADC_IRQHandler+0x488>)
 8006276:	f7fa fe21 	bl	8000ebc <ADC_ClearFlag>
 800627a:	e5df      	b.n	8005e3c <ADC_IRQHandler+0x10>
		if ((ADC_POT_sel_cnt>=16) && (ADC_POT_sel_cnt<=23)) {
 800627c:	4b0b      	ldr	r3, [pc, #44]	; (80062ac <ADC_IRQHandler+0x480>)
 800627e:	781b      	ldrb	r3, [r3, #0]
 8006280:	b2db      	uxtb	r3, r3
 8006282:	2b0f      	cmp	r3, #15
 8006284:	d90d      	bls.n	80062a2 <ADC_IRQHandler+0x476>
 8006286:	4b09      	ldr	r3, [pc, #36]	; (80062ac <ADC_IRQHandler+0x480>)
 8006288:	781b      	ldrb	r3, [r3, #0]
 800628a:	b2db      	uxtb	r3, r3
 800628c:	2b17      	cmp	r3, #23
 800628e:	d808      	bhi.n	80062a2 <ADC_IRQHandler+0x476>
 			AddData[ADC_POT_sel_cnt-16] = (unsigned int)(ADC2->DR);
 8006290:	4b06      	ldr	r3, [pc, #24]	; (80062ac <ADC_IRQHandler+0x480>)
 8006292:	781b      	ldrb	r3, [r3, #0]
 8006294:	3b10      	subs	r3, #16
 8006296:	4a08      	ldr	r2, [pc, #32]	; (80062b8 <ADC_IRQHandler+0x48c>)
 8006298:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 800629a:	4a08      	ldr	r2, [pc, #32]	; (80062bc <ADC_IRQHandler+0x490>)
 800629c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			NeedInc = 1;
 80062a0:	2401      	movs	r4, #1
		ADC_ClearFlag(ADC2, ADC_FLAG_EOC);
 80062a2:	2102      	movs	r1, #2
 80062a4:	4804      	ldr	r0, [pc, #16]	; (80062b8 <ADC_IRQHandler+0x48c>)
 80062a6:	f7fa fe09 	bl	8000ebc <ADC_ClearFlag>
 80062aa:	e5ce      	b.n	8005e4a <ADC_IRQHandler+0x1e>
 80062ac:	2000029c 	.word	0x2000029c
 80062b0:	200008a4 	.word	0x200008a4
 80062b4:	40012000 	.word	0x40012000
 80062b8:	40012100 	.word	0x40012100
 80062bc:	200007f8 	.word	0x200007f8
	  if (NeedInc) {
 80062c0:	2c00      	cmp	r4, #0
 80062c2:	f43f addb 	beq.w	8005e7c <ADC_IRQHandler+0x50>
		ADC_POT_sel_cnt++;
 80062c6:	4a0a      	ldr	r2, [pc, #40]	; (80062f0 <ADC_IRQHandler+0x4c4>)
 80062c8:	7813      	ldrb	r3, [r2, #0]
 80062ca:	3301      	adds	r3, #1
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	7013      	strb	r3, [r2, #0]
		if (ADC_POT_sel_cnt >= 40) {//40
 80062d0:	7813      	ldrb	r3, [r2, #0]
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	2b27      	cmp	r3, #39	; 0x27
 80062d6:	d902      	bls.n	80062de <ADC_IRQHandler+0x4b2>
			ADC_POT_sel_cnt = 0;
 80062d8:	4613      	mov	r3, r2
 80062da:	2200      	movs	r2, #0
 80062dc:	701a      	strb	r2, [r3, #0]
		ADC_POTS_selector_Ch(ADC_POT_sel_cnt);
 80062de:	4b04      	ldr	r3, [pc, #16]	; (80062f0 <ADC_IRQHandler+0x4c4>)
 80062e0:	7818      	ldrb	r0, [r3, #0]
 80062e2:	f7fb fc6f 	bl	8001bc4 <ADC_POTS_selector_Ch>
		delay_us(10);
 80062e6:	200a      	movs	r0, #10
 80062e8:	f7ff fd86 	bl	8005df8 <delay_us>
};
 80062ec:	e5c6      	b.n	8005e7c <ADC_IRQHandler+0x50>
 80062ee:	bf00      	nop
 80062f0:	2000029c 	.word	0x2000029c
 80062f4:	00000000 	.word	0x00000000

080062f8 <delay_ns>:

void delay_ns(unsigned int ns)
{
 80062f8:	b510      	push	{r4, lr}
 80062fa:	b086      	sub	sp, #24
 80062fc:	4604      	mov	r4, r0
	volatile uint32_t nCount;
	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq (&RCC_Clocks);
 80062fe:	a801      	add	r0, sp, #4
 8006300:	f7fa ff0a 	bl	8001118 <RCC_GetClocksFreq>

	nCount=(RCC_Clocks.HCLK_Frequency/10000000000)*ns;
 8006304:	a30a      	add	r3, pc, #40	; (adr r3, 8006330 <delay_ns+0x38>)
 8006306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800630a:	9802      	ldr	r0, [sp, #8]
 800630c:	2100      	movs	r1, #0
 800630e:	f7fa fb51 	bl	80009b4 <__aeabi_ldivmod>
 8006312:	fb04 f000 	mul.w	r0, r4, r0
 8006316:	9005      	str	r0, [sp, #20]
	for (; nCount!=0; nCount--);
 8006318:	e002      	b.n	8006320 <delay_ns+0x28>
 800631a:	9b05      	ldr	r3, [sp, #20]
 800631c:	3b01      	subs	r3, #1
 800631e:	9305      	str	r3, [sp, #20]
 8006320:	9b05      	ldr	r3, [sp, #20]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d1f9      	bne.n	800631a <delay_ns+0x22>
}
 8006326:	b006      	add	sp, #24
 8006328:	bd10      	pop	{r4, pc}
 800632a:	bf00      	nop
 800632c:	f3af 8000 	nop.w
 8006330:	540be400 	.word	0x540be400
 8006334:	00000002 	.word	0x00000002

08006338 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006338:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006370 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800633c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800633e:	e003      	b.n	8006348 <LoopCopyDataInit>

08006340 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006340:	4b0c      	ldr	r3, [pc, #48]	; (8006374 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006342:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006344:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006346:	3104      	adds	r1, #4

08006348 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006348:	480b      	ldr	r0, [pc, #44]	; (8006378 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800634a:	4b0c      	ldr	r3, [pc, #48]	; (800637c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800634c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800634e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006350:	d3f6      	bcc.n	8006340 <CopyDataInit>
  ldr  r2, =_sbss
 8006352:	4a0b      	ldr	r2, [pc, #44]	; (8006380 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006354:	e002      	b.n	800635c <LoopFillZerobss>

08006356 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006356:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006358:	f842 3b04 	str.w	r3, [r2], #4

0800635c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800635c:	4b09      	ldr	r3, [pc, #36]	; (8006384 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800635e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006360:	d3f9      	bcc.n	8006356 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006362:	f000 f8a5 	bl	80064b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006366:	f000 f9df 	bl	8006728 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800636a:	f7ff fb21 	bl	80059b0 <main>
  bx  lr    
 800636e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006370:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8006374:	080067e8 	.word	0x080067e8
  ldr  r0, =_sdata
 8006378:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800637c:	2000027c 	.word	0x2000027c
  ldr  r2, =_sbss
 8006380:	20000280 	.word	0x20000280
  ldr  r3, = _ebss
 8006384:	20000b34 	.word	0x20000b34

08006388 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006388:	e7fe      	b.n	8006388 <CAN1_RX0_IRQHandler>

0800638a <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 800638a:	4770      	bx	lr

0800638c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800638c:	e7fe      	b.n	800638c <HardFault_Handler>

0800638e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800638e:	e7fe      	b.n	800638e <MemManage_Handler>

08006390 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8006390:	e7fe      	b.n	8006390 <BusFault_Handler>

08006392 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8006392:	e7fe      	b.n	8006392 <UsageFault_Handler>

08006394 <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 8006394:	4770      	bx	lr

08006396 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 8006396:	4770      	bx	lr

08006398 <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 8006398:	4770      	bx	lr

0800639a <SysTick_Handler>:
  * @retval None
  */
void SysTick_Handler(void)
{
/*  TimingDelay_Decrement(); */
}
 800639a:	4770      	bx	lr

0800639c <_write>:
int _write(int32_t file, uint8_t *ptr, int32_t len)
{
	/* Implement your write code here, this is used by puts and printf for example */
	/* return len; */
	 int i=0;
	  for(i=0 ; i<len ; i++)
 800639c:	2300      	movs	r3, #0
 800639e:	4293      	cmp	r3, r2
 80063a0:	da22      	bge.n	80063e8 <_write+0x4c>
{
 80063a2:	b410      	push	{r4}
 80063a4:	e003      	b.n	80063ae <_write+0x12>
	  for(i=0 ; i<len ; i++)
 80063a6:	3301      	adds	r3, #1
	    ITM_SendChar((*ptr++));
 80063a8:	4621      	mov	r1, r4
	  for(i=0 ; i<len ; i++)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	da18      	bge.n	80063e0 <_write+0x44>
	    ITM_SendChar((*ptr++));
 80063ae:	1c4c      	adds	r4, r1, #1
 80063b0:	7808      	ldrb	r0, [r1, #0]

    \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if ((ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 80063b2:	f04f 4160 	mov.w	r1, #3758096384	; 0xe0000000
 80063b6:	f8d1 1e80 	ldr.w	r1, [r1, #3712]	; 0xe80
 80063ba:	f011 0f01 	tst.w	r1, #1
 80063be:	d0f2      	beq.n	80063a6 <_write+0xa>
      (ITM->TER & (1UL << 0)        )                    )     /* ITM Port #0 enabled */
 80063c0:	f04f 4160 	mov.w	r1, #3758096384	; 0xe0000000
 80063c4:	f8d1 1e00 	ldr.w	r1, [r1, #3584]	; 0xe00
  if ((ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 80063c8:	f011 0f01 	tst.w	r1, #1
 80063cc:	d0eb      	beq.n	80063a6 <_write+0xa>
  {
    while (ITM->PORT[0].u32 == 0);
 80063ce:	f04f 4160 	mov.w	r1, #3758096384	; 0xe0000000
 80063d2:	6809      	ldr	r1, [r1, #0]
 80063d4:	2900      	cmp	r1, #0
 80063d6:	d0fa      	beq.n	80063ce <_write+0x32>
    ITM->PORT[0].u8 = (uint8_t) ch;
 80063d8:	f04f 4160 	mov.w	r1, #3758096384	; 0xe0000000
 80063dc:	7008      	strb	r0, [r1, #0]
 80063de:	e7e2      	b.n	80063a6 <_write+0xa>
	  return len;

	errno = ENOSYS;
	return -1;
}
 80063e0:	4610      	mov	r0, r2
 80063e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80063e6:	4770      	bx	lr
 80063e8:	4610      	mov	r0, r2
 80063ea:	4770      	bx	lr

080063ec <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80063ec:	b082      	sub	sp, #8
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80063ee:	2300      	movs	r3, #0
 80063f0:	9301      	str	r3, [sp, #4]
 80063f2:	9300      	str	r3, [sp, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80063f4:	4a2a      	ldr	r2, [pc, #168]	; (80064a0 <SetSysClock+0xb4>)
 80063f6:	6813      	ldr	r3, [r2, #0]
 80063f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063fc:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80063fe:	4b28      	ldr	r3, [pc, #160]	; (80064a0 <SetSysClock+0xb4>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006406:	9300      	str	r3, [sp, #0]
    StartUpCounter++;
 8006408:	9b01      	ldr	r3, [sp, #4]
 800640a:	3301      	adds	r3, #1
 800640c:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800640e:	9b00      	ldr	r3, [sp, #0]
 8006410:	b91b      	cbnz	r3, 800641a <SetSysClock+0x2e>
 8006412:	9b01      	ldr	r3, [sp, #4]
 8006414:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8006418:	d1f1      	bne.n	80063fe <SetSysClock+0x12>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800641a:	4b21      	ldr	r3, [pc, #132]	; (80064a0 <SetSysClock+0xb4>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006422:	d006      	beq.n	8006432 <SetSysClock+0x46>
  {
    HSEStatus = (uint32_t)0x01;
 8006424:	2301      	movs	r3, #1
 8006426:	9300      	str	r3, [sp, #0]
  else
  {
    HSEStatus = (uint32_t)0x00;
  }

  if (HSEStatus == (uint32_t)0x01)
 8006428:	9b00      	ldr	r3, [sp, #0]
 800642a:	2b01      	cmp	r3, #1
 800642c:	d004      	beq.n	8006438 <SetSysClock+0x4c>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800642e:	b002      	add	sp, #8
 8006430:	4770      	bx	lr
    HSEStatus = (uint32_t)0x00;
 8006432:	2300      	movs	r3, #0
 8006434:	9300      	str	r3, [sp, #0]
 8006436:	e7f7      	b.n	8006428 <SetSysClock+0x3c>
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8006438:	4b19      	ldr	r3, [pc, #100]	; (80064a0 <SetSysClock+0xb4>)
 800643a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800643c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006440:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8006442:	4918      	ldr	r1, [pc, #96]	; (80064a4 <SetSysClock+0xb8>)
 8006444:	680a      	ldr	r2, [r1, #0]
 8006446:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800644a:	600a      	str	r2, [r1, #0]
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800644c:	689a      	ldr	r2, [r3, #8]
 800644e:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8006450:	689a      	ldr	r2, [r3, #8]
 8006452:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006456:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8006458:	689a      	ldr	r2, [r3, #8]
 800645a:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 800645e:	609a      	str	r2, [r3, #8]
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8006460:	4a11      	ldr	r2, [pc, #68]	; (80064a8 <SetSysClock+0xbc>)
 8006462:	605a      	str	r2, [r3, #4]
    RCC->CR |= RCC_CR_PLLON;
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800646a:	601a      	str	r2, [r3, #0]
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800646c:	4b0c      	ldr	r3, [pc, #48]	; (80064a0 <SetSysClock+0xb4>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8006474:	d0fa      	beq.n	800646c <SetSysClock+0x80>
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8006476:	4b0d      	ldr	r3, [pc, #52]	; (80064ac <SetSysClock+0xc0>)
 8006478:	f240 7205 	movw	r2, #1797	; 0x705
 800647c:	601a      	str	r2, [r3, #0]
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800647e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006482:	689a      	ldr	r2, [r3, #8]
 8006484:	f022 0203 	bic.w	r2, r2, #3
 8006488:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800648a:	689a      	ldr	r2, [r3, #8]
 800648c:	f042 0202 	orr.w	r2, r2, #2
 8006490:	609a      	str	r2, [r3, #8]
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 8006492:	4b03      	ldr	r3, [pc, #12]	; (80064a0 <SetSysClock+0xb4>)
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	f003 030c 	and.w	r3, r3, #12
 800649a:	2b08      	cmp	r3, #8
 800649c:	d1f9      	bne.n	8006492 <SetSysClock+0xa6>
 800649e:	e7c6      	b.n	800642e <SetSysClock+0x42>
 80064a0:	40023800 	.word	0x40023800
 80064a4:	40007000 	.word	0x40007000
 80064a8:	07405419 	.word	0x07405419
 80064ac:	40023c00 	.word	0x40023c00

080064b0 <SystemInit>:
{
 80064b0:	b510      	push	{r4, lr}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80064b2:	4c10      	ldr	r4, [pc, #64]	; (80064f4 <SystemInit+0x44>)
 80064b4:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80064b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80064bc:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 80064c0:	4b0d      	ldr	r3, [pc, #52]	; (80064f8 <SystemInit+0x48>)
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	f042 0201 	orr.w	r2, r2, #1
 80064c8:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80064ca:	2100      	movs	r1, #0
 80064cc:	6099      	str	r1, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80064d4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80064d8:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 80064da:	4a08      	ldr	r2, [pc, #32]	; (80064fc <SystemInit+0x4c>)
 80064dc:	605a      	str	r2, [r3, #4]
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80064e4:	601a      	str	r2, [r3, #0]
  RCC->CIR = 0x00000000;
 80064e6:	60d9      	str	r1, [r3, #12]
  SetSysClock();
 80064e8:	f7ff ff80 	bl	80063ec <SetSysClock>
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80064ec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80064f0:	60a3      	str	r3, [r4, #8]
}
 80064f2:	bd10      	pop	{r4, pc}
 80064f4:	e000ed00 	.word	0xe000ed00
 80064f8:	40023800 	.word	0x40023800
 80064fc:	24003010 	.word	0x24003010

08006500 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8006500:	b470      	push	{r4, r5, r6}
	int div = 1;
 8006502:	2301      	movs	r3, #1
	while (d/div >= base)
 8006504:	e001      	b.n	800650a <ts_itoa+0xa>
		div *= base;
 8006506:	fb02 f303 	mul.w	r3, r2, r3
	while (d/div >= base)
 800650a:	fbb1 f4f3 	udiv	r4, r1, r3
 800650e:	4294      	cmp	r4, r2
 8006510:	d2f9      	bcs.n	8006506 <ts_itoa+0x6>
 8006512:	e004      	b.n	800651e <ts_itoa+0x1e>
		d = d%div;
		div /= base;
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
		else
			*((*buf)++) = num + '0';
 8006514:	6805      	ldr	r5, [r0, #0]
 8006516:	1c6e      	adds	r6, r5, #1
 8006518:	6006      	str	r6, [r0, #0]
 800651a:	3430      	adds	r4, #48	; 0x30
 800651c:	702c      	strb	r4, [r5, #0]
	while (div != 0)
 800651e:	b16b      	cbz	r3, 800653c <ts_itoa+0x3c>
		int num = d/div;
 8006520:	fbb1 f4f3 	udiv	r4, r1, r3
		d = d%div;
 8006524:	fb03 1114 	mls	r1, r3, r4, r1
		div /= base;
 8006528:	fb93 f3f2 	sdiv	r3, r3, r2
		if (num > 9)
 800652c:	2c09      	cmp	r4, #9
 800652e:	ddf1      	ble.n	8006514 <ts_itoa+0x14>
			*((*buf)++) = (num-10) + 'A';
 8006530:	6805      	ldr	r5, [r0, #0]
 8006532:	1c6e      	adds	r6, r5, #1
 8006534:	6006      	str	r6, [r0, #0]
 8006536:	3437      	adds	r4, #55	; 0x37
 8006538:	702c      	strb	r4, [r5, #0]
 800653a:	e7f0      	b.n	800651e <ts_itoa+0x1e>
	}
}
 800653c:	bc70      	pop	{r4, r5, r6}
 800653e:	4770      	bx	lr

08006540 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8006540:	b530      	push	{r4, r5, lr}
 8006542:	b083      	sub	sp, #12
 8006544:	9001      	str	r0, [sp, #4]
 8006546:	460c      	mov	r4, r1
 8006548:	9200      	str	r2, [sp, #0]
	char *start_buf = buf;
 800654a:	4605      	mov	r5, r0
	while(*fmt)
 800654c:	e03e      	b.n	80065cc <ts_formatstring+0x8c>
	{
		/* Character needs formating? */
		if (*fmt == '%')
		{
			switch (*(++fmt))
 800654e:	7863      	ldrb	r3, [r4, #1]
 8006550:	2b64      	cmp	r3, #100	; 0x64
 8006552:	d01c      	beq.n	800658e <ts_formatstring+0x4e>
 8006554:	d90d      	bls.n	8006572 <ts_formatstring+0x32>
 8006556:	2b73      	cmp	r3, #115	; 0x73
 8006558:	d04a      	beq.n	80065f0 <ts_formatstring+0xb0>
 800655a:	d916      	bls.n	800658a <ts_formatstring+0x4a>
 800655c:	2b75      	cmp	r3, #117	; 0x75
 800655e:	d121      	bne.n	80065a4 <ts_formatstring+0x64>
						*buf++ = *arg++;
					}
				}
				break;
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8006560:	9b00      	ldr	r3, [sp, #0]
 8006562:	1d1a      	adds	r2, r3, #4
 8006564:	9200      	str	r2, [sp, #0]
 8006566:	220a      	movs	r2, #10
 8006568:	6819      	ldr	r1, [r3, #0]
 800656a:	a801      	add	r0, sp, #4
 800656c:	f7ff ffc8 	bl	8006500 <ts_itoa>
				break;
 8006570:	e02b      	b.n	80065ca <ts_formatstring+0x8a>
			switch (*(++fmt))
 8006572:	2b58      	cmp	r3, #88	; 0x58
 8006574:	d018      	beq.n	80065a8 <ts_formatstring+0x68>
 8006576:	2b63      	cmp	r3, #99	; 0x63
 8006578:	d01f      	beq.n	80065ba <ts_formatstring+0x7a>
 800657a:	2b25      	cmp	r3, #37	; 0x25
 800657c:	d125      	bne.n	80065ca <ts_formatstring+0x8a>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
				break;
			  case '%':
				  *buf++ = '%';
 800657e:	9b01      	ldr	r3, [sp, #4]
 8006580:	1c5a      	adds	r2, r3, #1
 8006582:	9201      	str	r2, [sp, #4]
 8006584:	2225      	movs	r2, #37	; 0x25
 8006586:	701a      	strb	r2, [r3, #0]
				  break;
 8006588:	e01f      	b.n	80065ca <ts_formatstring+0x8a>
			switch (*(++fmt))
 800658a:	2b69      	cmp	r3, #105	; 0x69
 800658c:	d11d      	bne.n	80065ca <ts_formatstring+0x8a>
					signed int val = va_arg(va, signed int);
 800658e:	9b00      	ldr	r3, [sp, #0]
 8006590:	1d1a      	adds	r2, r3, #4
 8006592:	9200      	str	r2, [sp, #0]
 8006594:	6819      	ldr	r1, [r3, #0]
					if (val < 0)
 8006596:	2900      	cmp	r1, #0
 8006598:	db23      	blt.n	80065e2 <ts_formatstring+0xa2>
					ts_itoa(&buf, val, 10);
 800659a:	220a      	movs	r2, #10
 800659c:	a801      	add	r0, sp, #4
 800659e:	f7ff ffaf 	bl	8006500 <ts_itoa>
				break;
 80065a2:	e012      	b.n	80065ca <ts_formatstring+0x8a>
			switch (*(++fmt))
 80065a4:	2b78      	cmp	r3, #120	; 0x78
 80065a6:	d110      	bne.n	80065ca <ts_formatstring+0x8a>
					ts_itoa(&buf, va_arg(va, int), 16);
 80065a8:	9b00      	ldr	r3, [sp, #0]
 80065aa:	1d1a      	adds	r2, r3, #4
 80065ac:	9200      	str	r2, [sp, #0]
 80065ae:	2210      	movs	r2, #16
 80065b0:	6819      	ldr	r1, [r3, #0]
 80065b2:	a801      	add	r0, sp, #4
 80065b4:	f7ff ffa4 	bl	8006500 <ts_itoa>
				break;
 80065b8:	e007      	b.n	80065ca <ts_formatstring+0x8a>
				*buf++ = va_arg(va, int);
 80065ba:	9b00      	ldr	r3, [sp, #0]
 80065bc:	1d1a      	adds	r2, r3, #4
 80065be:	9200      	str	r2, [sp, #0]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	9b01      	ldr	r3, [sp, #4]
 80065c4:	1c59      	adds	r1, r3, #1
 80065c6:	9101      	str	r1, [sp, #4]
 80065c8:	701a      	strb	r2, [r3, #0]
			}
			fmt++;
 80065ca:	3402      	adds	r4, #2
	while(*fmt)
 80065cc:	7823      	ldrb	r3, [r4, #0]
 80065ce:	b1f3      	cbz	r3, 800660e <ts_formatstring+0xce>
		if (*fmt == '%')
 80065d0:	2b25      	cmp	r3, #37	; 0x25
 80065d2:	d0bc      	beq.n	800654e <ts_formatstring+0xe>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 80065d4:	9b01      	ldr	r3, [sp, #4]
 80065d6:	1c5a      	adds	r2, r3, #1
 80065d8:	9201      	str	r2, [sp, #4]
 80065da:	7822      	ldrb	r2, [r4, #0]
 80065dc:	701a      	strb	r2, [r3, #0]
 80065de:	3401      	adds	r4, #1
 80065e0:	e7f4      	b.n	80065cc <ts_formatstring+0x8c>
						val *= -1;
 80065e2:	4249      	negs	r1, r1
						*buf++ = '-';
 80065e4:	9b01      	ldr	r3, [sp, #4]
 80065e6:	1c5a      	adds	r2, r3, #1
 80065e8:	9201      	str	r2, [sp, #4]
 80065ea:	222d      	movs	r2, #45	; 0x2d
 80065ec:	701a      	strb	r2, [r3, #0]
 80065ee:	e7d4      	b.n	800659a <ts_formatstring+0x5a>
					char * arg = va_arg(va, char *);
 80065f0:	9b00      	ldr	r3, [sp, #0]
 80065f2:	1d1a      	adds	r2, r3, #4
 80065f4:	9200      	str	r2, [sp, #0]
 80065f6:	681b      	ldr	r3, [r3, #0]
					while (*arg)
 80065f8:	e005      	b.n	8006606 <ts_formatstring+0xc6>
						*buf++ = *arg++;
 80065fa:	9a01      	ldr	r2, [sp, #4]
 80065fc:	1c51      	adds	r1, r2, #1
 80065fe:	9101      	str	r1, [sp, #4]
 8006600:	7819      	ldrb	r1, [r3, #0]
 8006602:	7011      	strb	r1, [r2, #0]
 8006604:	3301      	adds	r3, #1
					while (*arg)
 8006606:	781a      	ldrb	r2, [r3, #0]
 8006608:	2a00      	cmp	r2, #0
 800660a:	d1f6      	bne.n	80065fa <ts_formatstring+0xba>
 800660c:	e7dd      	b.n	80065ca <ts_formatstring+0x8a>
		}
	}
	*buf = 0;
 800660e:	9b01      	ldr	r3, [sp, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
}
 8006614:	9801      	ldr	r0, [sp, #4]
 8006616:	1b40      	subs	r0, r0, r5
 8006618:	b003      	add	sp, #12
 800661a:	bd30      	pop	{r4, r5, pc}

0800661c <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 800661c:	b082      	sub	sp, #8
 800661e:	4603      	mov	r3, r0
 8006620:	9101      	str	r1, [sp, #4]
	int length = 0;
 8006622:	2000      	movs	r0, #0
	while (*fmt)
 8006624:	e01d      	b.n	8006662 <ts_formatlength+0x46>
	{
		if (*fmt == '%')
		{
			++fmt;
 8006626:	1c59      	adds	r1, r3, #1
			switch (*fmt)
 8006628:	785b      	ldrb	r3, [r3, #1]
 800662a:	3b58      	subs	r3, #88	; 0x58
 800662c:	2b20      	cmp	r3, #32
 800662e:	d837      	bhi.n	80066a0 <ts_formatlength+0x84>
 8006630:	e8df f003 	tbb	[pc, r3]
 8006634:	36363630 	.word	0x36363630
 8006638:	36363636 	.word	0x36363636
 800663c:	11363636 	.word	0x11363636
 8006640:	3636361d 	.word	0x3636361d
 8006644:	36361d36 	.word	0x36361d36
 8006648:	36363636 	.word	0x36363636
 800664c:	23363636 	.word	0x23363636
 8006650:	36361d36 	.word	0x36361d36
 8006654:	30          	.byte	0x30
 8006655:	00          	.byte	0x00
			{
			  case 'c':
		  		  va_arg(va, int);
 8006656:	9b01      	ldr	r3, [sp, #4]
 8006658:	3304      	adds	r3, #4
 800665a:	9301      	str	r3, [sp, #4]
				  ++length;
 800665c:	3001      	adds	r0, #1
			++fmt;
 800665e:	460b      	mov	r3, r1
		}
		else
		{
			++length;
		}
		++fmt;
 8006660:	3301      	adds	r3, #1
	while (*fmt)
 8006662:	781a      	ldrb	r2, [r3, #0]
 8006664:	b1fa      	cbz	r2, 80066a6 <ts_formatlength+0x8a>
		if (*fmt == '%')
 8006666:	2a25      	cmp	r2, #37	; 0x25
 8006668:	d0dd      	beq.n	8006626 <ts_formatlength+0xa>
			++length;
 800666a:	3001      	adds	r0, #1
 800666c:	e7f8      	b.n	8006660 <ts_formatlength+0x44>
				  length += 11;
 800666e:	300b      	adds	r0, #11
				  va_arg(va, int);
 8006670:	9b01      	ldr	r3, [sp, #4]
 8006672:	3304      	adds	r3, #4
 8006674:	9301      	str	r3, [sp, #4]
			++fmt;
 8006676:	460b      	mov	r3, r1
 8006678:	e7f2      	b.n	8006660 <ts_formatlength+0x44>
			  		  char * str = va_arg(va, char *);
 800667a:	9b01      	ldr	r3, [sp, #4]
 800667c:	1d1a      	adds	r2, r3, #4
 800667e:	9201      	str	r2, [sp, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
			  		  while (*str++)
 8006682:	e001      	b.n	8006688 <ts_formatlength+0x6c>
			  			  ++length;
 8006684:	3001      	adds	r0, #1
			  		  while (*str++)
 8006686:	4613      	mov	r3, r2
 8006688:	1c5a      	adds	r2, r3, #1
 800668a:	781b      	ldrb	r3, [r3, #0]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d1f9      	bne.n	8006684 <ts_formatlength+0x68>
			++fmt;
 8006690:	460b      	mov	r3, r1
 8006692:	e7e5      	b.n	8006660 <ts_formatlength+0x44>
				  length += 8;
 8006694:	3008      	adds	r0, #8
				  va_arg(va, unsigned int);
 8006696:	9b01      	ldr	r3, [sp, #4]
 8006698:	3304      	adds	r3, #4
 800669a:	9301      	str	r3, [sp, #4]
			++fmt;
 800669c:	460b      	mov	r3, r1
 800669e:	e7df      	b.n	8006660 <ts_formatlength+0x44>
				  ++length;
 80066a0:	3001      	adds	r0, #1
			++fmt;
 80066a2:	460b      	mov	r3, r1
				  break;
 80066a4:	e7dc      	b.n	8006660 <ts_formatlength+0x44>
	}
	return length;
}
 80066a6:	b002      	add	sp, #8
 80066a8:	4770      	bx	lr

080066aa <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 80066aa:	b40f      	push	{r0, r1, r2, r3}
 80066ac:	b5b0      	push	{r4, r5, r7, lr}
 80066ae:	b082      	sub	sp, #8
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	f107 0418 	add.w	r4, r7, #24
 80066b6:	f854 5b04 	ldr.w	r5, [r4], #4
	int length = 0;
	va_list va;
	va_start(va, fmt);
 80066ba:	607c      	str	r4, [r7, #4]
	length = ts_formatlength(fmt, va);
 80066bc:	4621      	mov	r1, r4
 80066be:	4628      	mov	r0, r5
 80066c0:	f7ff ffac 	bl	800661c <ts_formatlength>
	va_end(va);
	{
		char buf[length];
 80066c4:	3007      	adds	r0, #7
 80066c6:	f020 0007 	bic.w	r0, r0, #7
 80066ca:	ebad 0d00 	sub.w	sp, sp, r0
		va_start(va, fmt);
 80066ce:	607c      	str	r4, [r7, #4]
		length = ts_formatstring(buf, fmt, va);
 80066d0:	4622      	mov	r2, r4
 80066d2:	4629      	mov	r1, r5
 80066d4:	4668      	mov	r0, sp
 80066d6:	f7ff ff33 	bl	8006540 <ts_formatstring>
		length = _write(1, buf, length);
 80066da:	4602      	mov	r2, r0
 80066dc:	4669      	mov	r1, sp
 80066de:	2001      	movs	r0, #1
 80066e0:	f7ff fe5c 	bl	800639c <_write>
		va_end(va);
	}
	return length;
}
 80066e4:	3708      	adds	r7, #8
 80066e6:	46bd      	mov	sp, r7
 80066e8:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80066ec:	b004      	add	sp, #16
 80066ee:	4770      	bx	lr

080066f0 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 80066f0:	b538      	push	{r3, r4, r5, lr}
 80066f2:	4605      	mov	r5, r0
	int length = strlen(s);
 80066f4:	f7f9 fd68 	bl	80001c8 <strlen>
 80066f8:	4604      	mov	r4, r0
	int numbytes = 0;
	int res;

	numbytes = _write(1, (char*)s, length);
 80066fa:	4602      	mov	r2, r0
 80066fc:	4629      	mov	r1, r5
 80066fe:	2001      	movs	r0, #1
 8006700:	f7ff fe4c 	bl	800639c <_write>
 8006704:	4605      	mov	r5, r0
	numbytes += _write(1, "\n", 1);
 8006706:	2201      	movs	r2, #1
 8006708:	4906      	ldr	r1, [pc, #24]	; (8006724 <puts+0x34>)
 800670a:	4610      	mov	r0, r2
 800670c:	f7ff fe46 	bl	800639c <_write>
 8006710:	4428      	add	r0, r5

	if (numbytes == (length+1))
 8006712:	3401      	adds	r4, #1
 8006714:	4284      	cmp	r4, r0
 8006716:	d101      	bne.n	800671c <puts+0x2c>
	{
		res = 0;
 8006718:	2000      	movs	r0, #0
	{
		res = EOF;
	}

	return res;
}
 800671a:	bd38      	pop	{r3, r4, r5, pc}
		res = EOF;
 800671c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	return res;
 8006720:	e7fb      	b.n	800671a <puts+0x2a>
 8006722:	bf00      	nop
 8006724:	080067d4 	.word	0x080067d4

08006728 <__libc_init_array>:
 8006728:	b570      	push	{r4, r5, r6, lr}
 800672a:	4e0d      	ldr	r6, [pc, #52]	; (8006760 <__libc_init_array+0x38>)
 800672c:	4c0d      	ldr	r4, [pc, #52]	; (8006764 <__libc_init_array+0x3c>)
 800672e:	1ba4      	subs	r4, r4, r6
 8006730:	10a4      	asrs	r4, r4, #2
 8006732:	2500      	movs	r5, #0
 8006734:	42a5      	cmp	r5, r4
 8006736:	d109      	bne.n	800674c <__libc_init_array+0x24>
 8006738:	4e0b      	ldr	r6, [pc, #44]	; (8006768 <__libc_init_array+0x40>)
 800673a:	4c0c      	ldr	r4, [pc, #48]	; (800676c <__libc_init_array+0x44>)
 800673c:	f000 f818 	bl	8006770 <_init>
 8006740:	1ba4      	subs	r4, r4, r6
 8006742:	10a4      	asrs	r4, r4, #2
 8006744:	2500      	movs	r5, #0
 8006746:	42a5      	cmp	r5, r4
 8006748:	d105      	bne.n	8006756 <__libc_init_array+0x2e>
 800674a:	bd70      	pop	{r4, r5, r6, pc}
 800674c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006750:	4798      	blx	r3
 8006752:	3501      	adds	r5, #1
 8006754:	e7ee      	b.n	8006734 <__libc_init_array+0xc>
 8006756:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800675a:	4798      	blx	r3
 800675c:	3501      	adds	r5, #1
 800675e:	e7f2      	b.n	8006746 <__libc_init_array+0x1e>
 8006760:	080067e0 	.word	0x080067e0
 8006764:	080067e0 	.word	0x080067e0
 8006768:	080067e0 	.word	0x080067e0
 800676c:	080067e4 	.word	0x080067e4

08006770 <_init>:
 8006770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006772:	bf00      	nop
 8006774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006776:	bc08      	pop	{r3}
 8006778:	469e      	mov	lr, r3
 800677a:	4770      	bx	lr

0800677c <_fini>:
 800677c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800677e:	bf00      	nop
 8006780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006782:	bc08      	pop	{r3}
 8006784:	469e      	mov	lr, r3
 8006786:	4770      	bx	lr
