// Seed: 695411180
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    inout id_5,
    output logic id_6,
    output logic id_7,
    output logic id_8,
    output id_9
);
  assign id_6 = 1;
  assign id_6 = (id_5) ? 1'b0 : 1'b0;
  always @(1 or id_4) begin
    id_9 <= id_5;
  end
endmodule
