{
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/Forger-888/Baysys-3-Stop-Watch/blob/main/T02_Basys3_StopWatch.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "# T02: Stopwatch on Basys 3"
      ],
      "metadata": {
        "id": "AGI9dTkyvqHU"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Objective:"
      ],
      "metadata": {
        "id": "b0Ci1rh4wr46"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "\n",
        "Design and implement a **stopwatch** on the **Basys 3 FPGA** board using Verilog, making use of the **4-digit** **7-segment** display LEDs for time display. The stopwatch should have the following features:  \n",
        "1. **Reset functionality**: Press a button (e.g., `btnR`) to restart the stopwatch.  \n",
        "2. **Time Display**: Display the elapsed time in minutes and seconds on the 4-digit 7-segment display.  \n",
        "3. **Update Frequency**: Update the display at a reasonable frequency (e.g., every 1 second)."
      ],
      "metadata": {
        "id": "yn8KcwRHvvOR"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Instructions  "
      ],
      "metadata": {
        "id": "a-Hza8S3v7iq"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "### FPGA Project  \n",
        "1. Create a new Vivado project for the Basys 3 FPGA board.  \n",
        "2. Write Verilog code to implement the stopwatch logic.  \n",
        "3. Map the Verilog design to the Basys 3 board's resources via the basys3 [constraint file](./Demo_Code/basys3_template.xdc) (`.xdc`).   \n",
        "4. Generate the bitstream file.\n",
        "5. Program the FPGA board with the bitstream.  \n",
        "6. Test and debug your stopwatch design on the FPGA board to ensure correct functionality.  \n",
        "7. Document your design, including the Verilog code, functional diagrams, and challenges faced during implementation.  \n",
        "8. **Demo Vivado Project**: [T02_Basys3_StopWatch](./Demo_Code/T02_Basys3_StopWatch)"
      ],
      "metadata": {
        "id": "gIDg0xLWwez7"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Simulation"
      ],
      "metadata": {
        "id": "UgHn-w67xBOZ"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "\n",
        "- [Verify functionality using testbenches and waveform analysis.](Simulation/simT02_Basys3_StopWatch_SSD.ipynb)  \n",
        "\n",
        "\n"
      ],
      "metadata": {
        "id": "30dd_HiTwLPy"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Additional Challenge (*Optional*):"
      ],
      "metadata": {
        "id": "n97dFqn8xeqq"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "  \n",
        "Add features like **pause/resume functionality** to the stopwatch design.  "
      ],
      "metadata": {
        "id": "Fjny3JVQxUkh"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Submission:"
      ],
      "metadata": {
        "id": "d9fXRE2Dw4sa"
      }
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "Mz7jZ0eQ1Otu"
      },
      "source": [
        "\n",
        "*This is a group work. Only one member needs to submit the materials.*  \n",
        "1. A self-contained `ipynb` file which:  \n",
        "   - **Google Colab link** and **GitHub link**.  \n",
        "   - **Verilog codes** (module, testbench, waveform, AI prompt, etc.).  \n",
        "   - A **brief report** documenting the design, Python code (e.g., logic expressions, AI-generated code), challenges, and lessons learned;\n",
        "2. A **demonstration video** (less than 1 minute, `.mp4` format).\n",
        "* Submit to **edimension** and share with instructor GitHub: `pe8sutd`, `pe8sutd@gmail.com`.  \n",
        "3. The report should report how AI is used in the design (if applicable). The guideline: [![Open in Colab](https://colab.research.google.com/assets/colab-badge.svg)](https://github.com/pe8sutd/Colab_DSL_Practice25/blob/main/G01_Used_of_AI_in_Design.ipynb)\n",
        "\n",
        "\n",
        "---\n",
        "\n",
        "### Deadline:  \n",
        "Refer to the due date in the **edimension submission folder**.  \n",
        "\n",
        "---\n",
        "\n",
        "### Grading:  \n",
        "Based on:  \n",
        "- Functionality of the stopwatch.  \n",
        "- Clarity of Verilog code.  \n",
        "- Quality of documentation.  \n",
        "*Bonus points for additional features or creative implementations.*  \n",
        "\n",
        "---\n",
        "\n"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Demo Video  \n"
      ],
      "metadata": {
        "id": "6812PdUV1SyA"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "The short [video](https://youtu.be/xX5csfU79kQ) demonstrating the stopwatch’s functionality on the Basys 3 board.\n",
        "https://youtu.be/xX5csfU79kQ"
      ],
      "metadata": {
        "id": "Jp3ActGh1X8n"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## First working Prototype code"
      ],
      "metadata": {
        "id": "mPY0DnwxAANZ"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "module stopwatch(\n",
        "    input clk,        // 100MHz system clock\n",
        "    input btnR,       // Reset button\n",
        "    output reg [6:0] seg,  // 7-segment display output\n",
        "    output reg [3:0] an   // 7-segment anode control\n",
        ");\n",
        "\n",
        "    reg [5:0] seconds = 0;  // 0 to 59 seconds\n",
        "    reg [6:0] minutes = 0;  // 0 to 99 minutes\n",
        "\n",
        "    wire clk_1hz, clk_1khz;\n",
        "    reg [1:0] count; // 2-bit counter for multiplexing\n",
        "\n",
        "    // Instantiate clock dividers\n",
        "    clk_divider #(100000000) clk_1hz_gen (.clk_in(clk), .reset(btnR), .clk_out(clk_1hz));   // 1Hz for time update\n",
        "    clk_divider #(100000) clk_1khz_gen (.clk_in(clk), .reset(btnR), .clk_out(clk_1khz));   // 1kHz for multiplexing\n",
        "\n",
        "    // Time Counter: Updates every second\n",
        "    always @(posedge clk_1hz or posedge btnR) begin\n",
        "        if (btnR) begin\n",
        "            seconds <= 0;\n",
        "            minutes <= 0;\n",
        "        end\n",
        "        else begin\n",
        "            if (seconds == 59) begin\n",
        "                seconds <= 0;\n",
        "                if (minutes == 99)\n",
        "                    minutes <= 0;\n",
        "                else\n",
        "                    minutes <= minutes + 1;\n",
        "            end\n",
        "            else begin\n",
        "                seconds <= seconds + 1;\n",
        "            end\n",
        "        end\n",
        "    end\n",
        "\n",
        "    // 7-segment digit selection (multiplexing)\n",
        "    always @(posedge clk_1khz) begin\n",
        "        count <= count + 1;\n",
        "    end\n",
        "\n",
        "    // Extract digits for MM:SS display\n",
        "    wire [3:0] min_tens = minutes / 10;\n",
        "    wire [3:0] min_ones = minutes % 10;\n",
        "    wire [3:0] sec_tens = seconds / 10;\n",
        "    wire [3:0] sec_ones = seconds % 10;\n",
        "\n",
        "    // 7-segment display multiplexing\n",
        "    always @(*) begin\n",
        "        case(count)\n",
        "            2'b00: begin an = 4'b1110; seg = seg_map(sec_ones); end // L0 -> Seconds (ones)\n",
        "            2'b01: begin an = 4'b1101; seg = seg_map(sec_tens); end // L1 -> Seconds (tens)\n",
        "            2'b10: begin an = 4'b1011; seg = seg_map(min_ones); end // L2 -> Minutes (ones)\n",
        "            2'b11: begin an = 4'b0111; seg = seg_map(min_tens); end // L3 -> Minutes (tens)\n",
        "            default: begin an = 4'b1111; seg = 7'b1111111; end // All off\n",
        "        endcase\n",
        "    end\n",
        "\n",
        "    // 7-segment lookup function\n",
        "    function [6:0] seg_map;\n",
        "        input [3:0] num;\n",
        "        case(num)\n",
        "            4'd0: seg_map = 7'b1000000;\n",
        "            4'd1: seg_map = 7'b1111001;\n",
        "            4'd2: seg_map = 7'b0100100;\n",
        "            4'd3: seg_map = 7'b0110000;\n",
        "            4'd4: seg_map = 7'b0011001;\n",
        "            4'd5: seg_map = 7'b0010010;\n",
        "            4'd6: seg_map = 7'b0000010;\n",
        "            4'd7: seg_map = 7'b1111000;\n",
        "            4'd8: seg_map = 7'b0000000;\n",
        "            4'd9: seg_map = 7'b0010000;\n",
        "            default: seg_map = 7'b1111111; // Blank display\n",
        "        endcase\n",
        "    endfunction\n",
        "\n",
        "endmodule\n",
        "\n",
        "// Clock Divider Module (Parameterized)\n",
        "module clk_divider #(parameter DIV_VALUE = 100000000)(\n",
        "    input clk_in,\n",
        "    input reset,\n",
        "    output reg clk_out\n",
        ");\n",
        "    reg [$clog2(DIV_VALUE)-1:0] count = 0;\n",
        "\n",
        "    always @(posedge clk_in or posedge reset) begin\n",
        "        if (reset) begin\n",
        "            count <= 0;\n",
        "            clk_out <= 0;\n",
        "        end else if (count == DIV_VALUE/2 - 1) begin\n",
        "            clk_out <= ~clk_out;\n",
        "            count <= 0;\n",
        "        end else begin\n",
        "            count <= count + 1;\n",
        "        end\n",
        "    end\n",
        "endmodule\n"
      ],
      "metadata": {
        "id": "8_n7OhX8AE97"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "# Stopwatch with Start/Stop"
      ],
      "metadata": {
        "id": "KqQhPCAzXuil"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "module stopwatch(\n",
        "    input clk,        // 100MHz system clock\n",
        "    input btnR,       // Reset button\n",
        "    input btnC,       // Start/Stop button\n",
        "    output reg [6:0] seg,  // 7-segment display output\n",
        "    output reg [3:0] an   // 7-segment anode control\n",
        ");\n",
        "\n",
        "    reg [5:0] seconds = 0;  // 0 to 59 seconds\n",
        "    reg [6:0] minutes = 0;  // 0 to 99 minutes\n",
        "    reg state = 1'b0; // Stopwatch state start = 1/ stop = 0\n",
        "\n",
        "    wire clk_1hz, clk_1khz;\n",
        "    reg [1:0] count; // 2-bit counter for multiplexing\n",
        "\n",
        "    wire debounced_btnC;\n",
        "    debounce debounce_btnC (.clk(clk), .reset(btnR), .button_in(btnC), .button_out(debounced_btnC));\n",
        "\n",
        "    // Instantiate clock dividers\n",
        "    clk_divider #(100000000) clk_1hz_gen (.clk_in(clk), .reset(btnR), .clk_out(clk_1hz));   // 1Hz for time update\n",
        "    clk_divider #(100000) clk_1khz_gen (.clk_in(clk), .reset(btnR), .clk_out(clk_1khz));   // 1kHz for multiplexing\n",
        "\n",
        "    // **Asynchronous Start/Stop/Reset Control**\n",
        "    always @(posedge debounced_btnC or posedge btnR) begin\n",
        "        if (btnR)\n",
        "            state <= 0; // Reset to zero\n",
        "        else\n",
        "            state <= ~state;  // Toggle State for Start/Pause\n",
        "    end\n",
        "\n",
        "    // **Time Counter: Updates every second**\n",
        "    always @(posedge clk_1hz or posedge btnR) begin\n",
        "        if (btnR) begin\n",
        "            seconds <= 0;\n",
        "            minutes <= 0;\n",
        "        end\n",
        "        else if (state) begin\n",
        "            if (seconds == 59) begin\n",
        "                seconds <= 0;\n",
        "                if (minutes == 99)\n",
        "                    minutes <= 0;\n",
        "                else\n",
        "                    minutes <= minutes + 1;\n",
        "            end\n",
        "            else begin\n",
        "                seconds <= seconds + 1;\n",
        "            end\n",
        "        end\n",
        "    end\n",
        "\n",
        "    // 7-segment digit selection (multiplexing)\n",
        "    always @(posedge clk_1khz) begin\n",
        "        count <= count + 1;\n",
        "    end\n",
        "\n",
        "    // Extract digits for MM:SS display\n",
        "    wire [3:0] min_tens = minutes / 10;\n",
        "    wire [3:0] min_ones = minutes % 10;\n",
        "    wire [3:0] sec_tens = seconds / 10;\n",
        "    wire [3:0] sec_ones = seconds % 10;\n",
        "\n",
        "    // 7-segment display multiplexing\n",
        "    always @(*) begin\n",
        "        case(count)\n",
        "            2'b00: begin an = 4'b1110; seg = seg_map(sec_ones); end // L0 -> Seconds (ones)\n",
        "            2'b01: begin an = 4'b1101; seg = seg_map(sec_tens); end // L1 -> Seconds (tens)\n",
        "            2'b10: begin an = 4'b1011; seg = seg_map(min_ones); end // L2 -> Minutes (ones)\n",
        "            2'b11: begin an = 4'b0111; seg = seg_map(min_tens); end // L3 -> Minutes (tens)\n",
        "            default: begin an = 4'b1111; seg = 7'b1111111; end // All off\n",
        "        endcase\n",
        "    end\n",
        "\n",
        "    // 7-segment lookup function\n",
        "    function [6:0] seg_map;\n",
        "        input [3:0] num;\n",
        "        case(num)\n",
        "            4'd0: seg_map = 7'b1000000;\n",
        "            4'd1: seg_map = 7'b1111001;\n",
        "            4'd2: seg_map = 7'b0100100;\n",
        "            4'd3: seg_map = 7'b0110000;\n",
        "            4'd4: seg_map = 7'b0011001;\n",
        "            4'd5: seg_map = 7'b0010010;\n",
        "            4'd6: seg_map = 7'b0000010;\n",
        "            4'd7: seg_map = 7'b1111000;\n",
        "            4'd8: seg_map = 7'b0000000;\n",
        "            4'd9: seg_map = 7'b0010000;\n",
        "            default: seg_map = 7'b1111111; // Blank display\n",
        "        endcase\n",
        "    endfunction\n",
        "\n",
        "endmodule\n",
        "\n",
        "// Clock Divider Module (Parameterized)\n",
        "module clk_divider #(parameter DIV_VALUE = 100000000)(\n",
        "    input clk_in,\n",
        "    input reset,\n",
        "    output reg clk_out\n",
        ");\n",
        "    reg [$clog2(DIV_VALUE)-1:0] count = 0;\n",
        "\n",
        "    always @(posedge clk_in or posedge reset) begin\n",
        "        if (reset) begin\n",
        "            count <= 0;\n",
        "            clk_out <= 0;\n",
        "        end else if (count == DIV_VALUE/2 - 1) begin\n",
        "            clk_out <= ~clk_out;\n",
        "            count <= 0;\n",
        "        end else begin\n",
        "            count <= count + 1;\n",
        "        end\n",
        "    end\n",
        "endmodule\n",
        "\n",
        "// **Debounce Module for Button**\n",
        "module debounce (\n",
        "    input wire clk,        // System clock (e.g., 100 MHz on Basys 3)\n",
        "    input wire reset,      // Reset signal\n",
        "    input wire button_in,  // Raw button input\n",
        "    output reg button_out  // Debounced button output\n",
        ");\n",
        "\n",
        "    reg [21:0] count;      // 22-bit counter for debouncing\n",
        "    reg button_prev;        // Previous state of the button\n",
        "\n",
        "    always @(posedge clk or posedge reset) begin\n",
        "        if (reset) begin\n",
        "            count <= 20'b0;\n",
        "            button_prev <= 1'b0;\n",
        "            button_out <= 1'b0;\n",
        "        end else begin\n",
        "            button_prev <= button_in;\n",
        "            if (button_prev != button_in) begin\n",
        "                count <= 20'b0;\n",
        "            end else if (count == 20'hFFFFF) begin\n",
        "                button_out <= button_prev;\n",
        "            end else begin\n",
        "                count <= count + 1;\n",
        "            end\n",
        "        end\n",
        "    end\n",
        "\n",
        "endmodule\n"
      ],
      "metadata": {
        "id": "i3sueFnXhy6S"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "V1 working"
      ],
      "metadata": {
        "id": "gAumIx19h0Qj"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "module stopwatch(\n",
        "    input clk,        // 100MHz system clock\n",
        "    input btnR,       // Reset button\n",
        "    input btnC,       // Start/Stop button\n",
        "    output reg [6:0] seg,  // 7-segment display output\n",
        "    output reg [3:0] an   // 7-segment anode control\n",
        ");\n",
        "\n",
        "    reg [5:0] seconds = 0;  // 0 to 59 seconds\n",
        "    reg [6:0] minutes = 0;  // 0 to 99 minutes\n",
        "    reg state = 1'b1; // Stopwatch state start = 1/ stop = 0\n",
        "\n",
        "    wire clk_1hz, clk_1khz;\n",
        "    reg [1:0] count; // 2-bit counter for multiplexing\n",
        "\n",
        "    wire debounced_btnC;\n",
        "     debounce debounce_btnC (.clk(clk), .reset(btnR), .button_in(btnC), .button_out(debounced_btnC));\n",
        "\n",
        "    // Instantiate clock dividers\n",
        "    clk_divider #(100000000) clk_1hz_gen (.clk_in(clk), .reset(btnR), .clk_out(clk_1hz));   // 1Hz for time update\n",
        "    clk_divider #(100000) clk_1khz_gen (.clk_in(clk), .reset(btnR), .clk_out(clk_1khz));   // 1kHz for multiplexing\n",
        "\n",
        "    // Start/Stop/Reset\n",
        "    always @(posedge clk) begin\n",
        "        if (btnR)\n",
        "            state <= 0; //Reset to zero\n",
        "        else if (debounced_btnC)\n",
        "            state <= ~state;  //Toggle State for Start/Pause\n",
        "    end\n",
        "\n",
        "\n",
        "    // Time Counter: Updates every second\n",
        "    always @(posedge clk_1hz or posedge btnR) begin\n",
        "        if (btnR) begin\n",
        "            seconds <= 0;\n",
        "            minutes <= 0;\n",
        "        end\n",
        "        else if (state) begin\n",
        "            if (seconds == 59) begin\n",
        "                seconds <= 0;\n",
        "                if (minutes == 99)\n",
        "                    minutes <= 0;\n",
        "                else\n",
        "                    minutes <= minutes + 1;\n",
        "            end\n",
        "            else begin\n",
        "                seconds <= seconds + 1;\n",
        "            end\n",
        "        end\n",
        "    end\n",
        "\n",
        "    // 7-segment digit selection (multiplexing)\n",
        "    always @(posedge clk_1khz) begin\n",
        "        count <= count + 1;\n",
        "    end\n",
        "\n",
        "    // Extract digits for MM:SS display\n",
        "    wire [3:0] min_tens = minutes / 10;\n",
        "    wire [3:0] min_ones = minutes % 10;\n",
        "    wire [3:0] sec_tens = seconds / 10;\n",
        "    wire [3:0] sec_ones = seconds % 10;\n",
        "\n",
        "    // 7-segment display multiplexing\n",
        "    always @(*) begin\n",
        "        case(count)\n",
        "            2'b00: begin an = 4'b1110; seg = seg_map(sec_ones); end // L0 -> Seconds (ones)\n",
        "            2'b01: begin an = 4'b1101; seg = seg_map(sec_tens); end // L1 -> Seconds (tens)\n",
        "            2'b10: begin an = 4'b1011; seg = seg_map(min_ones); end // L2 -> Minutes (ones)\n",
        "            2'b11: begin an = 4'b0111; seg = seg_map(min_tens); end // L3 -> Minutes (tens)\n",
        "            default: begin an = 4'b1111; seg = 7'b1111111; end // All off\n",
        "        endcase\n",
        "    end\n",
        "\n",
        "    // 7-segment lookup function\n",
        "    function [6:0] seg_map;\n",
        "        input [3:0] num;\n",
        "        case(num)\n",
        "            4'd0: seg_map = 7'b1000000;\n",
        "            4'd1: seg_map = 7'b1111001;\n",
        "            4'd2: seg_map = 7'b0100100;\n",
        "            4'd3: seg_map = 7'b0110000;\n",
        "            4'd4: seg_map = 7'b0011001;\n",
        "            4'd5: seg_map = 7'b0010010;\n",
        "            4'd6: seg_map = 7'b0000010;\n",
        "            4'd7: seg_map = 7'b1111000;\n",
        "            4'd8: seg_map = 7'b0000000;\n",
        "            4'd9: seg_map = 7'b0010000;\n",
        "            default: seg_map = 7'b1111111; // Blank display\n",
        "        endcase\n",
        "    endfunction\n",
        "\n",
        "endmodule\n",
        "\n",
        "// Clock Divider Module (Parameterized)\n",
        "module clk_divider #(parameter DIV_VALUE = 100000000)(\n",
        "    input clk_in,\n",
        "    input reset,\n",
        "    output reg clk_out\n",
        ");\n",
        "    reg [$clog2(DIV_VALUE)-1:0] count = 0;\n",
        "\n",
        "    always @(posedge clk_in or posedge reset) begin\n",
        "        if (reset) begin\n",
        "            count <= 0;\n",
        "            clk_out <= 0;\n",
        "        end else if (count == DIV_VALUE/2 - 1) begin\n",
        "            clk_out <= ~clk_out;\n",
        "            count <= 0;\n",
        "        end else begin\n",
        "            count <= count + 1;\n",
        "        end\n",
        "    end\n",
        "endmodule\n",
        "\n",
        "// **Debounce Module for Button**\n",
        "module debounce (\n",
        "    input wire clk,        // System clock (e.g., 100 MHz on Basys 3)\n",
        "    input wire reset,      // Reset signal\n",
        "    input wire button_in,  // Raw button input\n",
        "    output reg button_out  // Debounced button output\n",
        ");\n",
        "\n",
        "    reg [21:0] count;      // 22-bit counter for debouncing\n",
        "    reg button_prev;        // Previous state of the button\n",
        "\n",
        "    always @(posedge clk or posedge reset) begin\n",
        "        if (reset) begin\n",
        "            count <= 20'b0;\n",
        "            button_prev <= 1'b0;\n",
        "            button_out <= 1'b0;\n",
        "        end else begin\n",
        "            button_prev <= button_in;\n",
        "            if (button_prev != button_in) begin\n",
        "                count <= 20'b0;\n",
        "            end else if (count == 20'hFFFFF) begin\n",
        "                button_out <= button_prev;\n",
        "            end else begin\n",
        "                count <= count + 1;\n",
        "            end\n",
        "        end\n",
        "    end\n",
        "\n",
        "endmodule"
      ],
      "metadata": {
        "id": "u2FJ3Emlli1G"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "Not Working"
      ],
      "metadata": {
        "id": "oSE_IO57lidS"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "module stopwatch(\n",
        "    input clk,        // 100MHz system clock\n",
        "    input btnR,       // Reset button\n",
        "    input btnC,       // Start/Pause button\n",
        "    output reg [6:0] seg,  // 7-segment display output\n",
        "    output reg [3:0] an,   // 7-segment anode control\n",
        "    output reg [4:0] led   // 5 LEDs for debugging\n",
        ");\n",
        "\n",
        "    reg [5:0] seconds = 0;  // 0 to 59 seconds\n",
        "    reg [6:0] minutes = 0;  // 0 to 99 minutes\n",
        "    reg running = 0;\n",
        "\n",
        "    wire clk_1hz, clk_1khz;\n",
        "    reg [1:0] count;\n",
        "\n",
        "    // Instantiate clock dividers\n",
        "    clk_divider #(100000000) clk_1hz_gen (.clk_in(clk), .reset(btnR), .clk_out(clk_1hz));\n",
        "    clk_divider #(100000) clk_1khz_gen (.clk_in(clk), .reset(btnR), .clk_out(clk_1khz));\n",
        "\n",
        "    // **Debounce & Edge Detection for btnC**\n",
        "    reg [1:0] btnC_stable = 2'b00;  // ✅ Use 2-bit register for stability\n",
        "    reg btnC_prev = 0;\n",
        "    wire btnC_edge;\n",
        "\n",
        "    always @(posedge clk) begin\n",
        "        btnC_stable <= {btnC_stable[0], btnC};  // ✅ Shift Register for button stability\n",
        "        btnC_prev <= btnC_stable[1];\n",
        "    end\n",
        "\n",
        "    assign btnC_edge = btnC_stable[1] & ~btnC_prev;  // ✅ Detect rising edge\n",
        "\n",
        "    // **Start/Pause Toggle**\n",
        "    always @(posedge clk) begin\n",
        "        if (btnC_edge) begin\n",
        "            running <= ~running;\n",
        "        end\n",
        "    end\n",
        "\n",
        "    // **Fix: Proper Synchronization of `running` into `clk_1hz`**\n",
        "    reg running_sync1 = 0, running_sync2 = 0, toggle_ff = 0;\n",
        "\n",
        "    always @(posedge clk) begin\n",
        "        if (btnC_edge) begin\n",
        "            toggle_ff <= ~toggle_ff; // ✅ Toggle on button press\n",
        "        end\n",
        "    end\n",
        "\n",
        "    always @(posedge clk_1hz) begin\n",
        "        running_sync1 <= toggle_ff;  // ✅ First stage sync\n",
        "        running_sync2 <= running_sync1;  // ✅ Second stage sync\n",
        "    end\n",
        "\n",
        "    // **Time Counter**\n",
        "    always @(posedge clk_1hz or posedge btnR) begin\n",
        "        if (btnR) begin\n",
        "            seconds <= 0;\n",
        "            minutes <= 0;\n",
        "            running_sync1 <= 0;\n",
        "            running_sync2 <= 0;\n",
        "        end\n",
        "        else if (running_sync2) begin\n",
        "            if (seconds == 59) begin\n",
        "                seconds <= 0;\n",
        "                if (minutes == 99)\n",
        "                    minutes <= 0;\n",
        "                else\n",
        "                    minutes <= minutes + 1;\n",
        "            end\n",
        "            else begin\n",
        "                seconds <= seconds + 1;\n",
        "            end\n",
        "        end\n",
        "    end\n",
        "\n",
        "    // **Debug LEDs**\n",
        "    always @(posedge clk) begin\n",
        "        led[0] <= clk_1hz;      // ✅ LED 0 blinks every second (Clock Debug)\n",
        "        led[1] <= running;      // ✅ LED 1 toggles ON/OFF when pressing `btnC`\n",
        "        led[2] <= btnC_stable[1];  // ✅ LED 2 lights up when `btnC` is pressed (Debounce Debug)\n",
        "        led[3] <= running_sync2; // ✅ LED 3 now follows `running_sync2`\n",
        "        led[4] <= seconds[0];   // ✅ LED 4 blinks every 2 sec if counter is updating\n",
        "    end\n",
        "\n",
        "    // **7-segment digit selection (multiplexing)**\n",
        "    always @(posedge clk_1khz) begin\n",
        "        count <= count + 1;\n",
        "    end\n",
        "\n",
        "    // **Extract digits for MM:SS display**\n",
        "    wire [3:0] min_tens = minutes / 10;\n",
        "    wire [3:0] min_ones = minutes % 10;\n",
        "    wire [3:0] sec_tens = seconds / 10;\n",
        "    wire [3:0] sec_ones = seconds % 10;\n",
        "\n",
        "    // **7-segment display multiplexing**\n",
        "    always @(*) begin\n",
        "        case(count)\n",
        "            2'b00: begin an = 4'b1110; seg = seg_map(sec_ones); end // L0 -> Seconds (ones)\n",
        "            2'b01: begin an = 4'b1101; seg = seg_map(sec_tens); end // L1 -> Seconds (tens)\n",
        "            2'b10: begin an = 4'b1011; seg = seg_map(min_ones); end // L2 -> Minutes (ones)\n",
        "            2'b11: begin an = 4'b0111; seg = seg_map(min_tens); end // L3 -> Minutes (tens)\n",
        "            default: begin an = 4'b1111; seg = 7'b1111111; end // All off\n",
        "        endcase\n",
        "    end\n",
        "\n",
        "    // **7-Segment Decoder Function**\n",
        "    function [6:0] seg_map;\n",
        "        input [3:0] digit;\n",
        "        begin\n",
        "            case(digit)\n",
        "                4'd0: seg_map = 7'b1000000; // 0\n",
        "                4'd1: seg_map = 7'b1111001; // 1\n",
        "                4'd2: seg_map = 7'b0100100; // 2\n",
        "                4'd3: seg_map = 7'b0110000; // 3\n",
        "                4'd4: seg_map = 7'b0011001; // 4\n",
        "                4'd5: seg_map = 7'b0010010; // 5\n",
        "                4'd6: seg_map = 7'b0000010; // 6\n",
        "                4'd7: seg_map = 7'b1111000; // 7\n",
        "                4'd8: seg_map = 7'b0000000; // 8\n",
        "                4'd9: seg_map = 7'b0010000; // 9\n",
        "                default: seg_map = 7'b1111111; // Blank display\n",
        "            endcase\n",
        "        end\n",
        "    endfunction\n",
        "\n",
        "endmodule\n",
        "\n",
        "// **Clock Divider Module (Parameterized)**\n",
        "module clk_divider #(parameter DIV_VALUE = 100000000)(\n",
        "    input clk_in,\n",
        "    input reset,\n",
        "    output reg clk_out\n",
        ");\n",
        "    reg [$clog2(DIV_VALUE)-1:0] count = 0;\n",
        "\n",
        "    always @(posedge clk_in or posedge reset) begin\n",
        "        if (reset) begin\n",
        "            count <= 0;\n",
        "            clk_out <= 0;\n",
        "        end else if (count == DIV_VALUE/2 - 1) begin\n",
        "            clk_out <= ~clk_out;\n",
        "            count <= 0;\n",
        "        end else begin\n",
        "            count <= count + 1;\n",
        "        end\n",
        "    end\n",
        "endmodule\n"
      ],
      "metadata": {
        "id": "dNixBdaOXx0E"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "module stopwatch(\n",
        "    input clk,        // 100MHz system clock\n",
        "    input btnR,       // Reset button\n",
        "    input btnC,       // Start/Pause button\n",
        "    output reg [6:0] seg,  // 7-segment display output\n",
        "    output reg [3:0] an   // 7-segment anode control\n",
        ");\n",
        "\n",
        "    reg [5:0] seconds = 0;  // 0 to 59 seconds\n",
        "    reg [6:0] minutes = 0;  // 0 to 99 minutes\n",
        "\n",
        "    wire clk_1hz, clk_1khz;\n",
        "    reg [1:0] count; // 2-bit counter for multiplexing\n",
        "\n",
        "    reg state = 0; // 0: stop/pause, 1: start\n",
        "    wire debounced_btnC;\n",
        "\n",
        "    // Instantiate clock dividers\n",
        "    clk_divider #(100000000) clk_1hz_gen (.clk_in(clk), .reset(btnR), .clk_out(clk_1hz));   // 1Hz for time update\n",
        "    clk_divider #(100000) clk_1khz_gen (.clk_in(clk), .reset(btnR), .clk_out(clk_1khz));   // 1kHz for multiplexing\n",
        "\n",
        "    // Debounce the start/stop button\n",
        "    debounce debounce_btnC (.clk(clk), .reset(btnR), .button_in(btnC), .button_out(debounced_btnC));\n",
        "\n",
        "    // Button edge detection\n",
        "    reg btnC_prev = 0;\n",
        "    always @(posedge clk) begin\n",
        "        btnC_prev <= debounced_btnC;\n",
        "    end\n",
        "    wire btnC_edge = debounced_btnC & ~btnC_prev; // Detect rising edge\n",
        "\n",
        "    // Toggle state on button press\n",
        "    always @(posedge clk) begin\n",
        "        if (btnC_edge) begin\n",
        "            state <= ~state;\n",
        "        end\n",
        "    end\n",
        "\n",
        "    // **Fixed: Time Counter - Holds value when paused**\n",
        "    always @(posedge clk_1hz or posedge btnR) begin\n",
        "        if (btnR) begin\n",
        "            seconds <= 0;\n",
        "            minutes <= 0;\n",
        "            state <= 0; // Reset also stops the timer\n",
        "        end\n",
        "        else if (state == 1) begin  // Only update if state == 1 (running)\n",
        "            if (seconds == 59) begin\n",
        "                seconds <= 0;\n",
        "                if (minutes == 99)\n",
        "                    minutes <= 0;\n",
        "                else\n",
        "                    minutes <= minutes + 1;\n",
        "            end\n",
        "            else begin\n",
        "                seconds <= seconds + 1;\n",
        "            end\n",
        "        end\n",
        "    end\n",
        "\n",
        "    // 7-segment digit selection (multiplexing)\n",
        "    always @(posedge clk_1khz) begin\n",
        "        count <= count + 1;\n",
        "    end\n",
        "\n",
        "    // Extract digits for MM:SS display\n",
        "    wire [3:0] min_tens = minutes / 10;\n",
        "    wire [3:0] min_ones = minutes % 10;\n",
        "    wire [3:0] sec_tens = seconds / 10;\n",
        "    wire [3:0] sec_ones = seconds % 10;\n",
        "\n",
        "    // 7-segment display multiplexing\n",
        "    always @(*) begin\n",
        "        case(count)\n",
        "            2'b00: begin an = 4'b1110; seg = seg_map(sec_ones); end // L0 -> Seconds (ones)\n",
        "            2'b01: begin an = 4'b1101; seg = seg_map(sec_tens); end // L1 -> Seconds (tens)\n",
        "            2'b10: begin an = 4'b1011; seg = seg_map(min_ones); end // L2 -> Minutes (ones)\n",
        "            2'b11: begin an = 4'b0111; seg = seg_map(min_tens); end // L3 -> Minutes (tens)\n",
        "            default: begin an = 4'b1111; seg = 7'b1111111; end // All off\n",
        "        endcase\n",
        "    end\n",
        "\n",
        "    // 7-segment lookup function\n",
        "    function [6:0] seg_map;\n",
        "        input [3:0] num;\n",
        "        case(num)\n",
        "            4'd0: seg_map = 7'b1000000;\n",
        "            4'd1: seg_map = 7'b1111001;\n",
        "            4'd2: seg_map = 7'b0100100;\n",
        "            4'd3: seg_map = 7'b0110000;\n",
        "            4'd4: seg_map = 7'b0011001;\n",
        "            4'd5: seg_map = 7'b0010010;\n",
        "            4'd6: seg_map = 7'b0000010;\n",
        "            4'd7: seg_map = 7'b1111000;\n",
        "            4'd8: seg_map = 7'b0000000;\n",
        "            4'd9: seg_map = 7'b0010000;\n",
        "            default: seg_map = 7'b1111111; // Blank display\n",
        "        endcase\n",
        "    endfunction\n",
        "\n",
        "endmodule\n",
        "\n",
        "// **Debounce Module for Button**\n",
        "module debounce (\n",
        "    input wire clk,        // System clock (e.g., 100 MHz on Basys 3)\n",
        "    input wire reset,      // Reset signal\n",
        "    input wire button_in,  // Raw button input\n",
        "    output reg button_out  // Debounced button output\n",
        ");\n",
        "\n",
        "    reg [19:0] count;      // 20-bit counter for debouncing\n",
        "    reg button_prev;        // Previous state of the button\n",
        "\n",
        "    always @(posedge clk or posedge reset) begin\n",
        "        if (reset) begin\n",
        "            count <= 20'b0;\n",
        "            button_prev <= 1'b0;\n",
        "            button_out <= 1'b0;\n",
        "        end else begin\n",
        "            button_prev <= button_in;\n",
        "            if (button_prev != button_in) begin\n",
        "                count <= 20'b0;\n",
        "            end else if (count == 20'hFFFFF) begin\n",
        "                button_out <= button_prev;\n",
        "            end else begin\n",
        "                count <= count + 1;\n",
        "            end\n",
        "        end\n",
        "    end\n",
        "\n",
        "endmodule\n",
        "\n",
        "// **Clock Divider Module (Parameterized)**\n",
        "module clk_divider #(parameter DIV_VALUE = 100000000)(\n",
        "    input clk_in,\n",
        "    input reset,\n",
        "    output reg clk_out\n",
        ");\n",
        "    reg [$clog2(DIV_VALUE)-1:0] count = 0;\n",
        "\n",
        "    always @(posedge clk_in or posedge reset) begin\n",
        "        if (reset) begin\n",
        "            count <= 0;\n",
        "            clk_out <= 0;\n",
        "        end else if (count == DIV_VALUE/2 - 1) begin\n",
        "            clk_out <= ~clk_out;\n",
        "            count <= 0;\n",
        "        end else begin\n",
        "            count <= count + 1;\n",
        "        end\n",
        "    end\n",
        "endmodule\n"
      ],
      "metadata": {
        "id": "lAbgkONSZHAi"
      },
      "execution_count": null,
      "outputs": []
    }
  ],
  "metadata": {
    "language_info": {
      "name": "python"
    },
    "colab": {
      "provenance": [],
      "include_colab_link": true
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}