#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17de7a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17de930 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x17dc910 .functor NOT 1, L_0x1810e60, C4<0>, C4<0>, C4<0>;
L_0x17d4210 .functor XOR 2, L_0x1810ad0, L_0x1810c00, C4<00>, C4<00>;
L_0x17e79e0 .functor XOR 2, L_0x17d4210, L_0x1810cf0, C4<00>, C4<00>;
v0x180eed0_0 .net *"_ivl_10", 1 0, L_0x1810cf0;  1 drivers
v0x180efd0_0 .net *"_ivl_12", 1 0, L_0x17e79e0;  1 drivers
v0x180f0b0_0 .net *"_ivl_2", 1 0, L_0x1810a30;  1 drivers
v0x180f170_0 .net *"_ivl_4", 1 0, L_0x1810ad0;  1 drivers
v0x180f250_0 .net *"_ivl_6", 1 0, L_0x1810c00;  1 drivers
v0x180f380_0 .net *"_ivl_8", 1 0, L_0x17d4210;  1 drivers
v0x180f460_0 .var "clk", 0 0;
v0x180f500_0 .net "in", 2 0, v0x180e1e0_0;  1 drivers
v0x180f5a0_0 .net "out_dut", 1 0, L_0x18108f0;  1 drivers
v0x180f6f0_0 .net "out_ref", 1 0, L_0x1810490;  1 drivers
v0x180f7c0_0 .var/2u "stats1", 159 0;
v0x180f880_0 .var/2u "strobe", 0 0;
v0x180f940_0 .net "tb_match", 0 0, L_0x1810e60;  1 drivers
v0x180fa00_0 .net "tb_mismatch", 0 0, L_0x17dc910;  1 drivers
v0x180fac0_0 .net "wavedrom_enable", 0 0, v0x180e2a0_0;  1 drivers
v0x180fb90_0 .net "wavedrom_title", 511 0, v0x180e340_0;  1 drivers
L_0x1810a30 .concat [ 2 0 0 0], L_0x1810490;
L_0x1810ad0 .concat [ 2 0 0 0], L_0x1810490;
L_0x1810c00 .concat [ 2 0 0 0], L_0x18108f0;
L_0x1810cf0 .concat [ 2 0 0 0], L_0x1810490;
L_0x1810e60 .cmp/eeq 2, L_0x1810a30, L_0x17e79e0;
S_0x17e6f20 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x17de930;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0x17dcb80_0 .net *"_ivl_1", 0 0, L_0x180fcc0;  1 drivers
L_0x7fc4d3bde060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17dcc20_0 .net *"_ivl_11", 0 0, L_0x7fc4d3bde060;  1 drivers
v0x17d42e0_0 .net *"_ivl_12", 1 0, L_0x1810130;  1 drivers
v0x180d110_0 .net *"_ivl_15", 0 0, L_0x1810270;  1 drivers
v0x180d1f0_0 .net *"_ivl_16", 1 0, L_0x1810350;  1 drivers
L_0x7fc4d3bde0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x180d320_0 .net *"_ivl_19", 0 0, L_0x7fc4d3bde0a8;  1 drivers
v0x180d400_0 .net *"_ivl_2", 1 0, L_0x180fe20;  1 drivers
L_0x7fc4d3bde018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x180d4e0_0 .net *"_ivl_5", 0 0, L_0x7fc4d3bde018;  1 drivers
v0x180d5c0_0 .net *"_ivl_7", 0 0, L_0x180fef0;  1 drivers
v0x180d6a0_0 .net *"_ivl_8", 1 0, L_0x180ff90;  1 drivers
v0x180d780_0 .net "in", 2 0, v0x180e1e0_0;  alias, 1 drivers
v0x180d860_0 .net "out", 1 0, L_0x1810490;  alias, 1 drivers
L_0x180fcc0 .part v0x180e1e0_0, 0, 1;
L_0x180fe20 .concat [ 1 1 0 0], L_0x180fcc0, L_0x7fc4d3bde018;
L_0x180fef0 .part v0x180e1e0_0, 1, 1;
L_0x180ff90 .concat [ 1 1 0 0], L_0x180fef0, L_0x7fc4d3bde060;
L_0x1810130 .arith/sum 2, L_0x180fe20, L_0x180ff90;
L_0x1810270 .part v0x180e1e0_0, 2, 1;
L_0x1810350 .concat [ 1 1 0 0], L_0x1810270, L_0x7fc4d3bde0a8;
L_0x1810490 .arith/sum 2, L_0x1810130, L_0x1810350;
S_0x180d9a0 .scope module, "stim1" "stimulus_gen" 3 84, 3 14 0, S_0x17de930;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x180e120_0 .net "clk", 0 0, v0x180f460_0;  1 drivers
v0x180e1e0_0 .var "in", 2 0;
v0x180e2a0_0 .var "wavedrom_enable", 0 0;
v0x180e340_0 .var "wavedrom_title", 511 0;
E_0x17e3360/0 .event negedge, v0x180e120_0;
E_0x17e3360/1 .event posedge, v0x180e120_0;
E_0x17e3360 .event/or E_0x17e3360/0, E_0x17e3360/1;
E_0x17e2ef0 .event negedge, v0x180e120_0;
E_0x17e33a0 .event posedge, v0x180e120_0;
S_0x180dc20 .scope task, "wavedrom_start" "wavedrom_start" 3 25, 3 25 0, S_0x180d9a0;
 .timescale -12 -12;
v0x180de20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x180df20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 28, 3 28 0, S_0x180d9a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x180e480 .scope module, "top_module1" "top_module" 3 92, 4 1 0, S_0x17de930;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0x180e6b0_0 .net *"_ivl_0", 3 0, L_0x1810670;  1 drivers
L_0x7fc4d3bde0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x180e7b0_0 .net *"_ivl_3", 0 0, L_0x7fc4d3bde0f0;  1 drivers
L_0x7fc4d3bde138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x180e890_0 .net/2u *"_ivl_4", 3 0, L_0x7fc4d3bde138;  1 drivers
v0x180e950_0 .net "in", 2 0, v0x180e1e0_0;  alias, 1 drivers
v0x180ea60_0 .net "out", 1 0, L_0x18108f0;  alias, 1 drivers
v0x180eb90_0 .net "sum", 3 0, L_0x18107b0;  1 drivers
L_0x1810670 .concat [ 3 1 0 0], v0x180e1e0_0, L_0x7fc4d3bde0f0;
L_0x18107b0 .arith/sum 4, L_0x1810670, L_0x7fc4d3bde138;
L_0x18108f0 .part L_0x18107b0, 1, 2;
S_0x180ecd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 98, 3 98 0, S_0x17de930;
 .timescale -12 -12;
E_0x17ce9f0 .event anyedge, v0x180f880_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x180f880_0;
    %nor/r;
    %assign/vec4 v0x180f880_0, 0;
    %wait E_0x17ce9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x180d9a0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x180e1e0_0, 0;
    %wait E_0x17e2ef0;
    %pushi/vec4 9, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17e33a0;
    %load/vec4 v0x180e1e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x180e1e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x17e2ef0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x180df20;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17e3360;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x180e1e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17de930;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180f460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180f880_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17de930;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x180f460_0;
    %inv;
    %store/vec4 v0x180f460_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17de930;
T_6 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x180e120_0, v0x180fa00_0, v0x180f500_0, v0x180f6f0_0, v0x180f5a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17de930;
T_7 ;
    %load/vec4 v0x180f7c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x180f7c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x180f7c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x180f7c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x180f7c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 111 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x180f7c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x180f7c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17de930;
T_8 ;
    %wait E_0x17e3360;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180f7c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f7c0_0, 4, 32;
    %load/vec4 v0x180f940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x180f7c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f7c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180f7c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f7c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x180f6f0_0;
    %load/vec4 v0x180f6f0_0;
    %load/vec4 v0x180f5a0_0;
    %xor;
    %load/vec4 v0x180f6f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x180f7c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f7c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x180f7c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f7c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/popcount3/popcount3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/popcount3/iter1/response3/top_module.sv";
