/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [5:0] _03_;
  wire [6:0] _04_;
  wire [14:0] _05_;
  wire [3:0] _06_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire [12:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire [3:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [19:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_58z = ~(celloutsig_0_7z[1] & celloutsig_0_26z);
  assign celloutsig_1_13z = ~(celloutsig_1_4z & _00_);
  assign celloutsig_1_9z = ~(celloutsig_1_1z[2] | celloutsig_1_4z);
  assign celloutsig_0_17z = ~(celloutsig_0_5z | _01_);
  assign celloutsig_0_0z = ~in_data[93];
  assign celloutsig_0_18z = ~((celloutsig_0_13z | celloutsig_0_7z[4]) & (celloutsig_0_17z | celloutsig_0_9z));
  assign celloutsig_0_26z = ~((_02_ | celloutsig_0_4z[2]) & (celloutsig_0_23z[1] | celloutsig_0_3z));
  assign celloutsig_0_59z = { celloutsig_0_35z[6:4], celloutsig_0_13z } + celloutsig_0_8z[9:6];
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_1_1z, celloutsig_1_4z };
  reg [6:0] _16_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _16_ <= 7'h00;
    else _16_ <= { celloutsig_1_0z[4], celloutsig_1_8z, celloutsig_1_3z };
  assign { _00_, _04_[5:0] } = _16_;
  reg [3:0] _17_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _17_ <= 4'h0;
    else _17_ <= { in_data[9:7], celloutsig_0_0z };
  assign { _06_[3], _02_, _06_[1:0] } = _17_;
  reg [14:0] _18_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _18_ <= 15'h0000;
    else _18_ <= celloutsig_0_11z[18:4];
  assign { _05_[14], _01_, _05_[12:0] } = _18_;
  assign celloutsig_1_3z = celloutsig_1_2z[5:1] & in_data[128:124];
  assign celloutsig_1_10z = { celloutsig_1_8z, celloutsig_1_1z } & celloutsig_1_0z;
  assign celloutsig_0_3z = { in_data[41:34], celloutsig_0_0z } == { in_data[0], celloutsig_0_2z };
  assign celloutsig_0_6z = { _06_[3], _02_, _06_[1:0], celloutsig_0_5z, celloutsig_0_0z } == in_data[44:39];
  assign celloutsig_0_16z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z } == { in_data[90:85], celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_11z = { celloutsig_1_3z[2], celloutsig_1_0z } >= { celloutsig_1_1z[3], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } && { in_data[131:105], celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_6z, _06_[3], _02_, _06_[1:0], celloutsig_0_5z } && celloutsig_0_2z[5:0];
  assign celloutsig_1_8z = ! celloutsig_1_3z;
  assign celloutsig_1_5z = celloutsig_1_2z[5:2] || celloutsig_1_3z[3:0];
  assign celloutsig_0_5z = celloutsig_0_3z & ~(celloutsig_0_4z[3]);
  assign celloutsig_0_29z = { celloutsig_0_27z[3:1], celloutsig_0_13z } % { 1'h1, celloutsig_0_11z[9:7] };
  assign celloutsig_0_31z = celloutsig_0_29z * { celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_4z = in_data[76:73] * in_data[43:40];
  assign celloutsig_0_11z = { in_data[85:69], celloutsig_0_5z, celloutsig_0_9z } * { celloutsig_0_7z[2], _06_[3], _02_, _06_[1:0], celloutsig_0_10z };
  assign celloutsig_1_18z = celloutsig_1_13z ? { celloutsig_1_2z[6:0], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_9z } : { celloutsig_1_10z[1], celloutsig_1_2z, _00_, _04_[5:0], celloutsig_1_11z };
  assign celloutsig_0_10z = _06_[1] ? { celloutsig_0_2z[5], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z } : { celloutsig_0_8z[15:3], celloutsig_0_9z };
  assign celloutsig_0_23z = celloutsig_0_20z[0] ? { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z } : celloutsig_0_7z[4:2];
  assign celloutsig_0_2z = - { in_data[4:2], _06_[3], _02_, _06_[1:0], celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_8z[15:5] !== { celloutsig_0_10z[9:3], celloutsig_0_4z };
  assign celloutsig_1_0z = ~ in_data[172:167];
  assign celloutsig_1_1z = ~ celloutsig_1_0z[4:0];
  assign celloutsig_0_7z = ~ { in_data[16], celloutsig_0_4z };
  assign celloutsig_1_2z = in_data[180:170] >> { in_data[169:165], celloutsig_1_0z };
  assign celloutsig_0_20z = in_data[3:1] << { celloutsig_0_11z[10], celloutsig_0_18z, celloutsig_0_16z };
  assign celloutsig_0_27z = celloutsig_0_10z[4:0] << celloutsig_0_2z[6:2];
  assign celloutsig_0_8z = { in_data[48:34], celloutsig_0_6z, celloutsig_0_4z } <<< { celloutsig_0_4z[2:0], celloutsig_0_0z, celloutsig_0_4z, _06_[3], _02_, _06_[1:0], celloutsig_0_2z };
  assign celloutsig_0_35z = celloutsig_0_11z[12:0] - { celloutsig_0_31z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_4z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z } ^ { in_data[136:131], _03_ };
  assign celloutsig_1_19z = ~((celloutsig_1_7z[11] & celloutsig_1_2z[2]) | (celloutsig_1_13z & celloutsig_1_7z[4]));
  assign celloutsig_0_13z = ~((celloutsig_0_2z[2] & celloutsig_0_12z) | (celloutsig_0_7z[3] & celloutsig_0_2z[7]));
  assign _04_[6] = _00_;
  assign _05_[13] = _01_;
  assign _06_[2] = _02_;
  assign { out_data[147:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
