\hypertarget{union_p_o_r_t___o_u_t_s_e_t___type}{}\doxysection{PORT\+\_\+\+OUTSET\+\_\+\+Type Union Reference}
\label{union_p_o_r_t___o_u_t_s_e_t___type}\index{PORT\_OUTSET\_Type@{PORT\_OUTSET\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___o_u_t_s_e_t___type_a219c6a695b96347191962a062fc7d7e1}{OUTSET}}:32\\
\} \mbox{\hyperlink{union_p_o_r_t___o_u_t_s_e_t___type_a3685c4f0fdfb33da6e933ba6d0d5cfe1}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_p_o_r_t___o_u_t_s_e_t___type_ae93907b8ec7ad762e8abb7ba9764fe81}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_p_o_r_t___o_u_t_s_e_t___type_a3685c4f0fdfb33da6e933ba6d0d5cfe1}\label{union_p_o_r_t___o_u_t_s_e_t___type_a3685c4f0fdfb33da6e933ba6d0d5cfe1}} 
\index{PORT\_OUTSET\_Type@{PORT\_OUTSET\_Type}!bit@{bit}}
\index{bit@{bit}!PORT\_OUTSET\_Type@{PORT\_OUTSET\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  PORT\+\_\+\+OUTSET\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___o_u_t_s_e_t___type_a219c6a695b96347191962a062fc7d7e1}\label{union_p_o_r_t___o_u_t_s_e_t___type_a219c6a695b96347191962a062fc7d7e1}} 
\index{PORT\_OUTSET\_Type@{PORT\_OUTSET\_Type}!OUTSET@{OUTSET}}
\index{OUTSET@{OUTSET}!PORT\_OUTSET\_Type@{PORT\_OUTSET\_Type}}
\doxysubsubsection{\texorpdfstring{OUTSET}{OUTSET}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+OUTSET\+\_\+\+Type\+::\+OUTSET}

bit\+: 0..31 \mbox{\hyperlink{struct_port}{Port}} Data Output Value Set ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___o_u_t_s_e_t___type_ae93907b8ec7ad762e8abb7ba9764fe81}\label{union_p_o_r_t___o_u_t_s_e_t___type_ae93907b8ec7ad762e8abb7ba9764fe81}} 
\index{PORT\_OUTSET\_Type@{PORT\_OUTSET\_Type}!reg@{reg}}
\index{reg@{reg}!PORT\_OUTSET\_Type@{PORT\_OUTSET\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+OUTSET\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
