 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : rms
Version: V-2023.12-SP5
Date   : Thu Dec  5 21:25:53 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: fxp_sqrt0_root_reg_8_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[8] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                          Fanout     Trans      Incr       Path      Attributes
  --------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_8_/CLK (DFFX1_RVT)      0.04      0.00       0.00 r
  fxp_sqrt0_root_reg_8_/Q (DFFX1_RVT)        0.02      0.10       0.10 f
  rms_out[8] (net)                 2                   0.00       0.10 f
  rms_out[8] (out)                           0.02      0.01       0.11 f
  data arrival time                                               0.11
  --------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
