Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0685e13c5fa040e385690295c788bb53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L fir_compiler_v7_2_15 -L secureip -L xpm --snapshot FIR_TB_behav xil_defaultlib.FIR_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package fir_compiler_v7_2_15.fir_compiler_v7_2_15_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_15.globals_pkg
Compiling package fir_compiler_v7_2_15.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.Clk_Divider [\Clk_Divider(num_freqs=8)\]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=4,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=4,has_ifx=t...]
Compiling architecture synth of entity fir_compiler_v7_2_15.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_15.sp_mem [\sp_mem(c_xdevicefamily="virtex7...]
Compiling architecture synth of entity fir_compiler_v7_2_15.sp_mem [\sp_mem(c_xdevicefamily="virtex7...]
Compiling architecture synth of entity fir_compiler_v7_2_15.filt_mem [\filt_mem(c_xdevicefamily="virte...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.buff [\buff(c_xdevicefamily="virtex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.buff [\buff(c_xdevicefamily="virtex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_15.calc [\calc(c_xdevicefamily="virtex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_15.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_15.dpr_mem [\dpr_mem(c_xdevicefamily="virtex...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.wrap_buff [\wrap_buff(c_xdevicefamily="virt...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(inmodereg=0,mask="11111...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.calc [\calc(c_xdevicefamily="virtex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_15.add_accum [\add_accum(c_xdevicefamily="virt...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=6,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=6)\]
Compiling architecture synth of entity fir_compiler_v7_2_15.polyphase_decimation [\polyphase_decimation(c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_15.fir_compiler_v7_2_15_viv [\fir_compiler_v7_2_15_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_15.fir_compiler_v7_2_15 [\fir_compiler_v7_2_15(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tb
Built simulation snapshot FIR_TB_behav
