// Seed: 807175615
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  inout id_1;
  tri   id_3;
  logic id_4;
  logic id_5;
  always @(1'd0 or posedge id_3[1] - 1) id_5 = id_2;
  logic id_6, id_7;
  timeprecision 1ps;
endmodule
