<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PicNeck: NRF_PWM_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PicNeck
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_n_r_f___p_w_m___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">NRF_PWM_Type Struct Reference<div class="ingroups"><a class="el" href="group___nordic.html">Semiconductor</a> &raquo; <a class="el" href="group__nrf52.html">Nrf52</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Pulse Width Modulation Unit 0 (PWM0)  
 <a href="struct_n_r_f___p_w_m___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="nrf52_8h_source.html">nrf52.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa5b86390ae2194f2f9013d49db8d6ccf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#aa5b86390ae2194f2f9013d49db8d6ccf">RESERVED</a></td></tr>
<tr class="separator:aa5b86390ae2194f2f9013d49db8d6ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72edd228263e7a31f53097caa11e3499"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#a72edd228263e7a31f53097caa11e3499">TASKS_STOP</a></td></tr>
<tr class="separator:a72edd228263e7a31f53097caa11e3499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad21ed81204958d8b6f96b30566775ab9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#ad21ed81204958d8b6f96b30566775ab9">TASKS_SEQSTART</a> [2]</td></tr>
<tr class="separator:ad21ed81204958d8b6f96b30566775ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaac877e57b12776bca2c4624b009566"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#aaaac877e57b12776bca2c4624b009566">TASKS_NEXTSTEP</a></td></tr>
<tr class="separator:aaaac877e57b12776bca2c4624b009566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad21448136cb4ca9f6bddbd88a467af8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#ad21448136cb4ca9f6bddbd88a467af8b">RESERVED1</a> [60]</td></tr>
<tr class="separator:ad21448136cb4ca9f6bddbd88a467af8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd7234d2699651374fff390d5509eb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#afbd7234d2699651374fff390d5509eb9">EVENTS_STOPPED</a></td></tr>
<tr class="separator:afbd7234d2699651374fff390d5509eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae70c2f1bb26ac0f8009a78271750e1e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#ae70c2f1bb26ac0f8009a78271750e1e6">EVENTS_SEQSTARTED</a> [2]</td></tr>
<tr class="separator:ae70c2f1bb26ac0f8009a78271750e1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b3ab0912b695fcc4d0a6407f6fb7fe8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#a4b3ab0912b695fcc4d0a6407f6fb7fe8">EVENTS_SEQEND</a> [2]</td></tr>
<tr class="separator:a4b3ab0912b695fcc4d0a6407f6fb7fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b3fa8bbac237e7fd1f779a277ea8ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#ae1b3fa8bbac237e7fd1f779a277ea8ef">EVENTS_PWMPERIODEND</a></td></tr>
<tr class="separator:ae1b3fa8bbac237e7fd1f779a277ea8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285812fa7f1a380a2c9dff9580c6f97c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#a285812fa7f1a380a2c9dff9580c6f97c">EVENTS_LOOPSDONE</a></td></tr>
<tr class="separator:a285812fa7f1a380a2c9dff9580c6f97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f2d1e9647c4d5a1a46111feb2d9dd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#a81f2d1e9647c4d5a1a46111feb2d9dd3">RESERVED2</a> [56]</td></tr>
<tr class="separator:a81f2d1e9647c4d5a1a46111feb2d9dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a663917d2410014e18c2094c00bd747bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#a663917d2410014e18c2094c00bd747bc">SHORTS</a></td></tr>
<tr class="separator:a663917d2410014e18c2094c00bd747bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ec98f6d15291abaab8e53c226a0c603"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#a6ec98f6d15291abaab8e53c226a0c603">RESERVED3</a> [63]</td></tr>
<tr class="separator:a6ec98f6d15291abaab8e53c226a0c603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dbc853943f97b349fd4190943b31808"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#a0dbc853943f97b349fd4190943b31808">INTEN</a></td></tr>
<tr class="separator:a0dbc853943f97b349fd4190943b31808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524b5059ca7f50719bf3d4db2706584e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#a524b5059ca7f50719bf3d4db2706584e">INTENSET</a></td></tr>
<tr class="separator:a524b5059ca7f50719bf3d4db2706584e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac59c64fbc573b854f0979ddc24f28087"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#ac59c64fbc573b854f0979ddc24f28087">INTENCLR</a></td></tr>
<tr class="separator:ac59c64fbc573b854f0979ddc24f28087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab460a42619efb8063299394e677f10b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#ab460a42619efb8063299394e677f10b4">RESERVED4</a> [125]</td></tr>
<tr class="separator:ab460a42619efb8063299394e677f10b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cba0a62c54de15c8ee9a4e6d02e024e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#a7cba0a62c54de15c8ee9a4e6d02e024e">ENABLE</a></td></tr>
<tr class="separator:a7cba0a62c54de15c8ee9a4e6d02e024e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052758dbc60faf0936cfe10ed7b3c56f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#a052758dbc60faf0936cfe10ed7b3c56f">MODE</a></td></tr>
<tr class="separator:a052758dbc60faf0936cfe10ed7b3c56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af266e0a06772b450ef8b582842e6df99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#af266e0a06772b450ef8b582842e6df99">COUNTERTOP</a></td></tr>
<tr class="separator:af266e0a06772b450ef8b582842e6df99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd69bb6a6a0800f5d387901063ff5c71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#acd69bb6a6a0800f5d387901063ff5c71">PRESCALER</a></td></tr>
<tr class="separator:acd69bb6a6a0800f5d387901063ff5c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18cbf77f3bf0988b8d6424d48e28de84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#a18cbf77f3bf0988b8d6424d48e28de84">DECODER</a></td></tr>
<tr class="separator:a18cbf77f3bf0988b8d6424d48e28de84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71a26ad7396f442ea992410c6f26787"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#aa71a26ad7396f442ea992410c6f26787">LOOP</a></td></tr>
<tr class="separator:aa71a26ad7396f442ea992410c6f26787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53e41511b2197a37a966ffc2dc57e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#ab53e41511b2197a37a966ffc2dc57e75">RESERVED5</a> [2]</td></tr>
<tr class="separator:ab53e41511b2197a37a966ffc2dc57e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34aa1dcb80c1b14c3246402e4347a807"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="struct_p_w_m___s_e_q___type.html">PWM_SEQ_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#a34aa1dcb80c1b14c3246402e4347a807">SEQ</a> [2]</td></tr>
<tr class="separator:a34aa1dcb80c1b14c3246402e4347a807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f8216c9e04bfcc3a4857f0c23eb8f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="struct_p_w_m___p_s_e_l___type.html">PWM_PSEL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_r_f___p_w_m___type.html#a55f8216c9e04bfcc3a4857f0c23eb8f7">PSEL</a></td></tr>
<tr class="separator:a55f8216c9e04bfcc3a4857f0c23eb8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Pulse Width Modulation Unit 0 (PWM0) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="af266e0a06772b450ef8b582842e6df99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af266e0a06772b450ef8b582842e6df99">&#9670;&nbsp;</a></span>COUNTERTOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NRF_PWM_Type::COUNTERTOP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000508) Value up to which the pulse generator counter counts <br  />
 </p>

</div>
</div>
<a id="a18cbf77f3bf0988b8d6424d48e28de84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18cbf77f3bf0988b8d6424d48e28de84">&#9670;&nbsp;</a></span>DECODER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NRF_PWM_Type::DECODER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000510) Configuration of the decoder <br  />
 </p>

</div>
</div>
<a id="a7cba0a62c54de15c8ee9a4e6d02e024e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cba0a62c54de15c8ee9a4e6d02e024e">&#9670;&nbsp;</a></span>ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NRF_PWM_Type::ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000500) PWM module enable register <br  />
 </p>

</div>
</div>
<a id="a285812fa7f1a380a2c9dff9580c6f97c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a285812fa7f1a380a2c9dff9580c6f97c">&#9670;&nbsp;</a></span>EVENTS_LOOPSDONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NRF_PWM_Type::EVENTS_LOOPSDONE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000011C) Concatenated sequences have been played the amount of times defined in LOOP.CNT <br  />
 </p>

</div>
</div>
<a id="ae1b3fa8bbac237e7fd1f779a277ea8ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1b3fa8bbac237e7fd1f779a277ea8ef">&#9670;&nbsp;</a></span>EVENTS_PWMPERIODEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NRF_PWM_Type::EVENTS_PWMPERIODEND</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000118) Emitted at the end of each PWM period <br  />
 </p>

</div>
</div>
<a id="a4b3ab0912b695fcc4d0a6407f6fb7fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b3ab0912b695fcc4d0a6407f6fb7fe8">&#9670;&nbsp;</a></span>EVENTS_SEQEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NRF_PWM_Type::EVENTS_SEQEND[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000110) Description collection[0]: Emitted at end of every sequence 0, when last value from RAM has been applied to wave counter <br  />
 </p>

</div>
</div>
<a id="ae70c2f1bb26ac0f8009a78271750e1e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae70c2f1bb26ac0f8009a78271750e1e6">&#9670;&nbsp;</a></span>EVENTS_SEQSTARTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NRF_PWM_Type::EVENTS_SEQSTARTED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000108) Description collection[0]: First PWM period started on sequence 0 <br  />
 </p>

</div>
</div>
<a id="afbd7234d2699651374fff390d5509eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbd7234d2699651374fff390d5509eb9">&#9670;&nbsp;</a></span>EVENTS_STOPPED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NRF_PWM_Type::EVENTS_STOPPED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000104) Response to STOP task, emitted when PWM pulses are no longer generated <br  />
 </p>

</div>
</div>
<a id="a0dbc853943f97b349fd4190943b31808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dbc853943f97b349fd4190943b31808">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NRF_PWM_Type::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000300) Enable or disable interrupt <br  />
 </p>

</div>
</div>
<a id="ac59c64fbc573b854f0979ddc24f28087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac59c64fbc573b854f0979ddc24f28087">&#9670;&nbsp;</a></span>INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NRF_PWM_Type::INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000308) Disable interrupt <br  />
 </p>

</div>
</div>
<a id="a524b5059ca7f50719bf3d4db2706584e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a524b5059ca7f50719bf3d4db2706584e">&#9670;&nbsp;</a></span>INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NRF_PWM_Type::INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000304) Enable interrupt <br  />
 </p>

</div>
</div>
<a id="aa71a26ad7396f442ea992410c6f26787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71a26ad7396f442ea992410c6f26787">&#9670;&nbsp;</a></span>LOOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NRF_PWM_Type::LOOP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000514) Amount of playback of a loop <br  />
 </p>

</div>
</div>
<a id="a052758dbc60faf0936cfe10ed7b3c56f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a052758dbc60faf0936cfe10ed7b3c56f">&#9670;&nbsp;</a></span>MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NRF_PWM_Type::MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000504) Selects operating mode of the wave counter <br  />
 </p>

</div>
</div>
<a id="acd69bb6a6a0800f5d387901063ff5c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd69bb6a6a0800f5d387901063ff5c71">&#9670;&nbsp;</a></span>PRESCALER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NRF_PWM_Type::PRESCALER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000050C) Configuration for PWM_CLK <br  />
 </p>

</div>
</div>
<a id="a55f8216c9e04bfcc3a4857f0c23eb8f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55f8216c9e04bfcc3a4857f0c23eb8f7">&#9670;&nbsp;</a></span>PSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="struct_p_w_m___p_s_e_l___type.html">PWM_PSEL_Type</a> NRF_PWM_Type::PSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000560) Unspecified <br  />
 </p>

</div>
</div>
<a id="aa5b86390ae2194f2f9013d49db8d6ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b86390ae2194f2f9013d49db8d6ccf">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t NRF_PWM_Type::RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x4001C000) PWM0 Structure <br  />
 </p>

</div>
</div>
<a id="ad21448136cb4ca9f6bddbd88a467af8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad21448136cb4ca9f6bddbd88a467af8b">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t NRF_PWM_Type::RESERVED1[60]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81f2d1e9647c4d5a1a46111feb2d9dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f2d1e9647c4d5a1a46111feb2d9dd3">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t NRF_PWM_Type::RESERVED2[56]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ec98f6d15291abaab8e53c226a0c603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ec98f6d15291abaab8e53c226a0c603">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t NRF_PWM_Type::RESERVED3[63]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab460a42619efb8063299394e677f10b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab460a42619efb8063299394e677f10b4">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t NRF_PWM_Type::RESERVED4[125]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab53e41511b2197a37a966ffc2dc57e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab53e41511b2197a37a966ffc2dc57e75">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t NRF_PWM_Type::RESERVED5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34aa1dcb80c1b14c3246402e4347a807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34aa1dcb80c1b14c3246402e4347a807">&#9670;&nbsp;</a></span>SEQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="struct_p_w_m___s_e_q___type.html">PWM_SEQ_Type</a> NRF_PWM_Type::SEQ[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000520) Unspecified <br  />
 </p>

</div>
</div>
<a id="a663917d2410014e18c2094c00bd747bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a663917d2410014e18c2094c00bd747bc">&#9670;&nbsp;</a></span>SHORTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NRF_PWM_Type::SHORTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000200) Shortcut register <br  />
 </p>

</div>
</div>
<a id="aaaac877e57b12776bca2c4624b009566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaac877e57b12776bca2c4624b009566">&#9670;&nbsp;</a></span>TASKS_NEXTSTEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t NRF_PWM_Type::TASKS_NEXTSTEP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000010) Steps by one value in the current sequence on all enabled channels if DECODER.MODE=NextStep. Does not cause PWM generation to start it was not running. <br  />
 </p>

</div>
</div>
<a id="ad21ed81204958d8b6f96b30566775ab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad21ed81204958d8b6f96b30566775ab9">&#9670;&nbsp;</a></span>TASKS_SEQSTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t NRF_PWM_Type::TASKS_SEQSTART[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000008) Description collection[0]: Loads the first PWM value on all enabled channels from sequence 0, and starts playing that sequence at the rate defined in SEQ[0]REFRESH and/or DECODER.MODE. Causes PWM generation to start it was not running. <br  />
 </p>

</div>
</div>
<a id="a72edd228263e7a31f53097caa11e3499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72edd228263e7a31f53097caa11e3499">&#9670;&nbsp;</a></span>TASKS_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t NRF_PWM_Type::TASKS_STOP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000004) Stops PWM pulse generation on all channels at the end of current PWM period, and stops sequence playback <br  />
 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/Kirill/Documents/SEGGER Embedded Studio for ARM Projects/PicNeck_v2_FWProj/nRF/Device/Include/<a class="el" href="nrf52_8h_source.html">nrf52.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_n_r_f___p_w_m___type.html">NRF_PWM_Type</a></li>
    <li class="footer">Generated on Mon Jun 15 2020 13:13:46 for PicNeck by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.18 </li>
  </ul>
</div>
</body>
</html>
