0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/gte0002/lab2/lab2_given/lab2_3_1/fulladder_dataflow_tb.v,1630597120,verilog,,,,fulladder_dataflow_tb,,,,,,,,
C:/Users/gte0002/lab2_mod/project_2_4/project_2_4.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/gte0002/lab2_mod/project_2_4/project_2_4.srcs/sources_1/new/Lab2_FA_and_RCA.v,1630597279,verilog,,C:/Users/gte0002/lab2/lab2_given/lab2_3_1/fulladder_dataflow_tb.v,,Lab2_FA_and_RCA,,,,,,,,
