# vsim -c -sv_lib ./c_add tb_top -do "run -all; quit" 
# Start time: 13:06:43 on Jun 03,2025
# Loading /tmp/kirushnamurthy@edveon-OptiPlex-3050_dpi_2264854/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_top(fast)
# Compiling /tmp/kirushnamurthy@edveon-OptiPlex-3050_dpi_2264854/linux_x86_64_gcc-5.3.0/exportwrapper.c
# Compiling /tmp/kirushnamurthy@edveon-OptiPlex-3050_dpi_2264854/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/kirushnamurthy@edveon-OptiPlex-3050_dpi_2264854/linux_x86_64_gcc-11/vsim_auto_compile.so
# Loading ././c_add.so
# run -all
# RESULT IS 30
# INSIDE THE C FILE ACCESSING FROM SYSTEM VERILOG FILE
# INSIDE THE SYSTEM VERILOG FILE ACCESSING FROM C FILE
#  quit
# End time: 13:06:44 on Jun 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
