// Generated by CIRCT unknown git version
module dynamic_input_route_request_calc(	// file.cleaned.mlir:2:3
  input  [7:0]  my_loc_x_in,	// file.cleaned.mlir:2:50
                my_loc_y_in,	// file.cleaned.mlir:2:72
  input  [13:0] my_chip_id_in,	// file.cleaned.mlir:2:94
  input  [7:0]  abs_x,	// file.cleaned.mlir:2:119
                abs_y,	// file.cleaned.mlir:2:135
  input  [13:0] abs_chip_id,	// file.cleaned.mlir:2:151
  input  [2:0]  final_bits,	// file.cleaned.mlir:2:174
  input  [7:0]  length,	// file.cleaned.mlir:2:195
  input         header_in,	// file.cleaned.mlir:2:212
  output        route_req_n,	// file.cleaned.mlir:2:233
                route_req_e,	// file.cleaned.mlir:2:255
                route_req_s,	// file.cleaned.mlir:2:277
                route_req_w,	// file.cleaned.mlir:2:299
                route_req_p,	// file.cleaned.mlir:2:321
                default_ready_n,	// file.cleaned.mlir:2:343
                default_ready_e,	// file.cleaned.mlir:2:369
                default_ready_s,	// file.cleaned.mlir:2:395
                default_ready_w,	// file.cleaned.mlir:2:421
                default_ready_p	// file.cleaned.mlir:2:447
);

  wire off_chip = abs_chip_id != my_chip_id_in;	// file.cleaned.mlir:10:10
  wire done_x = off_chip ? my_loc_x_in == 8'h0 : abs_x == my_loc_x_in;	// file.cleaned.mlir:3:14, :10:10, :22:11, :23:11, :24:11
  wire done = done_x & (off_chip ? my_loc_y_in == 8'h0 : abs_y == my_loc_y_in);	// file.cleaned.mlir:3:14, :10:10, :24:11, :25:11, :26:11, :27:11, :28:11
  wire _GEN =
    header_in
    & (done_x & (off_chip ? (|my_loc_y_in) : abs_y < my_loc_y_in) | final_bits == 3'h5
       & done);	// file.cleaned.mlir:9:15, :10:10, :19:10, :20:11, :21:11, :24:11, :28:11, :29:11, :31:11, :32:11, :33:11, :44:11
  wire _GEN_0 = header_in & (~off_chip & abs_x > my_loc_x_in | final_bits == 3'h4 & done);	// file.cleaned.mlir:7:15, :10:10, :11:10, :12:10, :13:10, :28:11, :37:11, :38:11, :39:11, :45:11
  wire _GEN_1 =
    header_in & (done_x & ~off_chip & abs_y > my_loc_y_in | final_bits == 3'h3 & done);	// file.cleaned.mlir:8:14, :10:10, :12:10, :14:10, :24:11, :28:11, :30:11, :34:11, :35:11, :36:11, :46:11
  wire _GEN_2 =
    header_in
    & ((off_chip ? (|my_loc_x_in) : abs_x < my_loc_x_in) | final_bits == 3'h2 & done);	// file.cleaned.mlir:6:14, :10:10, :16:10, :17:10, :18:10, :28:11, :40:11, :41:11, :42:11, :47:11
  wire _GEN_3 = header_in & final_bits == 3'h0 & done;	// file.cleaned.mlir:5:14, :28:11, :43:11, :48:11
  assign route_req_n = _GEN;	// file.cleaned.mlir:44:11, :49:5
  assign route_req_e = _GEN_0;	// file.cleaned.mlir:45:11, :49:5
  assign route_req_s = _GEN_1;	// file.cleaned.mlir:46:11, :49:5
  assign route_req_w = _GEN_2;	// file.cleaned.mlir:47:11, :49:5
  assign route_req_p = _GEN_3;	// file.cleaned.mlir:48:11, :49:5
  assign default_ready_n = _GEN;	// file.cleaned.mlir:44:11, :49:5
  assign default_ready_e = _GEN_0;	// file.cleaned.mlir:45:11, :49:5
  assign default_ready_s = _GEN_1;	// file.cleaned.mlir:46:11, :49:5
  assign default_ready_w = _GEN_2;	// file.cleaned.mlir:47:11, :49:5
  assign default_ready_p = _GEN_3;	// file.cleaned.mlir:48:11, :49:5
endmodule

