$date
	Thu Jan 16 11:10:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module counter_tb $end
$var wire 1 ! a3 $end
$var wire 1 " a2 $end
$var wire 1 # a1 $end
$var wire 1 $ a0 $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module my_counter $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 1 $ a0 $end
$var reg 1 # a1 $end
$var reg 1 " a2 $end
$var reg 1 ! a3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
0%
x$
x#
x"
x!
$end
#5
0!
0"
0#
0$
1%
#10
0%
0&
#15
1$
1%
#20
0%
#25
1#
0$
1%
#30
0%
#35
1$
1%
#40
0%
#45
1"
0#
0$
1%
#50
0%
#55
1$
1%
#60
0%
#65
1#
0$
1%
#70
0%
#75
1$
1%
#80
0%
#85
1!
0"
0#
0$
1%
#90
0%
#95
1$
1%
#100
0%
#105
1#
0$
1%
#110
0%
#115
1$
1%
#120
0%
#125
1"
0#
0$
1%
#130
0%
#135
1$
1%
#140
0%
#145
1#
0$
1%
#150
0%
#155
1$
1%
#160
0%
#165
0!
0"
0#
0$
1%
#170
0%
#175
1$
1%
#180
0%
#185
1#
0$
1%
#190
0%
#195
1$
1%
#200
0%
#205
1"
0#
0$
1%
#210
0%
