==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'assignment_5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92236 ; free virtual = 215010
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92237 ; free virtual = 215011
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92237 ; free virtual = 215011
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92237 ; free virtual = 215011
INFO: [XFORM 203-101] Partitioning array 'A' (assignment_5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (assignment_5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92221 ; free virtual = 214995
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.5[4 x i32]P.i3.i64' to 'aesl_mux_load.5[4 x ' (aesl_mux_load.5[4 x i32]P.i3.i64:1)
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.4[5 x i32]P.i2.i64' to 'aesl_mux_load.4[5 x ' (aesl_mux_load.4[5 x i32]P.i2.i64:1)
INFO: [HLS 200-472] Inferring partial write operation for 'C' (assignment_5.cpp:21:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92213 ; free virtual = 214987
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_4_5_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.4 seconds; current allocated memory: 158.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 158.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_5_4_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 158.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 158.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 158.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 159.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_4_5_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_5_x_s/empty_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_5_x_s/empty_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_5_x_s/empty_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_5_x_s/empty_9_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_5_x_s/empty_10_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_5_x_s/empty_10_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_5_x_s/empty_11_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_5_x_s/empty_11_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_4_5_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 159.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_5_4_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_5_4_x_s/empty_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_5_4_x_s/empty_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_5_4_x_s/empty_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_5_4_x_s/empty_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_5_4_x_s/empty_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_5_4_x_s/empty_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_5_4_x_s/empty_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_5_4_x_s/empty_5_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_5_4_x_s/empty_6_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_5_4_x_s/empty_6_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_5_4_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 160.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_4' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mult' to 's_axilite & ap_ctrl_hs'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'assignment_5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92182 ; free virtual = 214959
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92182 ; free virtual = 214959
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92180 ; free virtual = 214958
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92181 ; free virtual = 214958
INFO: [XFORM 203-101] Partitioning array 'A' (assignment_5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (assignment_5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92170 ; free virtual = 214947
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.4[3 x i32]P.i2.i64' to 'aesl_mux_load.4[3 x ' (aesl_mux_load.4[3 x i32]P.i2.i64:1)
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.3[4 x i32]P.i2.i64' to 'aesl_mux_load.3[4 x ' (aesl_mux_load.3[4 x i32]P.i2.i64:1)
INFO: [HLS 200-472] Inferring partial write operation for 'C' (assignment_5.cpp:21:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92170 ; free virtual = 214947
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_4_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.48 seconds; current allocated memory: 158.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 158.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_3_4_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 158.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 158.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 158.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 158.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_4_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_5_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_4_3_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 159.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_3_4_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_9_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_3_4_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 159.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mult' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_2_WEN_A' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'assignment_5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92216 ; free virtual = 214988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92216 ; free virtual = 214988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92217 ; free virtual = 214989
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92217 ; free virtual = 214989
INFO: [XFORM 203-101] Partitioning array 'A' (assignment_5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (assignment_5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92207 ; free virtual = 214979
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.4[3 x i32]P.i2.i64' to 'aesl_mux_load.4[3 x ' (aesl_mux_load.4[3 x i32]P.i2.i64:1)
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.3[4 x i32]P.i2.i64' to 'aesl_mux_load.3[4 x ' (aesl_mux_load.3[4 x i32]P.i2.i64:1)
INFO: [HLS 200-472] Inferring partial write operation for 'C' (assignment_5.cpp:21:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92201 ; free virtual = 214973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_4_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.37 seconds; current allocated memory: 158.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 158.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_3_4_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 158.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 158.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 158.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 158.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_4_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_5_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_4_3_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 159.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_3_4_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_9_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_3_4_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 159.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mult' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_2_WEN_A' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'assignment_5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92206 ; free virtual = 214970
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92208 ; free virtual = 214972
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92206 ; free virtual = 214970
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92206 ; free virtual = 214970
INFO: [XFORM 203-101] Partitioning array 'A' (assignment_5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (assignment_5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92193 ; free virtual = 214957
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.4[3 x i32]P.i2.i64' to 'aesl_mux_load.4[3 x ' (aesl_mux_load.4[3 x i32]P.i2.i64:1)
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.3[4 x i32]P.i2.i64' to 'aesl_mux_load.3[4 x ' (aesl_mux_load.3[4 x i32]P.i2.i64:1)
INFO: [HLS 200-472] Inferring partial write operation for 'C' (assignment_5.cpp:21:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92182 ; free virtual = 214946
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_4_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.43 seconds; current allocated memory: 158.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 158.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_3_4_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 158.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 158.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 158.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 158.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_4_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_5_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_4_3_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 159.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_3_4_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_9_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_3_4_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 159.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mult' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_2_Din_A' to 0.
WARNING==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'assignment_5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92188 ; free virtual = 214955
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92188 ; free virtual = 214955
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92193 ; free virtual = 214960
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92193 ; free virtual = 214961
INFO: [XFORM 203-101] Partitioning array 'A' (assignment_5.cpp:6) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (assignment_5.cpp:7) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92176 ; free virtual = 214943
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.4[3 x i32]P.i2.i64' to 'aesl_mux_load.4[3 x ' (aesl_mux_load.4[3 x i32]P.i2.i64:1)
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.3[4 x i32]P.i2.i64' to 'aesl_mux_load.3[4 x ' (aesl_mux_load.3[4 x i32]P.i2.i64:1)
INFO: [HLS 200-472] Inferring partial write operation for 'C' (assignment_5.cpp:21:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92169 ; free virtual = 214936
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_3_4_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.27 seconds; current allocated memory: 158.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 158.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_4_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 158.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 158.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 158.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 158.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_3_4_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_9_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_3_4_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 159.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_4_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_5_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_4_3_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 159.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mult' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_2_Din_A' to 0.
WARNING==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'assignment_5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92176 ; free virtual = 214946
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92176 ; free virtual = 214946
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92177 ; free virtual = 214947
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92179 ; free virtual = 214949
INFO: [XFORM 203-101] Partitioning array 'A' (assignment_5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (assignment_5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92166 ; free virtual = 214936
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.4[3 x i32]P.i2.i64' to 'aesl_mux_load.4[3 x ' (aesl_mux_load.4[3 x i32]P.i2.i64:1)
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.3[4 x i32]P.i2.i64' to 'aesl_mux_load.3[4 x ' (aesl_mux_load.3[4 x i32]P.i2.i64:1)
INFO: [HLS 200-472] Inferring partial write operation for 'C' (assignment_5.cpp:21:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92160 ; free virtual = 214930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_4_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.31 seconds; current allocated memory: 158.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 158.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_3_4_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 158.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 158.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 158.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 158.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_4_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_3_x_s/empty_5_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_4_3_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 159.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_3_4_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_3_4_x_s/empty_9_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_3_4_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 159.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mult' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult/A_2_Din_A' to 0.
WARNING==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'assignment_5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 85814 ; free virtual = 211296
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 85814 ; free virtual = 211296
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 85820 ; free virtual = 211301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 85820 ; free virtual = 211302
INFO: [XFORM 203-101] Partitioning array 'A' (assignment_5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (assignment_5.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A' (assignment_5.cpp:6) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (assignment_5.cpp:7) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 85807 ; free virtual = 211288
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.12i32P.i4' to 'aesl_mux_load.12i32P' (aesl_mux_load.12i32P.i4:1)
INFO: [HLS 200-472] Inferring partial write operation for 'C' (assignment_5.cpp:21:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 85806 ; free virtual = 211288
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mult' ...
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_0_0' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_0_1' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_0_2' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_1_0' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_1_1' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_1_2' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_2_0' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_2_1' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_2_2' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_3_0' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_3_1' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_3_2' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'B_0_0' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'B_0_1' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'B_0_2' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'B_0_3' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'B_1_0' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'B_1_1' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'B_1_2' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'B_1_3' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'B_2_0' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'B_2_1' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'B_2_2' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'B_2_3' changing to the default 'ap_none' mode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_12i32P' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.68 seconds; current allocated memory: 149.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 149.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 150.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_12i32P' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_12i32P'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 150.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_3_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_3_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_3_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_0_0' to 'ap_none'.
INFO