// Seed: 441714813
module module_0 (
    output tri0 id_0,
    output wire id_1,
    input uwire id_2,
    output tri id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input uwire id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri1 id_10,
    output supply0 id_11,
    input wire id_12
);
  wor id_14 = -1'b0;
  assign id_1 = 1;
  assign module_1.id_0 = 0;
endmodule
macromodule module_1 #(
    parameter id_0  = 32'd26,
    parameter id_10 = 32'd67
) (
    input supply1 _id_0,
    output tri id_1,
    output wand id_2
    , id_14,
    input supply1 id_3,
    input uwire id_4,
    inout uwire id_5,
    input wand id_6,
    input tri1 id_7,
    output tri1 id_8,
    output supply0 id_9,
    input uwire _id_10,
    output wand id_11,
    input tri1 id_12
);
  assign id_2 = 1;
  final $unsigned(82);
  ;
  logic [1 'b0 : id_0] id_15;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_6,
      id_5,
      id_12,
      id_4,
      id_7,
      id_12,
      id_12,
      id_5,
      id_11,
      id_1,
      id_6
  );
  wire [-1 : id_10] id_16;
endmodule
